// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/16/2024 20:23:35"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fpga_slave (
	clk_50M,
	sys_rst_n,
	uart_rx,
	uart_tx);
input 	clk_50M;
input 	sys_rst_n;
input 	uart_rx;
output 	uart_tx;

// Design Ports Information
// uart_tx	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50M	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_rx	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("fpga_slave_v.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_50M~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \state.IDLE~feeder_combout ;
wire \sys_rst_n~input_o ;
wire \state.IDLE~q ;
wire \wait_cnt[0]~32_combout ;
wire \wait_cnt[0]~33 ;
wire \wait_cnt[1]~34_combout ;
wire \wait_cnt[1]~35 ;
wire \wait_cnt[2]~36_combout ;
wire \wait_cnt[2]~37 ;
wire \wait_cnt[3]~38_combout ;
wire \wait_cnt[3]~39 ;
wire \wait_cnt[4]~40_combout ;
wire \wait_cnt[4]~41 ;
wire \wait_cnt[5]~42_combout ;
wire \wait_cnt[5]~43 ;
wire \wait_cnt[6]~44_combout ;
wire \wait_cnt[6]~45 ;
wire \wait_cnt[7]~46_combout ;
wire \wait_cnt[7]~47 ;
wire \wait_cnt[8]~48_combout ;
wire \wait_cnt[8]~49 ;
wire \wait_cnt[9]~50_combout ;
wire \wait_cnt[9]~51 ;
wire \wait_cnt[10]~52_combout ;
wire \wait_cnt[10]~53 ;
wire \wait_cnt[11]~54_combout ;
wire \wait_cnt[11]~55 ;
wire \wait_cnt[12]~56_combout ;
wire \wait_cnt[12]~57 ;
wire \wait_cnt[13]~58_combout ;
wire \wait_cnt[13]~59 ;
wire \wait_cnt[14]~60_combout ;
wire \wait_cnt[14]~61 ;
wire \wait_cnt[15]~62_combout ;
wire \wait_cnt[15]~63 ;
wire \wait_cnt[16]~64_combout ;
wire \Selector1~5_combout ;
wire \Selector1~6_combout ;
wire \Selector1~7_combout ;
wire \wait_cnt[16]~65 ;
wire \wait_cnt[17]~66_combout ;
wire \wait_cnt[17]~67 ;
wire \wait_cnt[18]~68_combout ;
wire \wait_cnt[18]~69 ;
wire \wait_cnt[19]~70_combout ;
wire \Selector1~8_combout ;
wire \wait_cnt[19]~71 ;
wire \wait_cnt[20]~72_combout ;
wire \wait_cnt[20]~73 ;
wire \wait_cnt[21]~74_combout ;
wire \wait_cnt[21]~75 ;
wire \wait_cnt[22]~76_combout ;
wire \wait_cnt[22]~77 ;
wire \wait_cnt[23]~78_combout ;
wire \wait_cnt[23]~79 ;
wire \wait_cnt[24]~80_combout ;
wire \wait_cnt[24]~81 ;
wire \wait_cnt[25]~82_combout ;
wire \wait_cnt[25]~83 ;
wire \wait_cnt[26]~84_combout ;
wire \wait_cnt[26]~85 ;
wire \wait_cnt[27]~86_combout ;
wire \wait_cnt[27]~87 ;
wire \wait_cnt[28]~88_combout ;
wire \wait_cnt[28]~89 ;
wire \wait_cnt[29]~90_combout ;
wire \Selector1~0_combout ;
wire \wait_cnt[29]~91 ;
wire \wait_cnt[30]~92_combout ;
wire \wait_cnt[30]~93 ;
wire \wait_cnt[31]~94_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \Selector1~4_combout ;
wire \Selector1~9_combout ;
wire \Selector1~1_combout ;
wire \Add1~0_combout ;
wire \tx_cnt~1_combout ;
wire \state.SEND~0_combout ;
wire \state.SEND~q ;
wire \uart_tx_inst|cycle_cnt[0]~16_combout ;
wire \uart_tx_inst|Selector1~1_combout ;
wire \uart_tx_inst|state.S_START~q ;
wire \uart_tx_inst|always5~1_combout ;
wire \uart_tx_inst|state.S_SEND_BYTE~q ;
wire \uart_tx_inst|bit_cnt~3_combout ;
wire \uart_tx_inst|bit_cnt[2]~1_combout ;
wire \uart_tx_inst|bit_cnt~2_combout ;
wire \uart_tx_inst|bit_cnt~0_combout ;
wire \uart_tx_inst|Selector3~0_combout ;
wire \uart_tx_inst|Selector2~0_combout ;
wire \uart_tx_inst|always5~0_combout ;
wire \uart_tx_inst|always5~2_combout ;
wire \uart_tx_inst|cycle_cnt[0]~17 ;
wire \uart_tx_inst|cycle_cnt[1]~18_combout ;
wire \uart_tx_inst|cycle_cnt[1]~19 ;
wire \uart_tx_inst|cycle_cnt[2]~20_combout ;
wire \uart_tx_inst|cycle_cnt[2]~21 ;
wire \uart_tx_inst|cycle_cnt[3]~22_combout ;
wire \uart_tx_inst|cycle_cnt[3]~23 ;
wire \uart_tx_inst|cycle_cnt[4]~24_combout ;
wire \uart_tx_inst|cycle_cnt[4]~25 ;
wire \uart_tx_inst|cycle_cnt[5]~26_combout ;
wire \uart_tx_inst|cycle_cnt[5]~27 ;
wire \uart_tx_inst|cycle_cnt[6]~28_combout ;
wire \uart_tx_inst|cycle_cnt[6]~29 ;
wire \uart_tx_inst|cycle_cnt[7]~30_combout ;
wire \uart_tx_inst|cycle_cnt[7]~31 ;
wire \uart_tx_inst|cycle_cnt[8]~32_combout ;
wire \uart_tx_inst|cycle_cnt[8]~33 ;
wire \uart_tx_inst|cycle_cnt[9]~34_combout ;
wire \uart_tx_inst|cycle_cnt[9]~35 ;
wire \uart_tx_inst|cycle_cnt[10]~36_combout ;
wire \uart_tx_inst|cycle_cnt[10]~37 ;
wire \uart_tx_inst|cycle_cnt[11]~38_combout ;
wire \uart_tx_inst|cycle_cnt[11]~39 ;
wire \uart_tx_inst|cycle_cnt[12]~40_combout ;
wire \uart_tx_inst|cycle_cnt[12]~41 ;
wire \uart_tx_inst|cycle_cnt[13]~42_combout ;
wire \uart_tx_inst|cycle_cnt[13]~43 ;
wire \uart_tx_inst|cycle_cnt[14]~44_combout ;
wire \uart_tx_inst|cycle_cnt[14]~45 ;
wire \uart_tx_inst|cycle_cnt[15]~46_combout ;
wire \uart_tx_inst|Equal1~3_combout ;
wire \uart_tx_inst|Equal1~2_combout ;
wire \uart_tx_inst|Equal1~1_combout ;
wire \uart_tx_inst|Equal1~0_combout ;
wire \uart_tx_inst|Equal1~4_combout ;
wire \uart_tx_inst|Selector3~1_combout ;
wire \uart_tx_inst|state.S_STOP~q ;
wire \uart_tx_inst|tx_data_ready~0_combout ;
wire \uart_tx_inst|tx_data_ready~1_combout ;
wire \uart_tx_inst|tx_data_ready~q ;
wire \always4~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \tx_cnt~2_combout ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \tx_cnt~4_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \tx_cnt~5_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \tx_cnt~6_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \tx_cnt[6]~7_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \tx_cnt[7]~8_combout ;
wire \tx_data~36_combout ;
wire \tx_cnt[7]~0_combout ;
wire \Add1~4_combout ;
wire \tx_cnt~3_combout ;
wire \tx_data~37_combout ;
wire \Selector1~10_combout ;
wire \Selector1~11_combout ;
wire \state.WAIT~q ;
wire \uart_rx_inst|cycle_cnt[0]~16_combout ;
wire \uart_rx_inst|cycle_cnt[7]~31 ;
wire \uart_rx_inst|cycle_cnt[8]~32_combout ;
wire \uart_rx_inst|cycle_cnt[8]~33 ;
wire \uart_rx_inst|cycle_cnt[9]~34_combout ;
wire \uart_rx_inst|Equal2~4_combout ;
wire \uart_rx_inst|cycle_cnt[9]~35 ;
wire \uart_rx_inst|cycle_cnt[10]~36_combout ;
wire \uart_rx_inst|cycle_cnt[10]~37 ;
wire \uart_rx_inst|cycle_cnt[11]~38_combout ;
wire \uart_rx_inst|cycle_cnt[11]~39 ;
wire \uart_rx_inst|cycle_cnt[12]~40_combout ;
wire \uart_rx_inst|cycle_cnt[12]~41 ;
wire \uart_rx_inst|cycle_cnt[13]~42_combout ;
wire \uart_rx_inst|cycle_cnt[13]~43 ;
wire \uart_rx_inst|cycle_cnt[14]~44_combout ;
wire \uart_rx_inst|cycle_cnt[14]~45 ;
wire \uart_rx_inst|cycle_cnt[15]~46_combout ;
wire \uart_rx_inst|Equal2~2_combout ;
wire \uart_rx_inst|Equal2~0_combout ;
wire \uart_rx_inst|Equal2~1_combout ;
wire \uart_rx_inst|Equal2~3_combout ;
wire \uart_rx_inst|Equal2~5_combout ;
wire \uart_rx_inst|always4~1_combout ;
wire \uart_rx~input_o ;
wire \uart_rx_inst|rx_d0~q ;
wire \uart_rx_inst|rx_d1~q ;
wire \uart_rx_inst|Selector0~0_combout ;
wire \uart_rx_inst|state.S_IDLE~q ;
wire \uart_rx_inst|Selector1~0_combout ;
wire \uart_rx_inst|state.S_START~q ;
wire \uart_rx_inst|Equal0~1_combout ;
wire \uart_rx_inst|Selector1~1_combout ;
wire \uart_rx_inst|always6~0_combout ;
wire \uart_rx_inst|always6~1_combout ;
wire \uart_rx_inst|always6~2_combout ;
wire \uart_rx_inst|cycle_cnt[0]~17 ;
wire \uart_rx_inst|cycle_cnt[1]~18_combout ;
wire \uart_rx_inst|cycle_cnt[1]~19 ;
wire \uart_rx_inst|cycle_cnt[2]~20_combout ;
wire \uart_rx_inst|cycle_cnt[2]~21 ;
wire \uart_rx_inst|cycle_cnt[3]~22_combout ;
wire \uart_rx_inst|cycle_cnt[3]~23 ;
wire \uart_rx_inst|cycle_cnt[4]~24_combout ;
wire \uart_rx_inst|cycle_cnt[4]~25 ;
wire \uart_rx_inst|cycle_cnt[5]~26_combout ;
wire \uart_rx_inst|cycle_cnt[5]~27 ;
wire \uart_rx_inst|cycle_cnt[6]~28_combout ;
wire \uart_rx_inst|cycle_cnt[6]~29 ;
wire \uart_rx_inst|cycle_cnt[7]~30_combout ;
wire \uart_rx_inst|Equal0~0_combout ;
wire \uart_rx_inst|Selector2~0_combout ;
wire \uart_rx_inst|Selector2~1_combout ;
wire \uart_rx_inst|state.S_REC_BYTE~q ;
wire \uart_rx_inst|bit_cnt~0_combout ;
wire \uart_rx_inst|bit_cnt[2]~1_combout ;
wire \uart_rx_inst|bit_cnt~2_combout ;
wire \uart_rx_inst|bit_cnt~3_combout ;
wire \uart_rx_inst|Selector3~0_combout ;
wire \uart_rx_inst|Selector3~1_combout ;
wire \uart_rx_inst|Selector3~2_combout ;
wire \uart_rx_inst|state.S_STOP~q ;
wire \uart_rx_inst|always4~0_combout ;
wire \uart_rx_inst|state.S_DATA~q ;
wire \uart_rx_inst|rx_data_valid~0_combout ;
wire \uart_rx_inst|rx_data_valid~q ;
wire \tx_data_valid~0_combout ;
wire \tx_data_valid~1_combout ;
wire \tx_data_valid~q ;
wire \uart_tx_inst|Selector0~0_combout ;
wire \uart_tx_inst|state.S_IDLE~q ;
wire \uart_rx_inst|always7~0_combout ;
wire \uart_rx_inst|Decoder0~1_combout ;
wire \uart_rx_inst|rx_bits[5]~1_combout ;
wire \tx_data~35_combout ;
wire \tx_data~38_combout ;
wire \tx_data[4]~39_combout ;
wire \uart_tx_inst|Selector1~0_combout ;
wire \tx_data~40_combout ;
wire \uart_rx_inst|Decoder0~2_combout ;
wire \uart_rx_inst|rx_bits[4]~2_combout ;
wire \uart_rx_inst|rx_data[4]~feeder_combout ;
wire \tx_data~41_combout ;
wire \uart_tx_inst|Mux0~0_combout ;
wire \uart_rx_inst|Decoder0~0_combout ;
wire \uart_rx_inst|rx_bits[6]~0_combout ;
wire \uart_rx_inst|rx_data[6]~feeder_combout ;
wire \tx_data~43_combout ;
wire \tx_data[6]~1_q ;
wire \tx_data[6]~3feeder_combout ;
wire \tx_data[6]~3_q ;
wire \WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \tx_data[6]~30_combout ;
wire \tx_data_valid~2_combout ;
wire \uart_rx_inst|Decoder0~3_combout ;
wire \uart_rx_inst|rx_bits[7]~3_combout ;
wire \uart_rx_inst|rx_data[7]~feeder_combout ;
wire \tx_data~42_combout ;
wire \uart_tx_inst|Mux0~1_combout ;
wire \uart_rx_inst|Decoder0~7_combout ;
wire \uart_rx_inst|rx_bits[3]~7_combout ;
wire \uart_rx_inst|rx_data[3]~feeder_combout ;
wire \tx_data~47_combout ;
wire \tx_data[3]~5_q ;
wire \WideOr0_rtl_0|auto_generated|ram_block1a1 ;
wire \tx_data[3]~34_combout ;
wire \WideOr0_rtl_0|auto_generated|ram_block1a2 ;
wire \uart_rx_inst|Decoder0~4_combout ;
wire \uart_rx_inst|rx_bits[2]~4_combout ;
wire \uart_rx_inst|rx_data[2]~feeder_combout ;
wire \tx_data~44_combout ;
wire \tx_data[2]~9_q ;
wire \tx_data[2]~31_combout ;
wire \uart_rx_inst|Decoder0~5_combout ;
wire \uart_rx_inst|rx_bits[1]~5_combout ;
wire \uart_rx_inst|rx_data[1]~feeder_combout ;
wire \tx_data~45_combout ;
wire \tx_data[1]~17_q ;
wire \WideOr0_rtl_0|auto_generated|ram_block1a4 ;
wire \tx_data[1]~32_combout ;
wire \uart_rx_inst|Decoder0~6_combout ;
wire \uart_rx_inst|rx_bits[0]~6_combout ;
wire \uart_rx_inst|rx_data[0]~feeder_combout ;
wire \tx_data~46_combout ;
wire \tx_data[0]~13_q ;
wire \WideOr0_rtl_0|auto_generated|ram_block1a3 ;
wire \tx_data[0]~33_combout ;
wire \uart_tx_inst|Mux0~2_combout ;
wire \uart_tx_inst|Mux0~3_combout ;
wire \uart_tx_inst|Selector4~0_combout ;
wire \uart_tx_inst|Selector4~1_combout ;
wire \uart_tx_inst|tx_reg~q ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \uart_tx_inst|cycle_cnt ;
wire [15:0] \uart_rx_inst|cycle_cnt ;
wire [31:0] wait_cnt;
wire [7:0] \uart_rx_inst|rx_data ;
wire [2:0] \uart_tx_inst|bit_cnt ;
wire [7:0] \uart_tx_inst|tx_data_latch ;
wire [7:0] tx_data;
wire [7:0] tx_cnt;
wire [7:0] \uart_rx_inst|rx_bits ;
wire [2:0] \uart_rx_inst|bit_cnt ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  = \WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \WideOr0_rtl_0|auto_generated|ram_block1a1  = \WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \WideOr0_rtl_0|auto_generated|ram_block1a2  = \WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \WideOr0_rtl_0|auto_generated|ram_block1a3  = \WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \WideOr0_rtl_0|auto_generated|ram_block1a4  = \WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \uart_tx~output (
	.i(!\uart_tx_inst|tx_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_tx),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \state.IDLE~feeder (
// Equation(s):
// \state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \state.IDLE (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \wait_cnt[0]~32 (
// Equation(s):
// \wait_cnt[0]~32_combout  = wait_cnt[0] $ (VCC)
// \wait_cnt[0]~33  = CARRY(wait_cnt[0])

	.dataa(gnd),
	.datab(wait_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wait_cnt[0]~32_combout ),
	.cout(\wait_cnt[0]~33 ));
// synopsys translate_off
defparam \wait_cnt[0]~32 .lut_mask = 16'h33CC;
defparam \wait_cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \wait_cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[0] .is_wysiwyg = "true";
defparam \wait_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \wait_cnt[1]~34 (
// Equation(s):
// \wait_cnt[1]~34_combout  = (wait_cnt[1] & (!\wait_cnt[0]~33 )) # (!wait_cnt[1] & ((\wait_cnt[0]~33 ) # (GND)))
// \wait_cnt[1]~35  = CARRY((!\wait_cnt[0]~33 ) # (!wait_cnt[1]))

	.dataa(gnd),
	.datab(wait_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[0]~33 ),
	.combout(\wait_cnt[1]~34_combout ),
	.cout(\wait_cnt[1]~35 ));
// synopsys translate_off
defparam \wait_cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \wait_cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \wait_cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[1] .is_wysiwyg = "true";
defparam \wait_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \wait_cnt[2]~36 (
// Equation(s):
// \wait_cnt[2]~36_combout  = (wait_cnt[2] & (\wait_cnt[1]~35  $ (GND))) # (!wait_cnt[2] & (!\wait_cnt[1]~35  & VCC))
// \wait_cnt[2]~37  = CARRY((wait_cnt[2] & !\wait_cnt[1]~35 ))

	.dataa(gnd),
	.datab(wait_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[1]~35 ),
	.combout(\wait_cnt[2]~36_combout ),
	.cout(\wait_cnt[2]~37 ));
// synopsys translate_off
defparam \wait_cnt[2]~36 .lut_mask = 16'hC30C;
defparam \wait_cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \wait_cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[2] .is_wysiwyg = "true";
defparam \wait_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \wait_cnt[3]~38 (
// Equation(s):
// \wait_cnt[3]~38_combout  = (wait_cnt[3] & (!\wait_cnt[2]~37 )) # (!wait_cnt[3] & ((\wait_cnt[2]~37 ) # (GND)))
// \wait_cnt[3]~39  = CARRY((!\wait_cnt[2]~37 ) # (!wait_cnt[3]))

	.dataa(wait_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[2]~37 ),
	.combout(\wait_cnt[3]~38_combout ),
	.cout(\wait_cnt[3]~39 ));
// synopsys translate_off
defparam \wait_cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \wait_cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \wait_cnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[3] .is_wysiwyg = "true";
defparam \wait_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \wait_cnt[4]~40 (
// Equation(s):
// \wait_cnt[4]~40_combout  = (wait_cnt[4] & (\wait_cnt[3]~39  $ (GND))) # (!wait_cnt[4] & (!\wait_cnt[3]~39  & VCC))
// \wait_cnt[4]~41  = CARRY((wait_cnt[4] & !\wait_cnt[3]~39 ))

	.dataa(gnd),
	.datab(wait_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[3]~39 ),
	.combout(\wait_cnt[4]~40_combout ),
	.cout(\wait_cnt[4]~41 ));
// synopsys translate_off
defparam \wait_cnt[4]~40 .lut_mask = 16'hC30C;
defparam \wait_cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \wait_cnt[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[4] .is_wysiwyg = "true";
defparam \wait_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \wait_cnt[5]~42 (
// Equation(s):
// \wait_cnt[5]~42_combout  = (wait_cnt[5] & (!\wait_cnt[4]~41 )) # (!wait_cnt[5] & ((\wait_cnt[4]~41 ) # (GND)))
// \wait_cnt[5]~43  = CARRY((!\wait_cnt[4]~41 ) # (!wait_cnt[5]))

	.dataa(wait_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[4]~41 ),
	.combout(\wait_cnt[5]~42_combout ),
	.cout(\wait_cnt[5]~43 ));
// synopsys translate_off
defparam \wait_cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \wait_cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \wait_cnt[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[5] .is_wysiwyg = "true";
defparam \wait_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \wait_cnt[6]~44 (
// Equation(s):
// \wait_cnt[6]~44_combout  = (wait_cnt[6] & (\wait_cnt[5]~43  $ (GND))) # (!wait_cnt[6] & (!\wait_cnt[5]~43  & VCC))
// \wait_cnt[6]~45  = CARRY((wait_cnt[6] & !\wait_cnt[5]~43 ))

	.dataa(wait_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[5]~43 ),
	.combout(\wait_cnt[6]~44_combout ),
	.cout(\wait_cnt[6]~45 ));
// synopsys translate_off
defparam \wait_cnt[6]~44 .lut_mask = 16'hA50A;
defparam \wait_cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \wait_cnt[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[6] .is_wysiwyg = "true";
defparam \wait_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \wait_cnt[7]~46 (
// Equation(s):
// \wait_cnt[7]~46_combout  = (wait_cnt[7] & (!\wait_cnt[6]~45 )) # (!wait_cnt[7] & ((\wait_cnt[6]~45 ) # (GND)))
// \wait_cnt[7]~47  = CARRY((!\wait_cnt[6]~45 ) # (!wait_cnt[7]))

	.dataa(gnd),
	.datab(wait_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[6]~45 ),
	.combout(\wait_cnt[7]~46_combout ),
	.cout(\wait_cnt[7]~47 ));
// synopsys translate_off
defparam \wait_cnt[7]~46 .lut_mask = 16'h3C3F;
defparam \wait_cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \wait_cnt[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[7] .is_wysiwyg = "true";
defparam \wait_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \wait_cnt[8]~48 (
// Equation(s):
// \wait_cnt[8]~48_combout  = (wait_cnt[8] & (\wait_cnt[7]~47  $ (GND))) # (!wait_cnt[8] & (!\wait_cnt[7]~47  & VCC))
// \wait_cnt[8]~49  = CARRY((wait_cnt[8] & !\wait_cnt[7]~47 ))

	.dataa(gnd),
	.datab(wait_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[7]~47 ),
	.combout(\wait_cnt[8]~48_combout ),
	.cout(\wait_cnt[8]~49 ));
// synopsys translate_off
defparam \wait_cnt[8]~48 .lut_mask = 16'hC30C;
defparam \wait_cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \wait_cnt[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[8] .is_wysiwyg = "true";
defparam \wait_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \wait_cnt[9]~50 (
// Equation(s):
// \wait_cnt[9]~50_combout  = (wait_cnt[9] & (!\wait_cnt[8]~49 )) # (!wait_cnt[9] & ((\wait_cnt[8]~49 ) # (GND)))
// \wait_cnt[9]~51  = CARRY((!\wait_cnt[8]~49 ) # (!wait_cnt[9]))

	.dataa(gnd),
	.datab(wait_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[8]~49 ),
	.combout(\wait_cnt[9]~50_combout ),
	.cout(\wait_cnt[9]~51 ));
// synopsys translate_off
defparam \wait_cnt[9]~50 .lut_mask = 16'h3C3F;
defparam \wait_cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \wait_cnt[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[9] .is_wysiwyg = "true";
defparam \wait_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \wait_cnt[10]~52 (
// Equation(s):
// \wait_cnt[10]~52_combout  = (wait_cnt[10] & (\wait_cnt[9]~51  $ (GND))) # (!wait_cnt[10] & (!\wait_cnt[9]~51  & VCC))
// \wait_cnt[10]~53  = CARRY((wait_cnt[10] & !\wait_cnt[9]~51 ))

	.dataa(gnd),
	.datab(wait_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[9]~51 ),
	.combout(\wait_cnt[10]~52_combout ),
	.cout(\wait_cnt[10]~53 ));
// synopsys translate_off
defparam \wait_cnt[10]~52 .lut_mask = 16'hC30C;
defparam \wait_cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \wait_cnt[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[10] .is_wysiwyg = "true";
defparam \wait_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \wait_cnt[11]~54 (
// Equation(s):
// \wait_cnt[11]~54_combout  = (wait_cnt[11] & (!\wait_cnt[10]~53 )) # (!wait_cnt[11] & ((\wait_cnt[10]~53 ) # (GND)))
// \wait_cnt[11]~55  = CARRY((!\wait_cnt[10]~53 ) # (!wait_cnt[11]))

	.dataa(wait_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[10]~53 ),
	.combout(\wait_cnt[11]~54_combout ),
	.cout(\wait_cnt[11]~55 ));
// synopsys translate_off
defparam \wait_cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \wait_cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \wait_cnt[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[11] .is_wysiwyg = "true";
defparam \wait_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \wait_cnt[12]~56 (
// Equation(s):
// \wait_cnt[12]~56_combout  = (wait_cnt[12] & (\wait_cnt[11]~55  $ (GND))) # (!wait_cnt[12] & (!\wait_cnt[11]~55  & VCC))
// \wait_cnt[12]~57  = CARRY((wait_cnt[12] & !\wait_cnt[11]~55 ))

	.dataa(gnd),
	.datab(wait_cnt[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[11]~55 ),
	.combout(\wait_cnt[12]~56_combout ),
	.cout(\wait_cnt[12]~57 ));
// synopsys translate_off
defparam \wait_cnt[12]~56 .lut_mask = 16'hC30C;
defparam \wait_cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \wait_cnt[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[12] .is_wysiwyg = "true";
defparam \wait_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \wait_cnt[13]~58 (
// Equation(s):
// \wait_cnt[13]~58_combout  = (wait_cnt[13] & (!\wait_cnt[12]~57 )) # (!wait_cnt[13] & ((\wait_cnt[12]~57 ) # (GND)))
// \wait_cnt[13]~59  = CARRY((!\wait_cnt[12]~57 ) # (!wait_cnt[13]))

	.dataa(wait_cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[12]~57 ),
	.combout(\wait_cnt[13]~58_combout ),
	.cout(\wait_cnt[13]~59 ));
// synopsys translate_off
defparam \wait_cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \wait_cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \wait_cnt[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[13] .is_wysiwyg = "true";
defparam \wait_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \wait_cnt[14]~60 (
// Equation(s):
// \wait_cnt[14]~60_combout  = (wait_cnt[14] & (\wait_cnt[13]~59  $ (GND))) # (!wait_cnt[14] & (!\wait_cnt[13]~59  & VCC))
// \wait_cnt[14]~61  = CARRY((wait_cnt[14] & !\wait_cnt[13]~59 ))

	.dataa(gnd),
	.datab(wait_cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[13]~59 ),
	.combout(\wait_cnt[14]~60_combout ),
	.cout(\wait_cnt[14]~61 ));
// synopsys translate_off
defparam \wait_cnt[14]~60 .lut_mask = 16'hC30C;
defparam \wait_cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \wait_cnt[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[14] .is_wysiwyg = "true";
defparam \wait_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \wait_cnt[15]~62 (
// Equation(s):
// \wait_cnt[15]~62_combout  = (wait_cnt[15] & (!\wait_cnt[14]~61 )) # (!wait_cnt[15] & ((\wait_cnt[14]~61 ) # (GND)))
// \wait_cnt[15]~63  = CARRY((!\wait_cnt[14]~61 ) # (!wait_cnt[15]))

	.dataa(wait_cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[14]~61 ),
	.combout(\wait_cnt[15]~62_combout ),
	.cout(\wait_cnt[15]~63 ));
// synopsys translate_off
defparam \wait_cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \wait_cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \wait_cnt[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[15] .is_wysiwyg = "true";
defparam \wait_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \wait_cnt[16]~64 (
// Equation(s):
// \wait_cnt[16]~64_combout  = (wait_cnt[16] & (\wait_cnt[15]~63  $ (GND))) # (!wait_cnt[16] & (!\wait_cnt[15]~63  & VCC))
// \wait_cnt[16]~65  = CARRY((wait_cnt[16] & !\wait_cnt[15]~63 ))

	.dataa(gnd),
	.datab(wait_cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[15]~63 ),
	.combout(\wait_cnt[16]~64_combout ),
	.cout(\wait_cnt[16]~65 ));
// synopsys translate_off
defparam \wait_cnt[16]~64 .lut_mask = 16'hC30C;
defparam \wait_cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \wait_cnt[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[16] .is_wysiwyg = "true";
defparam \wait_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (((!wait_cnt[13]) # (!wait_cnt[16])) # (!wait_cnt[14])) # (!wait_cnt[15])

	.dataa(wait_cnt[15]),
	.datab(wait_cnt[14]),
	.datac(wait_cnt[16]),
	.datad(wait_cnt[13]),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'h7FFF;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (!wait_cnt[9] & (!wait_cnt[8] & (!wait_cnt[10] & !wait_cnt[11])))

	.dataa(wait_cnt[9]),
	.datab(wait_cnt[8]),
	.datac(wait_cnt[10]),
	.datad(wait_cnt[11]),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'h0001;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \Selector1~7 (
// Equation(s):
// \Selector1~7_combout  = (\Selector1~5_combout ) # ((\Selector1~6_combout  & !wait_cnt[12]))

	.dataa(\Selector1~5_combout ),
	.datab(gnd),
	.datac(\Selector1~6_combout ),
	.datad(wait_cnt[12]),
	.cin(gnd),
	.combout(\Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~7 .lut_mask = 16'hAAFA;
defparam \Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \wait_cnt[17]~66 (
// Equation(s):
// \wait_cnt[17]~66_combout  = (wait_cnt[17] & (!\wait_cnt[16]~65 )) # (!wait_cnt[17] & ((\wait_cnt[16]~65 ) # (GND)))
// \wait_cnt[17]~67  = CARRY((!\wait_cnt[16]~65 ) # (!wait_cnt[17]))

	.dataa(gnd),
	.datab(wait_cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[16]~65 ),
	.combout(\wait_cnt[17]~66_combout ),
	.cout(\wait_cnt[17]~67 ));
// synopsys translate_off
defparam \wait_cnt[17]~66 .lut_mask = 16'h3C3F;
defparam \wait_cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \wait_cnt[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[17] .is_wysiwyg = "true";
defparam \wait_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \wait_cnt[18]~68 (
// Equation(s):
// \wait_cnt[18]~68_combout  = (wait_cnt[18] & (\wait_cnt[17]~67  $ (GND))) # (!wait_cnt[18] & (!\wait_cnt[17]~67  & VCC))
// \wait_cnt[18]~69  = CARRY((wait_cnt[18] & !\wait_cnt[17]~67 ))

	.dataa(gnd),
	.datab(wait_cnt[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[17]~67 ),
	.combout(\wait_cnt[18]~68_combout ),
	.cout(\wait_cnt[18]~69 ));
// synopsys translate_off
defparam \wait_cnt[18]~68 .lut_mask = 16'hC30C;
defparam \wait_cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \wait_cnt[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[18] .is_wysiwyg = "true";
defparam \wait_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \wait_cnt[19]~70 (
// Equation(s):
// \wait_cnt[19]~70_combout  = (wait_cnt[19] & (!\wait_cnt[18]~69 )) # (!wait_cnt[19] & ((\wait_cnt[18]~69 ) # (GND)))
// \wait_cnt[19]~71  = CARRY((!\wait_cnt[18]~69 ) # (!wait_cnt[19]))

	.dataa(wait_cnt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[18]~69 ),
	.combout(\wait_cnt[19]~70_combout ),
	.cout(\wait_cnt[19]~71 ));
// synopsys translate_off
defparam \wait_cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \wait_cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \wait_cnt[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[19] .is_wysiwyg = "true";
defparam \wait_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \Selector1~8 (
// Equation(s):
// \Selector1~8_combout  = (!wait_cnt[17] & !wait_cnt[19])

	.dataa(gnd),
	.datab(wait_cnt[17]),
	.datac(wait_cnt[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~8 .lut_mask = 16'h0303;
defparam \Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \wait_cnt[20]~72 (
// Equation(s):
// \wait_cnt[20]~72_combout  = (wait_cnt[20] & (\wait_cnt[19]~71  $ (GND))) # (!wait_cnt[20] & (!\wait_cnt[19]~71  & VCC))
// \wait_cnt[20]~73  = CARRY((wait_cnt[20] & !\wait_cnt[19]~71 ))

	.dataa(gnd),
	.datab(wait_cnt[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[19]~71 ),
	.combout(\wait_cnt[20]~72_combout ),
	.cout(\wait_cnt[20]~73 ));
// synopsys translate_off
defparam \wait_cnt[20]~72 .lut_mask = 16'hC30C;
defparam \wait_cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \wait_cnt[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[20] .is_wysiwyg = "true";
defparam \wait_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \wait_cnt[21]~74 (
// Equation(s):
// \wait_cnt[21]~74_combout  = (wait_cnt[21] & (!\wait_cnt[20]~73 )) # (!wait_cnt[21] & ((\wait_cnt[20]~73 ) # (GND)))
// \wait_cnt[21]~75  = CARRY((!\wait_cnt[20]~73 ) # (!wait_cnt[21]))

	.dataa(wait_cnt[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[20]~73 ),
	.combout(\wait_cnt[21]~74_combout ),
	.cout(\wait_cnt[21]~75 ));
// synopsys translate_off
defparam \wait_cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \wait_cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \wait_cnt[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[21] .is_wysiwyg = "true";
defparam \wait_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \wait_cnt[22]~76 (
// Equation(s):
// \wait_cnt[22]~76_combout  = (wait_cnt[22] & (\wait_cnt[21]~75  $ (GND))) # (!wait_cnt[22] & (!\wait_cnt[21]~75  & VCC))
// \wait_cnt[22]~77  = CARRY((wait_cnt[22] & !\wait_cnt[21]~75 ))

	.dataa(wait_cnt[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[21]~75 ),
	.combout(\wait_cnt[22]~76_combout ),
	.cout(\wait_cnt[22]~77 ));
// synopsys translate_off
defparam \wait_cnt[22]~76 .lut_mask = 16'hA50A;
defparam \wait_cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \wait_cnt[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[22] .is_wysiwyg = "true";
defparam \wait_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \wait_cnt[23]~78 (
// Equation(s):
// \wait_cnt[23]~78_combout  = (wait_cnt[23] & (!\wait_cnt[22]~77 )) # (!wait_cnt[23] & ((\wait_cnt[22]~77 ) # (GND)))
// \wait_cnt[23]~79  = CARRY((!\wait_cnt[22]~77 ) # (!wait_cnt[23]))

	.dataa(gnd),
	.datab(wait_cnt[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[22]~77 ),
	.combout(\wait_cnt[23]~78_combout ),
	.cout(\wait_cnt[23]~79 ));
// synopsys translate_off
defparam \wait_cnt[23]~78 .lut_mask = 16'h3C3F;
defparam \wait_cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \wait_cnt[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[23] .is_wysiwyg = "true";
defparam \wait_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \wait_cnt[24]~80 (
// Equation(s):
// \wait_cnt[24]~80_combout  = (wait_cnt[24] & (\wait_cnt[23]~79  $ (GND))) # (!wait_cnt[24] & (!\wait_cnt[23]~79  & VCC))
// \wait_cnt[24]~81  = CARRY((wait_cnt[24] & !\wait_cnt[23]~79 ))

	.dataa(gnd),
	.datab(wait_cnt[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[23]~79 ),
	.combout(\wait_cnt[24]~80_combout ),
	.cout(\wait_cnt[24]~81 ));
// synopsys translate_off
defparam \wait_cnt[24]~80 .lut_mask = 16'hC30C;
defparam \wait_cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \wait_cnt[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[24] .is_wysiwyg = "true";
defparam \wait_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \wait_cnt[25]~82 (
// Equation(s):
// \wait_cnt[25]~82_combout  = (wait_cnt[25] & (!\wait_cnt[24]~81 )) # (!wait_cnt[25] & ((\wait_cnt[24]~81 ) # (GND)))
// \wait_cnt[25]~83  = CARRY((!\wait_cnt[24]~81 ) # (!wait_cnt[25]))

	.dataa(gnd),
	.datab(wait_cnt[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[24]~81 ),
	.combout(\wait_cnt[25]~82_combout ),
	.cout(\wait_cnt[25]~83 ));
// synopsys translate_off
defparam \wait_cnt[25]~82 .lut_mask = 16'h3C3F;
defparam \wait_cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \wait_cnt[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[25] .is_wysiwyg = "true";
defparam \wait_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \wait_cnt[26]~84 (
// Equation(s):
// \wait_cnt[26]~84_combout  = (wait_cnt[26] & (\wait_cnt[25]~83  $ (GND))) # (!wait_cnt[26] & (!\wait_cnt[25]~83  & VCC))
// \wait_cnt[26]~85  = CARRY((wait_cnt[26] & !\wait_cnt[25]~83 ))

	.dataa(gnd),
	.datab(wait_cnt[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[25]~83 ),
	.combout(\wait_cnt[26]~84_combout ),
	.cout(\wait_cnt[26]~85 ));
// synopsys translate_off
defparam \wait_cnt[26]~84 .lut_mask = 16'hC30C;
defparam \wait_cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \wait_cnt[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[26] .is_wysiwyg = "true";
defparam \wait_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \wait_cnt[27]~86 (
// Equation(s):
// \wait_cnt[27]~86_combout  = (wait_cnt[27] & (!\wait_cnt[26]~85 )) # (!wait_cnt[27] & ((\wait_cnt[26]~85 ) # (GND)))
// \wait_cnt[27]~87  = CARRY((!\wait_cnt[26]~85 ) # (!wait_cnt[27]))

	.dataa(wait_cnt[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[26]~85 ),
	.combout(\wait_cnt[27]~86_combout ),
	.cout(\wait_cnt[27]~87 ));
// synopsys translate_off
defparam \wait_cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \wait_cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \wait_cnt[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[27] .is_wysiwyg = "true";
defparam \wait_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \wait_cnt[28]~88 (
// Equation(s):
// \wait_cnt[28]~88_combout  = (wait_cnt[28] & (\wait_cnt[27]~87  $ (GND))) # (!wait_cnt[28] & (!\wait_cnt[27]~87  & VCC))
// \wait_cnt[28]~89  = CARRY((wait_cnt[28] & !\wait_cnt[27]~87 ))

	.dataa(gnd),
	.datab(wait_cnt[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[27]~87 ),
	.combout(\wait_cnt[28]~88_combout ),
	.cout(\wait_cnt[28]~89 ));
// synopsys translate_off
defparam \wait_cnt[28]~88 .lut_mask = 16'hC30C;
defparam \wait_cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \wait_cnt[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[28] .is_wysiwyg = "true";
defparam \wait_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \wait_cnt[29]~90 (
// Equation(s):
// \wait_cnt[29]~90_combout  = (wait_cnt[29] & (!\wait_cnt[28]~89 )) # (!wait_cnt[29] & ((\wait_cnt[28]~89 ) # (GND)))
// \wait_cnt[29]~91  = CARRY((!\wait_cnt[28]~89 ) # (!wait_cnt[29]))

	.dataa(wait_cnt[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[28]~89 ),
	.combout(\wait_cnt[29]~90_combout ),
	.cout(\wait_cnt[29]~91 ));
// synopsys translate_off
defparam \wait_cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \wait_cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \wait_cnt[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[29] .is_wysiwyg = "true";
defparam \wait_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!wait_cnt[28] & (!wait_cnt[29] & (\state.WAIT~q  & !wait_cnt[27])))

	.dataa(wait_cnt[28]),
	.datab(wait_cnt[29]),
	.datac(\state.WAIT~q ),
	.datad(wait_cnt[27]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0010;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \wait_cnt[30]~92 (
// Equation(s):
// \wait_cnt[30]~92_combout  = (wait_cnt[30] & (\wait_cnt[29]~91  $ (GND))) # (!wait_cnt[30] & (!\wait_cnt[29]~91  & VCC))
// \wait_cnt[30]~93  = CARRY((wait_cnt[30] & !\wait_cnt[29]~91 ))

	.dataa(gnd),
	.datab(wait_cnt[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait_cnt[29]~91 ),
	.combout(\wait_cnt[30]~92_combout ),
	.cout(\wait_cnt[30]~93 ));
// synopsys translate_off
defparam \wait_cnt[30]~92 .lut_mask = 16'hC30C;
defparam \wait_cnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \wait_cnt[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[30] .is_wysiwyg = "true";
defparam \wait_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \wait_cnt[31]~94 (
// Equation(s):
// \wait_cnt[31]~94_combout  = wait_cnt[31] $ (\wait_cnt[30]~93 )

	.dataa(wait_cnt[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wait_cnt[30]~93 ),
	.combout(\wait_cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \wait_cnt[31]~94 .lut_mask = 16'h5A5A;
defparam \wait_cnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \wait_cnt[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wait_cnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\state.WAIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait_cnt[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wait_cnt[31] .is_wysiwyg = "true";
defparam \wait_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Selector1~0_combout  & (!wait_cnt[31] & (!wait_cnt[30] & !wait_cnt[25])))

	.dataa(\Selector1~0_combout ),
	.datab(wait_cnt[31]),
	.datac(wait_cnt[30]),
	.datad(wait_cnt[25]),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'h0002;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (((!wait_cnt[19] & !wait_cnt[18])) # (!wait_cnt[20])) # (!wait_cnt[21])

	.dataa(wait_cnt[21]),
	.datab(wait_cnt[20]),
	.datac(wait_cnt[19]),
	.datad(wait_cnt[18]),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'h777F;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = ((\Selector1~3_combout ) # ((!wait_cnt[22]) # (!wait_cnt[23]))) # (!wait_cnt[24])

	.dataa(wait_cnt[24]),
	.datab(\Selector1~3_combout ),
	.datac(wait_cnt[23]),
	.datad(wait_cnt[22]),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hDFFF;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \Selector1~9 (
// Equation(s):
// \Selector1~9_combout  = (\Selector1~2_combout  & ((\Selector1~4_combout ) # ((\Selector1~7_combout  & \Selector1~8_combout ))))

	.dataa(\Selector1~7_combout ),
	.datab(\Selector1~8_combout ),
	.datac(\Selector1~2_combout ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~9 .lut_mask = 16'hF080;
defparam \Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout  & (!wait_cnt[31] & (!wait_cnt[30] & !wait_cnt[26])))

	.dataa(\Selector1~0_combout ),
	.datab(wait_cnt[31]),
	.datac(wait_cnt[30]),
	.datad(wait_cnt[26]),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h0002;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = tx_cnt[0] $ (VCC)
// \Add1~1  = CARRY(tx_cnt[0])

	.dataa(gnd),
	.datab(tx_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \tx_cnt~1 (
// Equation(s):
// \tx_cnt~1_combout  = (\Add1~0_combout  & \tx_cnt[7]~0_combout )

	.dataa(gnd),
	.datab(\Add1~0_combout ),
	.datac(\tx_cnt[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt~1 .lut_mask = 16'hC0C0;
defparam \tx_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \state.SEND~0 (
// Equation(s):
// \state.SEND~0_combout  = !\Selector1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector1~11_combout ),
	.cin(gnd),
	.combout(\state.SEND~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.SEND~0 .lut_mask = 16'h00FF;
defparam \state.SEND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \state.SEND (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state.SEND~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.SEND .is_wysiwyg = "true";
defparam \state.SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[0]~16 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[0]~16_combout  = \uart_tx_inst|cycle_cnt [0] $ (VCC)
// \uart_tx_inst|cycle_cnt[0]~17  = CARRY(\uart_tx_inst|cycle_cnt [0])

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx_inst|cycle_cnt[0]~16_combout ),
	.cout(\uart_tx_inst|cycle_cnt[0]~17 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \uart_tx_inst|cycle_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \uart_tx_inst|Selector1~1 (
// Equation(s):
// \uart_tx_inst|Selector1~1_combout  = (\uart_tx_inst|state.S_IDLE~q  & (((\uart_tx_inst|state.S_START~q  & \uart_tx_inst|Equal1~4_combout )))) # (!\uart_tx_inst|state.S_IDLE~q  & ((\tx_data_valid~q ) # ((\uart_tx_inst|state.S_START~q  & 
// \uart_tx_inst|Equal1~4_combout ))))

	.dataa(\uart_tx_inst|state.S_IDLE~q ),
	.datab(\tx_data_valid~q ),
	.datac(\uart_tx_inst|state.S_START~q ),
	.datad(\uart_tx_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector1~1 .lut_mask = 16'hF444;
defparam \uart_tx_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \uart_tx_inst|state.S_START (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|state.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|state.S_START .is_wysiwyg = "true";
defparam \uart_tx_inst|state.S_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \uart_tx_inst|always5~1 (
// Equation(s):
// \uart_tx_inst|always5~1_combout  = (\uart_tx_inst|state.S_START~q  & ((\uart_tx_inst|Selector0~0_combout  $ (\uart_tx_inst|state.S_IDLE~q )) # (!\uart_tx_inst|Selector1~1_combout ))) # (!\uart_tx_inst|state.S_START~q  & ((\uart_tx_inst|Selector1~1_combout 
// ) # (\uart_tx_inst|Selector0~0_combout  $ (\uart_tx_inst|state.S_IDLE~q ))))

	.dataa(\uart_tx_inst|state.S_START~q ),
	.datab(\uart_tx_inst|Selector1~1_combout ),
	.datac(\uart_tx_inst|Selector0~0_combout ),
	.datad(\uart_tx_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always5~1 .lut_mask = 16'h6FF6;
defparam \uart_tx_inst|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \uart_tx_inst|state.S_SEND_BYTE (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|state.S_SEND_BYTE .is_wysiwyg = "true";
defparam \uart_tx_inst|state.S_SEND_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \uart_tx_inst|bit_cnt~3 (
// Equation(s):
// \uart_tx_inst|bit_cnt~3_combout  = (\uart_tx_inst|state.S_SEND_BYTE~q  & !\uart_tx_inst|bit_cnt [0])

	.dataa(gnd),
	.datab(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt~3 .lut_mask = 16'h0C0C;
defparam \uart_tx_inst|bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \uart_tx_inst|bit_cnt[2]~1 (
// Equation(s):
// \uart_tx_inst|bit_cnt[2]~1_combout  = (!\uart_tx_inst|state.S_SEND_BYTE~q ) # (!\uart_tx_inst|Equal1~4_combout )

	.dataa(gnd),
	.datab(\uart_tx_inst|Equal1~4_combout ),
	.datac(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[2]~1 .lut_mask = 16'h3F3F;
defparam \uart_tx_inst|bit_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \uart_tx_inst|bit_cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \uart_tx_inst|bit_cnt~2 (
// Equation(s):
// \uart_tx_inst|bit_cnt~2_combout  = (\uart_tx_inst|state.S_SEND_BYTE~q  & (\uart_tx_inst|bit_cnt [1] $ (\uart_tx_inst|bit_cnt [0])))

	.dataa(gnd),
	.datab(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datac(\uart_tx_inst|bit_cnt [1]),
	.datad(\uart_tx_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt~2 .lut_mask = 16'h0CC0;
defparam \uart_tx_inst|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \uart_tx_inst|bit_cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \uart_tx_inst|bit_cnt~0 (
// Equation(s):
// \uart_tx_inst|bit_cnt~0_combout  = (\uart_tx_inst|state.S_SEND_BYTE~q  & (\uart_tx_inst|bit_cnt [2] $ (((\uart_tx_inst|bit_cnt [0] & \uart_tx_inst|bit_cnt [1])))))

	.dataa(\uart_tx_inst|bit_cnt [0]),
	.datab(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datac(\uart_tx_inst|bit_cnt [2]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt~0 .lut_mask = 16'h48C0;
defparam \uart_tx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \uart_tx_inst|bit_cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \uart_tx_inst|Selector3~0 (
// Equation(s):
// \uart_tx_inst|Selector3~0_combout  = (\uart_tx_inst|bit_cnt [1] & (!\uart_tx_inst|Equal1~4_combout  & (\uart_tx_inst|bit_cnt [0] & \uart_tx_inst|bit_cnt [2])))

	.dataa(\uart_tx_inst|bit_cnt [1]),
	.datab(\uart_tx_inst|Equal1~4_combout ),
	.datac(\uart_tx_inst|bit_cnt [0]),
	.datad(\uart_tx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector3~0 .lut_mask = 16'h2000;
defparam \uart_tx_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \uart_tx_inst|Selector2~0 (
// Equation(s):
// \uart_tx_inst|Selector2~0_combout  = (\uart_tx_inst|state.S_START~q  & (((!\uart_tx_inst|Selector3~0_combout  & \uart_tx_inst|state.S_SEND_BYTE~q )) # (!\uart_tx_inst|Equal1~4_combout ))) # (!\uart_tx_inst|state.S_START~q  & 
// (!\uart_tx_inst|Selector3~0_combout  & (\uart_tx_inst|state.S_SEND_BYTE~q )))

	.dataa(\uart_tx_inst|state.S_START~q ),
	.datab(\uart_tx_inst|Selector3~0_combout ),
	.datac(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datad(\uart_tx_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector2~0 .lut_mask = 16'h30BA;
defparam \uart_tx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \uart_tx_inst|always5~0 (
// Equation(s):
// \uart_tx_inst|always5~0_combout  = (\uart_tx_inst|state.S_STOP~q  & (!\uart_tx_inst|Equal1~4_combout )) # (!\uart_tx_inst|state.S_STOP~q  & (\uart_tx_inst|state.S_SEND_BYTE~q  & ((\uart_tx_inst|Selector3~0_combout ) # (!\uart_tx_inst|Equal1~4_combout ))))

	.dataa(\uart_tx_inst|Equal1~4_combout ),
	.datab(\uart_tx_inst|Selector3~0_combout ),
	.datac(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datad(\uart_tx_inst|state.S_STOP~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always5~0 .lut_mask = 16'h55D0;
defparam \uart_tx_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \uart_tx_inst|always5~2 (
// Equation(s):
// \uart_tx_inst|always5~2_combout  = (\uart_tx_inst|always5~1_combout ) # ((\uart_tx_inst|always5~0_combout ) # (\uart_tx_inst|Selector2~0_combout  $ (\uart_tx_inst|state.S_SEND_BYTE~q )))

	.dataa(\uart_tx_inst|always5~1_combout ),
	.datab(\uart_tx_inst|Selector2~0_combout ),
	.datac(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datad(\uart_tx_inst|always5~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|always5~2 .lut_mask = 16'hFFBE;
defparam \uart_tx_inst|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \uart_tx_inst|cycle_cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[1]~18 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[1]~18_combout  = (\uart_tx_inst|cycle_cnt [1] & (!\uart_tx_inst|cycle_cnt[0]~17 )) # (!\uart_tx_inst|cycle_cnt [1] & ((\uart_tx_inst|cycle_cnt[0]~17 ) # (GND)))
// \uart_tx_inst|cycle_cnt[1]~19  = CARRY((!\uart_tx_inst|cycle_cnt[0]~17 ) # (!\uart_tx_inst|cycle_cnt [1]))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[0]~17 ),
	.combout(\uart_tx_inst|cycle_cnt[1]~18_combout ),
	.cout(\uart_tx_inst|cycle_cnt[1]~19 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|cycle_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \uart_tx_inst|cycle_cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[2]~20 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[2]~20_combout  = (\uart_tx_inst|cycle_cnt [2] & (\uart_tx_inst|cycle_cnt[1]~19  $ (GND))) # (!\uart_tx_inst|cycle_cnt [2] & (!\uart_tx_inst|cycle_cnt[1]~19  & VCC))
// \uart_tx_inst|cycle_cnt[2]~21  = CARRY((\uart_tx_inst|cycle_cnt [2] & !\uart_tx_inst|cycle_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[1]~19 ),
	.combout(\uart_tx_inst|cycle_cnt[2]~20_combout ),
	.cout(\uart_tx_inst|cycle_cnt[2]~21 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|cycle_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \uart_tx_inst|cycle_cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[3]~22 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[3]~22_combout  = (\uart_tx_inst|cycle_cnt [3] & (!\uart_tx_inst|cycle_cnt[2]~21 )) # (!\uart_tx_inst|cycle_cnt [3] & ((\uart_tx_inst|cycle_cnt[2]~21 ) # (GND)))
// \uart_tx_inst|cycle_cnt[3]~23  = CARRY((!\uart_tx_inst|cycle_cnt[2]~21 ) # (!\uart_tx_inst|cycle_cnt [3]))

	.dataa(\uart_tx_inst|cycle_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[2]~21 ),
	.combout(\uart_tx_inst|cycle_cnt[3]~22_combout ),
	.cout(\uart_tx_inst|cycle_cnt[3]~23 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|cycle_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \uart_tx_inst|cycle_cnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[4]~24 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[4]~24_combout  = (\uart_tx_inst|cycle_cnt [4] & (\uart_tx_inst|cycle_cnt[3]~23  $ (GND))) # (!\uart_tx_inst|cycle_cnt [4] & (!\uart_tx_inst|cycle_cnt[3]~23  & VCC))
// \uart_tx_inst|cycle_cnt[4]~25  = CARRY((\uart_tx_inst|cycle_cnt [4] & !\uart_tx_inst|cycle_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[3]~23 ),
	.combout(\uart_tx_inst|cycle_cnt[4]~24_combout ),
	.cout(\uart_tx_inst|cycle_cnt[4]~25 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|cycle_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \uart_tx_inst|cycle_cnt[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[4] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[5]~26 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[5]~26_combout  = (\uart_tx_inst|cycle_cnt [5] & (!\uart_tx_inst|cycle_cnt[4]~25 )) # (!\uart_tx_inst|cycle_cnt [5] & ((\uart_tx_inst|cycle_cnt[4]~25 ) # (GND)))
// \uart_tx_inst|cycle_cnt[5]~27  = CARRY((!\uart_tx_inst|cycle_cnt[4]~25 ) # (!\uart_tx_inst|cycle_cnt [5]))

	.dataa(\uart_tx_inst|cycle_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[4]~25 ),
	.combout(\uart_tx_inst|cycle_cnt[5]~26_combout ),
	.cout(\uart_tx_inst|cycle_cnt[5]~27 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|cycle_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \uart_tx_inst|cycle_cnt[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[5] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[6]~28 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[6]~28_combout  = (\uart_tx_inst|cycle_cnt [6] & (\uart_tx_inst|cycle_cnt[5]~27  $ (GND))) # (!\uart_tx_inst|cycle_cnt [6] & (!\uart_tx_inst|cycle_cnt[5]~27  & VCC))
// \uart_tx_inst|cycle_cnt[6]~29  = CARRY((\uart_tx_inst|cycle_cnt [6] & !\uart_tx_inst|cycle_cnt[5]~27 ))

	.dataa(\uart_tx_inst|cycle_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[5]~27 ),
	.combout(\uart_tx_inst|cycle_cnt[6]~28_combout ),
	.cout(\uart_tx_inst|cycle_cnt[6]~29 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \uart_tx_inst|cycle_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \uart_tx_inst|cycle_cnt[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[6] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[7]~30 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[7]~30_combout  = (\uart_tx_inst|cycle_cnt [7] & (!\uart_tx_inst|cycle_cnt[6]~29 )) # (!\uart_tx_inst|cycle_cnt [7] & ((\uart_tx_inst|cycle_cnt[6]~29 ) # (GND)))
// \uart_tx_inst|cycle_cnt[7]~31  = CARRY((!\uart_tx_inst|cycle_cnt[6]~29 ) # (!\uart_tx_inst|cycle_cnt [7]))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[6]~29 ),
	.combout(\uart_tx_inst|cycle_cnt[7]~30_combout ),
	.cout(\uart_tx_inst|cycle_cnt[7]~31 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|cycle_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \uart_tx_inst|cycle_cnt[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[7] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[8]~32 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[8]~32_combout  = (\uart_tx_inst|cycle_cnt [8] & (\uart_tx_inst|cycle_cnt[7]~31  $ (GND))) # (!\uart_tx_inst|cycle_cnt [8] & (!\uart_tx_inst|cycle_cnt[7]~31  & VCC))
// \uart_tx_inst|cycle_cnt[8]~33  = CARRY((\uart_tx_inst|cycle_cnt [8] & !\uart_tx_inst|cycle_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[7]~31 ),
	.combout(\uart_tx_inst|cycle_cnt[8]~32_combout ),
	.cout(\uart_tx_inst|cycle_cnt[8]~33 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|cycle_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \uart_tx_inst|cycle_cnt[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[8] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[9]~34 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[9]~34_combout  = (\uart_tx_inst|cycle_cnt [9] & (!\uart_tx_inst|cycle_cnt[8]~33 )) # (!\uart_tx_inst|cycle_cnt [9] & ((\uart_tx_inst|cycle_cnt[8]~33 ) # (GND)))
// \uart_tx_inst|cycle_cnt[9]~35  = CARRY((!\uart_tx_inst|cycle_cnt[8]~33 ) # (!\uart_tx_inst|cycle_cnt [9]))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[8]~33 ),
	.combout(\uart_tx_inst|cycle_cnt[9]~34_combout ),
	.cout(\uart_tx_inst|cycle_cnt[9]~35 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_tx_inst|cycle_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \uart_tx_inst|cycle_cnt[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[9] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[10]~36 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[10]~36_combout  = (\uart_tx_inst|cycle_cnt [10] & (\uart_tx_inst|cycle_cnt[9]~35  $ (GND))) # (!\uart_tx_inst|cycle_cnt [10] & (!\uart_tx_inst|cycle_cnt[9]~35  & VCC))
// \uart_tx_inst|cycle_cnt[10]~37  = CARRY((\uart_tx_inst|cycle_cnt [10] & !\uart_tx_inst|cycle_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[9]~35 ),
	.combout(\uart_tx_inst|cycle_cnt[10]~36_combout ),
	.cout(\uart_tx_inst|cycle_cnt[10]~37 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|cycle_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \uart_tx_inst|cycle_cnt[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[10] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[11]~38 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[11]~38_combout  = (\uart_tx_inst|cycle_cnt [11] & (!\uart_tx_inst|cycle_cnt[10]~37 )) # (!\uart_tx_inst|cycle_cnt [11] & ((\uart_tx_inst|cycle_cnt[10]~37 ) # (GND)))
// \uart_tx_inst|cycle_cnt[11]~39  = CARRY((!\uart_tx_inst|cycle_cnt[10]~37 ) # (!\uart_tx_inst|cycle_cnt [11]))

	.dataa(\uart_tx_inst|cycle_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[10]~37 ),
	.combout(\uart_tx_inst|cycle_cnt[11]~38_combout ),
	.cout(\uart_tx_inst|cycle_cnt[11]~39 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|cycle_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \uart_tx_inst|cycle_cnt[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[11] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[12]~40 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[12]~40_combout  = (\uart_tx_inst|cycle_cnt [12] & (\uart_tx_inst|cycle_cnt[11]~39  $ (GND))) # (!\uart_tx_inst|cycle_cnt [12] & (!\uart_tx_inst|cycle_cnt[11]~39  & VCC))
// \uart_tx_inst|cycle_cnt[12]~41  = CARRY((\uart_tx_inst|cycle_cnt [12] & !\uart_tx_inst|cycle_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[11]~39 ),
	.combout(\uart_tx_inst|cycle_cnt[12]~40_combout ),
	.cout(\uart_tx_inst|cycle_cnt[12]~41 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|cycle_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \uart_tx_inst|cycle_cnt[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[12] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[13]~42 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[13]~42_combout  = (\uart_tx_inst|cycle_cnt [13] & (!\uart_tx_inst|cycle_cnt[12]~41 )) # (!\uart_tx_inst|cycle_cnt [13] & ((\uart_tx_inst|cycle_cnt[12]~41 ) # (GND)))
// \uart_tx_inst|cycle_cnt[13]~43  = CARRY((!\uart_tx_inst|cycle_cnt[12]~41 ) # (!\uart_tx_inst|cycle_cnt [13]))

	.dataa(\uart_tx_inst|cycle_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[12]~41 ),
	.combout(\uart_tx_inst|cycle_cnt[13]~42_combout ),
	.cout(\uart_tx_inst|cycle_cnt[13]~43 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_tx_inst|cycle_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \uart_tx_inst|cycle_cnt[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[13] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[14]~44 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[14]~44_combout  = (\uart_tx_inst|cycle_cnt [14] & (\uart_tx_inst|cycle_cnt[13]~43  $ (GND))) # (!\uart_tx_inst|cycle_cnt [14] & (!\uart_tx_inst|cycle_cnt[13]~43  & VCC))
// \uart_tx_inst|cycle_cnt[14]~45  = CARRY((\uart_tx_inst|cycle_cnt [14] & !\uart_tx_inst|cycle_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\uart_tx_inst|cycle_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx_inst|cycle_cnt[13]~43 ),
	.combout(\uart_tx_inst|cycle_cnt[14]~44_combout ),
	.cout(\uart_tx_inst|cycle_cnt[14]~45 ));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \uart_tx_inst|cycle_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \uart_tx_inst|cycle_cnt[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[14] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \uart_tx_inst|cycle_cnt[15]~46 (
// Equation(s):
// \uart_tx_inst|cycle_cnt[15]~46_combout  = \uart_tx_inst|cycle_cnt [15] $ (\uart_tx_inst|cycle_cnt[14]~45 )

	.dataa(\uart_tx_inst|cycle_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_tx_inst|cycle_cnt[14]~45 ),
	.combout(\uart_tx_inst|cycle_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_tx_inst|cycle_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \uart_tx_inst|cycle_cnt[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|cycle_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_tx_inst|always5~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|cycle_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|cycle_cnt[15] .is_wysiwyg = "true";
defparam \uart_tx_inst|cycle_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \uart_tx_inst|Equal1~3 (
// Equation(s):
// \uart_tx_inst|Equal1~3_combout  = (\uart_tx_inst|cycle_cnt [13]) # ((\uart_tx_inst|cycle_cnt [14]) # ((\uart_tx_inst|cycle_cnt [15]) # (\uart_tx_inst|cycle_cnt [12])))

	.dataa(\uart_tx_inst|cycle_cnt [13]),
	.datab(\uart_tx_inst|cycle_cnt [14]),
	.datac(\uart_tx_inst|cycle_cnt [15]),
	.datad(\uart_tx_inst|cycle_cnt [12]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~3 .lut_mask = 16'hFFFE;
defparam \uart_tx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \uart_tx_inst|Equal1~2 (
// Equation(s):
// \uart_tx_inst|Equal1~2_combout  = (\uart_tx_inst|cycle_cnt [11]) # ((\uart_tx_inst|cycle_cnt [10]) # ((!\uart_tx_inst|cycle_cnt [9]) # (!\uart_tx_inst|cycle_cnt [8])))

	.dataa(\uart_tx_inst|cycle_cnt [11]),
	.datab(\uart_tx_inst|cycle_cnt [10]),
	.datac(\uart_tx_inst|cycle_cnt [8]),
	.datad(\uart_tx_inst|cycle_cnt [9]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~2 .lut_mask = 16'hEFFF;
defparam \uart_tx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \uart_tx_inst|Equal1~1 (
// Equation(s):
// \uart_tx_inst|Equal1~1_combout  = (((\uart_tx_inst|cycle_cnt [7]) # (\uart_tx_inst|cycle_cnt [4])) # (!\uart_tx_inst|cycle_cnt [5])) # (!\uart_tx_inst|cycle_cnt [6])

	.dataa(\uart_tx_inst|cycle_cnt [6]),
	.datab(\uart_tx_inst|cycle_cnt [5]),
	.datac(\uart_tx_inst|cycle_cnt [7]),
	.datad(\uart_tx_inst|cycle_cnt [4]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~1 .lut_mask = 16'hFFF7;
defparam \uart_tx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \uart_tx_inst|Equal1~0 (
// Equation(s):
// \uart_tx_inst|Equal1~0_combout  = ((\uart_tx_inst|cycle_cnt [3]) # ((\uart_tx_inst|cycle_cnt [2]) # (!\uart_tx_inst|cycle_cnt [1]))) # (!\uart_tx_inst|cycle_cnt [0])

	.dataa(\uart_tx_inst|cycle_cnt [0]),
	.datab(\uart_tx_inst|cycle_cnt [3]),
	.datac(\uart_tx_inst|cycle_cnt [1]),
	.datad(\uart_tx_inst|cycle_cnt [2]),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~0 .lut_mask = 16'hFFDF;
defparam \uart_tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \uart_tx_inst|Equal1~4 (
// Equation(s):
// \uart_tx_inst|Equal1~4_combout  = (\uart_tx_inst|Equal1~3_combout ) # ((\uart_tx_inst|Equal1~2_combout ) # ((\uart_tx_inst|Equal1~1_combout ) # (\uart_tx_inst|Equal1~0_combout )))

	.dataa(\uart_tx_inst|Equal1~3_combout ),
	.datab(\uart_tx_inst|Equal1~2_combout ),
	.datac(\uart_tx_inst|Equal1~1_combout ),
	.datad(\uart_tx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Equal1~4 .lut_mask = 16'hFFFE;
defparam \uart_tx_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \uart_tx_inst|Selector3~1 (
// Equation(s):
// \uart_tx_inst|Selector3~1_combout  = (\uart_tx_inst|Equal1~4_combout  & ((\uart_tx_inst|state.S_STOP~q ) # ((\uart_tx_inst|state.S_SEND_BYTE~q  & \uart_tx_inst|Selector3~0_combout )))) # (!\uart_tx_inst|Equal1~4_combout  & 
// (\uart_tx_inst|state.S_SEND_BYTE~q  & ((\uart_tx_inst|Selector3~0_combout ))))

	.dataa(\uart_tx_inst|Equal1~4_combout ),
	.datab(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datac(\uart_tx_inst|state.S_STOP~q ),
	.datad(\uart_tx_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector3~1 .lut_mask = 16'hECA0;
defparam \uart_tx_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \uart_tx_inst|state.S_STOP (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|state.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|state.S_STOP .is_wysiwyg = "true";
defparam \uart_tx_inst|state.S_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \uart_tx_inst|tx_data_ready~0 (
// Equation(s):
// \uart_tx_inst|tx_data_ready~0_combout  = (\uart_tx_inst|state.S_IDLE~q  & (\uart_tx_inst|tx_data_ready~q )) # (!\uart_tx_inst|state.S_IDLE~q  & ((!\tx_data_valid~q )))

	.dataa(\uart_tx_inst|tx_data_ready~q ),
	.datab(gnd),
	.datac(\tx_data_valid~q ),
	.datad(\uart_tx_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|tx_data_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx_data_ready~0 .lut_mask = 16'hAA0F;
defparam \uart_tx_inst|tx_data_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \uart_tx_inst|tx_data_ready~1 (
// Equation(s):
// \uart_tx_inst|tx_data_ready~1_combout  = (\uart_tx_inst|tx_data_ready~0_combout ) # ((\uart_tx_inst|state.S_IDLE~q  & (\uart_tx_inst|state.S_STOP~q  & !\uart_tx_inst|Equal1~4_combout )))

	.dataa(\uart_tx_inst|state.S_IDLE~q ),
	.datab(\uart_tx_inst|state.S_STOP~q ),
	.datac(\uart_tx_inst|Equal1~4_combout ),
	.datad(\uart_tx_inst|tx_data_ready~0_combout ),
	.cin(gnd),
	.combout(\uart_tx_inst|tx_data_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|tx_data_ready~1 .lut_mask = 16'hFF08;
defparam \uart_tx_inst|tx_data_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \uart_tx_inst|tx_data_ready (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|tx_data_ready~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_ready .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = (\tx_data_valid~q  & (\state.SEND~q  & \uart_tx_inst|tx_data_ready~q ))

	.dataa(gnd),
	.datab(\tx_data_valid~q ),
	.datac(\state.SEND~q ),
	.datad(\uart_tx_inst|tx_data_ready~q ),
	.cin(gnd),
	.combout(\always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \always4~0 .lut_mask = 16'hC000;
defparam \always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \tx_cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[0] .is_wysiwyg = "true";
defparam \tx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (tx_cnt[1] & (!\Add1~1 )) # (!tx_cnt[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!tx_cnt[1]))

	.dataa(gnd),
	.datab(tx_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \tx_cnt~2 (
// Equation(s):
// \tx_cnt~2_combout  = (\Add1~2_combout  & \tx_cnt[7]~0_combout )

	.dataa(gnd),
	.datab(\Add1~2_combout ),
	.datac(\tx_cnt[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt~2 .lut_mask = 16'hC0C0;
defparam \tx_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \tx_cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[1] .is_wysiwyg = "true";
defparam \tx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (tx_cnt[2] & (\Add1~3  $ (GND))) # (!tx_cnt[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((tx_cnt[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(tx_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (tx_cnt[3] & (!\Add1~5 )) # (!tx_cnt[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!tx_cnt[3]))

	.dataa(tx_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \tx_cnt~4 (
// Equation(s):
// \tx_cnt~4_combout  = (\tx_cnt[7]~0_combout  & \Add1~6_combout )

	.dataa(\tx_cnt[7]~0_combout ),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt~4 .lut_mask = 16'hA0A0;
defparam \tx_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \tx_cnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[3] .is_wysiwyg = "true";
defparam \tx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (tx_cnt[4] & (\Add1~7  $ (GND))) # (!tx_cnt[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((tx_cnt[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(tx_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \tx_cnt~5 (
// Equation(s):
// \tx_cnt~5_combout  = (\tx_cnt[7]~0_combout  & \Add1~8_combout )

	.dataa(\tx_cnt[7]~0_combout ),
	.datab(gnd),
	.datac(\Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt~5 .lut_mask = 16'hA0A0;
defparam \tx_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \tx_cnt[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[4] .is_wysiwyg = "true";
defparam \tx_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (tx_cnt[5] & (!\Add1~9 )) # (!tx_cnt[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!tx_cnt[5]))

	.dataa(tx_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \tx_cnt~6 (
// Equation(s):
// \tx_cnt~6_combout  = (\Add1~10_combout  & \tx_cnt[7]~0_combout )

	.dataa(\Add1~10_combout ),
	.datab(gnd),
	.datac(\tx_cnt[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt~6 .lut_mask = 16'hA0A0;
defparam \tx_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \tx_cnt[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[5] .is_wysiwyg = "true";
defparam \tx_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (tx_cnt[6] & (\Add1~11  $ (GND))) # (!tx_cnt[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((tx_cnt[6] & !\Add1~11 ))

	.dataa(gnd),
	.datab(tx_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \tx_cnt[6]~7 (
// Equation(s):
// \tx_cnt[6]~7_combout  = (\tx_data~36_combout  & (\Add1~12_combout  & ((!tx_cnt[3]) # (!tx_cnt[2]))))

	.dataa(\tx_data~36_combout ),
	.datab(tx_cnt[2]),
	.datac(tx_cnt[3]),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\tx_cnt[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt[6]~7 .lut_mask = 16'h2A00;
defparam \tx_cnt[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \tx_cnt[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt[6]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[6] .is_wysiwyg = "true";
defparam \tx_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Add1~13  $ (tx_cnt[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(tx_cnt[7]),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h0FF0;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \tx_cnt[7]~8 (
// Equation(s):
// \tx_cnt[7]~8_combout  = (\always4~0_combout  & (\Add1~14_combout  & ((\tx_cnt[7]~0_combout )))) # (!\always4~0_combout  & ((tx_cnt[7]) # ((\Add1~14_combout  & \tx_cnt[7]~0_combout ))))

	.dataa(\always4~0_combout ),
	.datab(\Add1~14_combout ),
	.datac(tx_cnt[7]),
	.datad(\tx_cnt[7]~0_combout ),
	.cin(gnd),
	.combout(\tx_cnt[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt[7]~8 .lut_mask = 16'hDC50;
defparam \tx_cnt[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \tx_cnt[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt[7]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[7] .is_wysiwyg = "true";
defparam \tx_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \tx_data~36 (
// Equation(s):
// \tx_data~36_combout  = (!tx_cnt[7] & (!tx_cnt[4] & (!tx_cnt[5] & !tx_cnt[6])))

	.dataa(tx_cnt[7]),
	.datab(tx_cnt[4]),
	.datac(tx_cnt[5]),
	.datad(tx_cnt[6]),
	.cin(gnd),
	.combout(\tx_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~36 .lut_mask = 16'h0001;
defparam \tx_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \tx_cnt[7]~0 (
// Equation(s):
// \tx_cnt[7]~0_combout  = (\tx_data~36_combout  & (\always4~0_combout  & ((!tx_cnt[2]) # (!tx_cnt[3]))))

	.dataa(tx_cnt[3]),
	.datab(\tx_data~36_combout ),
	.datac(tx_cnt[2]),
	.datad(\always4~0_combout ),
	.cin(gnd),
	.combout(\tx_cnt[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt[7]~0 .lut_mask = 16'h4C00;
defparam \tx_cnt[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \tx_cnt~3 (
// Equation(s):
// \tx_cnt~3_combout  = (\tx_cnt[7]~0_combout  & \Add1~4_combout )

	.dataa(\tx_cnt[7]~0_combout ),
	.datab(gnd),
	.datac(\Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_cnt~3 .lut_mask = 16'hA0A0;
defparam \tx_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \tx_cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_cnt[2] .is_wysiwyg = "true";
defparam \tx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \tx_data~37 (
// Equation(s):
// \tx_data~37_combout  = (tx_cnt[2] & (\state.SEND~q  & (!tx_cnt[1] & \tx_data~36_combout )))

	.dataa(tx_cnt[2]),
	.datab(\state.SEND~q ),
	.datac(tx_cnt[1]),
	.datad(\tx_data~36_combout ),
	.cin(gnd),
	.combout(\tx_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~37 .lut_mask = 16'h0800;
defparam \tx_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \Selector1~10 (
// Equation(s):
// \Selector1~10_combout  = (\uart_tx_inst|tx_data_ready~q  & (tx_cnt[3] & (\tx_data_valid~q  & !tx_cnt[0])))

	.dataa(\uart_tx_inst|tx_data_ready~q ),
	.datab(tx_cnt[3]),
	.datac(\tx_data_valid~q ),
	.datad(tx_cnt[0]),
	.cin(gnd),
	.combout(\Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~10 .lut_mask = 16'h0080;
defparam \Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \Selector1~11 (
// Equation(s):
// \Selector1~11_combout  = (\Selector1~9_combout ) # ((\Selector1~1_combout ) # ((\tx_data~37_combout  & \Selector1~10_combout )))

	.dataa(\Selector1~9_combout ),
	.datab(\Selector1~1_combout ),
	.datac(\tx_data~37_combout ),
	.datad(\Selector1~10_combout ),
	.cin(gnd),
	.combout(\Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~11 .lut_mask = 16'hFEEE;
defparam \Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \state.WAIT (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector1~11_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WAIT .is_wysiwyg = "true";
defparam \state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[0]~16 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[0]~16_combout  = \uart_rx_inst|cycle_cnt [0] $ (VCC)
// \uart_rx_inst|cycle_cnt[0]~17  = CARRY(\uart_rx_inst|cycle_cnt [0])

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|cycle_cnt[0]~16_combout ),
	.cout(\uart_rx_inst|cycle_cnt[0]~17 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \uart_rx_inst|cycle_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[7]~30 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[7]~30_combout  = (\uart_rx_inst|cycle_cnt [7] & (!\uart_rx_inst|cycle_cnt[6]~29 )) # (!\uart_rx_inst|cycle_cnt [7] & ((\uart_rx_inst|cycle_cnt[6]~29 ) # (GND)))
// \uart_rx_inst|cycle_cnt[7]~31  = CARRY((!\uart_rx_inst|cycle_cnt[6]~29 ) # (!\uart_rx_inst|cycle_cnt [7]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[6]~29 ),
	.combout(\uart_rx_inst|cycle_cnt[7]~30_combout ),
	.cout(\uart_rx_inst|cycle_cnt[7]~31 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|cycle_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[8]~32 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[8]~32_combout  = (\uart_rx_inst|cycle_cnt [8] & (\uart_rx_inst|cycle_cnt[7]~31  $ (GND))) # (!\uart_rx_inst|cycle_cnt [8] & (!\uart_rx_inst|cycle_cnt[7]~31  & VCC))
// \uart_rx_inst|cycle_cnt[8]~33  = CARRY((\uart_rx_inst|cycle_cnt [8] & !\uart_rx_inst|cycle_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[7]~31 ),
	.combout(\uart_rx_inst|cycle_cnt[8]~32_combout ),
	.cout(\uart_rx_inst|cycle_cnt[8]~33 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cycle_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \uart_rx_inst|cycle_cnt[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[9]~34 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[9]~34_combout  = (\uart_rx_inst|cycle_cnt [9] & (!\uart_rx_inst|cycle_cnt[8]~33 )) # (!\uart_rx_inst|cycle_cnt [9] & ((\uart_rx_inst|cycle_cnt[8]~33 ) # (GND)))
// \uart_rx_inst|cycle_cnt[9]~35  = CARRY((!\uart_rx_inst|cycle_cnt[8]~33 ) # (!\uart_rx_inst|cycle_cnt [9]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[8]~33 ),
	.combout(\uart_rx_inst|cycle_cnt[9]~34_combout ),
	.cout(\uart_rx_inst|cycle_cnt[9]~35 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|cycle_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \uart_rx_inst|cycle_cnt[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \uart_rx_inst|Equal2~4 (
// Equation(s):
// \uart_rx_inst|Equal2~4_combout  = (\uart_rx_inst|cycle_cnt [7] & (\uart_rx_inst|cycle_cnt [4] & (!\uart_rx_inst|cycle_cnt [1] & !\uart_rx_inst|cycle_cnt [6])))

	.dataa(\uart_rx_inst|cycle_cnt [7]),
	.datab(\uart_rx_inst|cycle_cnt [4]),
	.datac(\uart_rx_inst|cycle_cnt [1]),
	.datad(\uart_rx_inst|cycle_cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~4 .lut_mask = 16'h0008;
defparam \uart_rx_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[10]~36 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[10]~36_combout  = (\uart_rx_inst|cycle_cnt [10] & (\uart_rx_inst|cycle_cnt[9]~35  $ (GND))) # (!\uart_rx_inst|cycle_cnt [10] & (!\uart_rx_inst|cycle_cnt[9]~35  & VCC))
// \uart_rx_inst|cycle_cnt[10]~37  = CARRY((\uart_rx_inst|cycle_cnt [10] & !\uart_rx_inst|cycle_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[9]~35 ),
	.combout(\uart_rx_inst|cycle_cnt[10]~36_combout ),
	.cout(\uart_rx_inst|cycle_cnt[10]~37 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cycle_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \uart_rx_inst|cycle_cnt[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[11]~38 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[11]~38_combout  = (\uart_rx_inst|cycle_cnt [11] & (!\uart_rx_inst|cycle_cnt[10]~37 )) # (!\uart_rx_inst|cycle_cnt [11] & ((\uart_rx_inst|cycle_cnt[10]~37 ) # (GND)))
// \uart_rx_inst|cycle_cnt[11]~39  = CARRY((!\uart_rx_inst|cycle_cnt[10]~37 ) # (!\uart_rx_inst|cycle_cnt [11]))

	.dataa(\uart_rx_inst|cycle_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[10]~37 ),
	.combout(\uart_rx_inst|cycle_cnt[11]~38_combout ),
	.cout(\uart_rx_inst|cycle_cnt[11]~39 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \uart_rx_inst|cycle_cnt[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[12]~40 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[12]~40_combout  = (\uart_rx_inst|cycle_cnt [12] & (\uart_rx_inst|cycle_cnt[11]~39  $ (GND))) # (!\uart_rx_inst|cycle_cnt [12] & (!\uart_rx_inst|cycle_cnt[11]~39  & VCC))
// \uart_rx_inst|cycle_cnt[12]~41  = CARRY((\uart_rx_inst|cycle_cnt [12] & !\uart_rx_inst|cycle_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[11]~39 ),
	.combout(\uart_rx_inst|cycle_cnt[12]~40_combout ),
	.cout(\uart_rx_inst|cycle_cnt[12]~41 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cycle_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \uart_rx_inst|cycle_cnt[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[13]~42 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[13]~42_combout  = (\uart_rx_inst|cycle_cnt [13] & (!\uart_rx_inst|cycle_cnt[12]~41 )) # (!\uart_rx_inst|cycle_cnt [13] & ((\uart_rx_inst|cycle_cnt[12]~41 ) # (GND)))
// \uart_rx_inst|cycle_cnt[13]~43  = CARRY((!\uart_rx_inst|cycle_cnt[12]~41 ) # (!\uart_rx_inst|cycle_cnt [13]))

	.dataa(\uart_rx_inst|cycle_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[12]~41 ),
	.combout(\uart_rx_inst|cycle_cnt[13]~42_combout ),
	.cout(\uart_rx_inst|cycle_cnt[13]~43 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \uart_rx_inst|cycle_cnt[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[13] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[14]~44 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[14]~44_combout  = (\uart_rx_inst|cycle_cnt [14] & (\uart_rx_inst|cycle_cnt[13]~43  $ (GND))) # (!\uart_rx_inst|cycle_cnt [14] & (!\uart_rx_inst|cycle_cnt[13]~43  & VCC))
// \uart_rx_inst|cycle_cnt[14]~45  = CARRY((\uart_rx_inst|cycle_cnt [14] & !\uart_rx_inst|cycle_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[13]~43 ),
	.combout(\uart_rx_inst|cycle_cnt[14]~44_combout ),
	.cout(\uart_rx_inst|cycle_cnt[14]~45 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cycle_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \uart_rx_inst|cycle_cnt[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[14] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[15]~46 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[15]~46_combout  = \uart_rx_inst|cycle_cnt [15] $ (\uart_rx_inst|cycle_cnt[14]~45 )

	.dataa(\uart_rx_inst|cycle_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|cycle_cnt[14]~45 ),
	.combout(\uart_rx_inst|cycle_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_rx_inst|cycle_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \uart_rx_inst|cycle_cnt[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[15] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \uart_rx_inst|Equal2~2 (
// Equation(s):
// \uart_rx_inst|Equal2~2_combout  = (!\uart_rx_inst|cycle_cnt [15] & (!\uart_rx_inst|cycle_cnt [13] & !\uart_rx_inst|cycle_cnt [14]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [15]),
	.datac(\uart_rx_inst|cycle_cnt [13]),
	.datad(\uart_rx_inst|cycle_cnt [14]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~2 .lut_mask = 16'h0003;
defparam \uart_rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \uart_rx_inst|Equal2~0 (
// Equation(s):
// \uart_rx_inst|Equal2~0_combout  = (\uart_rx_inst|cycle_cnt [0] & (!\uart_rx_inst|cycle_cnt [2] & (!\uart_rx_inst|cycle_cnt [3] & \uart_rx_inst|cycle_cnt [5])))

	.dataa(\uart_rx_inst|cycle_cnt [0]),
	.datab(\uart_rx_inst|cycle_cnt [2]),
	.datac(\uart_rx_inst|cycle_cnt [3]),
	.datad(\uart_rx_inst|cycle_cnt [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~0 .lut_mask = 16'h0200;
defparam \uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \uart_rx_inst|Equal2~1 (
// Equation(s):
// \uart_rx_inst|Equal2~1_combout  = (!\uart_rx_inst|cycle_cnt [11] & (!\uart_rx_inst|cycle_cnt [10] & (\uart_rx_inst|cycle_cnt [8] & !\uart_rx_inst|cycle_cnt [12])))

	.dataa(\uart_rx_inst|cycle_cnt [11]),
	.datab(\uart_rx_inst|cycle_cnt [10]),
	.datac(\uart_rx_inst|cycle_cnt [8]),
	.datad(\uart_rx_inst|cycle_cnt [12]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~1 .lut_mask = 16'h0010;
defparam \uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \uart_rx_inst|Equal2~3 (
// Equation(s):
// \uart_rx_inst|Equal2~3_combout  = (\uart_rx_inst|Equal2~2_combout  & (\uart_rx_inst|Equal2~0_combout  & \uart_rx_inst|Equal2~1_combout ))

	.dataa(\uart_rx_inst|Equal2~2_combout ),
	.datab(\uart_rx_inst|Equal2~0_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~3 .lut_mask = 16'h8800;
defparam \uart_rx_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \uart_rx_inst|Equal2~5 (
// Equation(s):
// \uart_rx_inst|Equal2~5_combout  = (!\uart_rx_inst|cycle_cnt [9] & (\uart_rx_inst|Equal2~4_combout  & \uart_rx_inst|Equal2~3_combout ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [9]),
	.datac(\uart_rx_inst|Equal2~4_combout ),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~5 .lut_mask = 16'h3000;
defparam \uart_rx_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \uart_rx_inst|always4~1 (
// Equation(s):
// \uart_rx_inst|always4~1_combout  = (\uart_rx_inst|state.S_STOP~q  & (\uart_rx_inst|Equal2~5_combout  & ((!\uart_rx_inst|state.S_REC_BYTE~q ) # (!\uart_rx_inst|Selector3~1_combout )))) # (!\uart_rx_inst|state.S_STOP~q  & (\uart_rx_inst|Selector3~1_combout  
// & (\uart_rx_inst|state.S_REC_BYTE~q )))

	.dataa(\uart_rx_inst|state.S_STOP~q ),
	.datab(\uart_rx_inst|Selector3~1_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~1 .lut_mask = 16'h6A40;
defparam \uart_rx_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \uart_rx_inst|rx_d0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx~input_o ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_d0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_d0 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_d0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \uart_rx_inst|rx_d1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_d0~q ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_d1 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \uart_rx_inst|Selector0~0 (
// Equation(s):
// \uart_rx_inst|Selector0~0_combout  = (!\uart_rx_inst|state.S_DATA~q  & ((\uart_rx_inst|state.S_IDLE~q ) # ((!\uart_rx_inst|rx_d0~q  & \uart_rx_inst|rx_d1~q ))))

	.dataa(\uart_rx_inst|state.S_DATA~q ),
	.datab(\uart_rx_inst|rx_d0~q ),
	.datac(\uart_rx_inst|state.S_IDLE~q ),
	.datad(\uart_rx_inst|rx_d1~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector0~0 .lut_mask = 16'h5150;
defparam \uart_rx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \uart_rx_inst|state.S_IDLE (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \uart_rx_inst|Selector1~0 (
// Equation(s):
// \uart_rx_inst|Selector1~0_combout  = (!\uart_rx_inst|state.S_IDLE~q  & (\uart_rx_inst|rx_d1~q  & !\uart_rx_inst|rx_d0~q ))

	.dataa(gnd),
	.datab(\uart_rx_inst|state.S_IDLE~q ),
	.datac(\uart_rx_inst|rx_d1~q ),
	.datad(\uart_rx_inst|rx_d0~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector1~0 .lut_mask = 16'h0030;
defparam \uart_rx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \uart_rx_inst|state.S_START (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_START .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \uart_rx_inst|Equal0~1 (
// Equation(s):
// \uart_rx_inst|Equal0~1_combout  = (\uart_rx_inst|Equal0~0_combout ) # ((!\uart_rx_inst|Equal2~3_combout ) # (!\uart_rx_inst|cycle_cnt [9]))

	.dataa(\uart_rx_inst|Equal0~0_combout ),
	.datab(\uart_rx_inst|cycle_cnt [9]),
	.datac(gnd),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~1 .lut_mask = 16'hBBFF;
defparam \uart_rx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \uart_rx_inst|Selector1~1 (
// Equation(s):
// \uart_rx_inst|Selector1~1_combout  = (\uart_rx_inst|Selector1~0_combout ) # ((\uart_rx_inst|state.S_START~q  & \uart_rx_inst|Equal0~1_combout ))

	.dataa(\uart_rx_inst|Selector1~0_combout ),
	.datab(gnd),
	.datac(\uart_rx_inst|state.S_START~q ),
	.datad(\uart_rx_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector1~1 .lut_mask = 16'hFAAA;
defparam \uart_rx_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \uart_rx_inst|always6~0 (
// Equation(s):
// \uart_rx_inst|always6~0_combout  = (\uart_rx_inst|state.S_DATA~q ) # ((\uart_rx_inst|always4~0_combout ) # (\uart_rx_inst|state.S_IDLE~q  $ (\uart_rx_inst|Selector0~0_combout )))

	.dataa(\uart_rx_inst|state.S_DATA~q ),
	.datab(\uart_rx_inst|state.S_IDLE~q ),
	.datac(\uart_rx_inst|Selector0~0_combout ),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~0 .lut_mask = 16'hFFBE;
defparam \uart_rx_inst|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \uart_rx_inst|always6~1 (
// Equation(s):
// \uart_rx_inst|always6~1_combout  = (\uart_rx_inst|always6~0_combout ) # ((\uart_rx_inst|Selector2~1_combout  & ((!\uart_rx_inst|state.S_REC_BYTE~q ) # (!\uart_rx_inst|Equal0~1_combout ))) # (!\uart_rx_inst|Selector2~1_combout  & 
// ((\uart_rx_inst|state.S_REC_BYTE~q ))))

	.dataa(\uart_rx_inst|Selector2~1_combout ),
	.datab(\uart_rx_inst|Equal0~1_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|always6~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~1 .lut_mask = 16'hFF7A;
defparam \uart_rx_inst|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \uart_rx_inst|always6~2 (
// Equation(s):
// \uart_rx_inst|always6~2_combout  = (\uart_rx_inst|always4~1_combout ) # ((\uart_rx_inst|always6~1_combout ) # (\uart_rx_inst|Selector1~1_combout  $ (\uart_rx_inst|state.S_START~q )))

	.dataa(\uart_rx_inst|always4~1_combout ),
	.datab(\uart_rx_inst|Selector1~1_combout ),
	.datac(\uart_rx_inst|state.S_START~q ),
	.datad(\uart_rx_inst|always6~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~2 .lut_mask = 16'hFFBE;
defparam \uart_rx_inst|always6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \uart_rx_inst|cycle_cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[1]~18 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[1]~18_combout  = (\uart_rx_inst|cycle_cnt [1] & (!\uart_rx_inst|cycle_cnt[0]~17 )) # (!\uart_rx_inst|cycle_cnt [1] & ((\uart_rx_inst|cycle_cnt[0]~17 ) # (GND)))
// \uart_rx_inst|cycle_cnt[1]~19  = CARRY((!\uart_rx_inst|cycle_cnt[0]~17 ) # (!\uart_rx_inst|cycle_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[0]~17 ),
	.combout(\uart_rx_inst|cycle_cnt[1]~18_combout ),
	.cout(\uart_rx_inst|cycle_cnt[1]~19 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|cycle_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \uart_rx_inst|cycle_cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[2]~20 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[2]~20_combout  = (\uart_rx_inst|cycle_cnt [2] & (\uart_rx_inst|cycle_cnt[1]~19  $ (GND))) # (!\uart_rx_inst|cycle_cnt [2] & (!\uart_rx_inst|cycle_cnt[1]~19  & VCC))
// \uart_rx_inst|cycle_cnt[2]~21  = CARRY((\uart_rx_inst|cycle_cnt [2] & !\uart_rx_inst|cycle_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[1]~19 ),
	.combout(\uart_rx_inst|cycle_cnt[2]~20_combout ),
	.cout(\uart_rx_inst|cycle_cnt[2]~21 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cycle_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \uart_rx_inst|cycle_cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[3]~22 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[3]~22_combout  = (\uart_rx_inst|cycle_cnt [3] & (!\uart_rx_inst|cycle_cnt[2]~21 )) # (!\uart_rx_inst|cycle_cnt [3] & ((\uart_rx_inst|cycle_cnt[2]~21 ) # (GND)))
// \uart_rx_inst|cycle_cnt[3]~23  = CARRY((!\uart_rx_inst|cycle_cnt[2]~21 ) # (!\uart_rx_inst|cycle_cnt [3]))

	.dataa(\uart_rx_inst|cycle_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[2]~21 ),
	.combout(\uart_rx_inst|cycle_cnt[3]~22_combout ),
	.cout(\uart_rx_inst|cycle_cnt[3]~23 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \uart_rx_inst|cycle_cnt[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[4]~24 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[4]~24_combout  = (\uart_rx_inst|cycle_cnt [4] & (\uart_rx_inst|cycle_cnt[3]~23  $ (GND))) # (!\uart_rx_inst|cycle_cnt [4] & (!\uart_rx_inst|cycle_cnt[3]~23  & VCC))
// \uart_rx_inst|cycle_cnt[4]~25  = CARRY((\uart_rx_inst|cycle_cnt [4] & !\uart_rx_inst|cycle_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[3]~23 ),
	.combout(\uart_rx_inst|cycle_cnt[4]~24_combout ),
	.cout(\uart_rx_inst|cycle_cnt[4]~25 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cycle_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \uart_rx_inst|cycle_cnt[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[5]~26 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[5]~26_combout  = (\uart_rx_inst|cycle_cnt [5] & (!\uart_rx_inst|cycle_cnt[4]~25 )) # (!\uart_rx_inst|cycle_cnt [5] & ((\uart_rx_inst|cycle_cnt[4]~25 ) # (GND)))
// \uart_rx_inst|cycle_cnt[5]~27  = CARRY((!\uart_rx_inst|cycle_cnt[4]~25 ) # (!\uart_rx_inst|cycle_cnt [5]))

	.dataa(\uart_rx_inst|cycle_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[4]~25 ),
	.combout(\uart_rx_inst|cycle_cnt[5]~26_combout ),
	.cout(\uart_rx_inst|cycle_cnt[5]~27 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \uart_rx_inst|cycle_cnt[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[6]~28 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[6]~28_combout  = (\uart_rx_inst|cycle_cnt [6] & (\uart_rx_inst|cycle_cnt[5]~27  $ (GND))) # (!\uart_rx_inst|cycle_cnt [6] & (!\uart_rx_inst|cycle_cnt[5]~27  & VCC))
// \uart_rx_inst|cycle_cnt[6]~29  = CARRY((\uart_rx_inst|cycle_cnt [6] & !\uart_rx_inst|cycle_cnt[5]~27 ))

	.dataa(\uart_rx_inst|cycle_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[5]~27 ),
	.combout(\uart_rx_inst|cycle_cnt[6]~28_combout ),
	.cout(\uart_rx_inst|cycle_cnt[6]~29 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \uart_rx_inst|cycle_cnt[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \uart_rx_inst|cycle_cnt[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|cycle_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \uart_rx_inst|Equal0~0 (
// Equation(s):
// \uart_rx_inst|Equal0~0_combout  = (\uart_rx_inst|cycle_cnt [7]) # ((\uart_rx_inst|cycle_cnt [4]) # ((!\uart_rx_inst|cycle_cnt [6]) # (!\uart_rx_inst|cycle_cnt [1])))

	.dataa(\uart_rx_inst|cycle_cnt [7]),
	.datab(\uart_rx_inst|cycle_cnt [4]),
	.datac(\uart_rx_inst|cycle_cnt [1]),
	.datad(\uart_rx_inst|cycle_cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~0 .lut_mask = 16'hEFFF;
defparam \uart_rx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \uart_rx_inst|Selector2~0 (
// Equation(s):
// \uart_rx_inst|Selector2~0_combout  = (\uart_rx_inst|Equal0~0_combout  & (\uart_rx_inst|state.S_REC_BYTE~q )) # (!\uart_rx_inst|Equal0~0_combout  & ((\uart_rx_inst|cycle_cnt [9] & ((\uart_rx_inst|state.S_START~q ))) # (!\uart_rx_inst|cycle_cnt [9] & 
// (\uart_rx_inst|state.S_REC_BYTE~q ))))

	.dataa(\uart_rx_inst|Equal0~0_combout ),
	.datab(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datac(\uart_rx_inst|state.S_START~q ),
	.datad(\uart_rx_inst|cycle_cnt [9]),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector2~0 .lut_mask = 16'hD8CC;
defparam \uart_rx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \uart_rx_inst|Selector2~1 (
// Equation(s):
// \uart_rx_inst|Selector2~1_combout  = (\uart_rx_inst|Equal2~3_combout  & ((\uart_rx_inst|Selector2~0_combout ) # ((!\uart_rx_inst|Selector3~0_combout  & \uart_rx_inst|state.S_REC_BYTE~q )))) # (!\uart_rx_inst|Equal2~3_combout  & 
// (((\uart_rx_inst|state.S_REC_BYTE~q ))))

	.dataa(\uart_rx_inst|Selector3~0_combout ),
	.datab(\uart_rx_inst|Selector2~0_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector2~1 .lut_mask = 16'hDCF0;
defparam \uart_rx_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \uart_rx_inst|state.S_REC_BYTE (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_REC_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_REC_BYTE .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_REC_BYTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~0 (
// Equation(s):
// \uart_rx_inst|bit_cnt~0_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & !\uart_rx_inst|bit_cnt [0])

	.dataa(gnd),
	.datab(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~0 .lut_mask = 16'h0C0C;
defparam \uart_rx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \uart_rx_inst|bit_cnt[2]~1 (
// Equation(s):
// \uart_rx_inst|bit_cnt[2]~1_combout  = ((\uart_rx_inst|cycle_cnt [9] & (!\uart_rx_inst|Equal0~0_combout  & \uart_rx_inst|Equal2~3_combout ))) # (!\uart_rx_inst|state.S_REC_BYTE~q )

	.dataa(\uart_rx_inst|cycle_cnt [9]),
	.datab(\uart_rx_inst|Equal0~0_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2]~1 .lut_mask = 16'h2F0F;
defparam \uart_rx_inst|bit_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \uart_rx_inst|bit_cnt[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~2 (
// Equation(s):
// \uart_rx_inst|bit_cnt~2_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & (\uart_rx_inst|bit_cnt [0] $ (\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datac(\uart_rx_inst|bit_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~2 .lut_mask = 16'h4848;
defparam \uart_rx_inst|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \uart_rx_inst|bit_cnt[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~3 (
// Equation(s):
// \uart_rx_inst|bit_cnt~3_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & (\uart_rx_inst|bit_cnt [2] $ (((\uart_rx_inst|bit_cnt [0] & \uart_rx_inst|bit_cnt [1])))))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~3 .lut_mask = 16'h48C0;
defparam \uart_rx_inst|bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \uart_rx_inst|bit_cnt[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \uart_rx_inst|Selector3~0 (
// Equation(s):
// \uart_rx_inst|Selector3~0_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|bit_cnt [1]))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector3~0 .lut_mask = 16'hA000;
defparam \uart_rx_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \uart_rx_inst|Selector3~1 (
// Equation(s):
// \uart_rx_inst|Selector3~1_combout  = (\uart_rx_inst|Selector3~0_combout  & (\uart_rx_inst|Equal2~3_combout  & (\uart_rx_inst|cycle_cnt [9] & !\uart_rx_inst|Equal0~0_combout )))

	.dataa(\uart_rx_inst|Selector3~0_combout ),
	.datab(\uart_rx_inst|Equal2~3_combout ),
	.datac(\uart_rx_inst|cycle_cnt [9]),
	.datad(\uart_rx_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector3~1 .lut_mask = 16'h0080;
defparam \uart_rx_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \uart_rx_inst|Selector3~2 (
// Equation(s):
// \uart_rx_inst|Selector3~2_combout  = (\uart_rx_inst|Selector3~1_combout  & ((\uart_rx_inst|state.S_REC_BYTE~q ) # ((\uart_rx_inst|state.S_STOP~q  & !\uart_rx_inst|Equal2~5_combout )))) # (!\uart_rx_inst|Selector3~1_combout  & 
// (((\uart_rx_inst|state.S_STOP~q  & !\uart_rx_inst|Equal2~5_combout ))))

	.dataa(\uart_rx_inst|Selector3~1_combout ),
	.datab(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datac(\uart_rx_inst|state.S_STOP~q ),
	.datad(\uart_rx_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector3~2 .lut_mask = 16'h88F8;
defparam \uart_rx_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \uart_rx_inst|state.S_STOP (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_STOP .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \uart_rx_inst|always4~0 (
// Equation(s):
// \uart_rx_inst|always4~0_combout  = (\uart_rx_inst|state.S_STOP~q  & (!\uart_rx_inst|cycle_cnt [9] & (\uart_rx_inst|Equal2~4_combout  & \uart_rx_inst|Equal2~3_combout )))

	.dataa(\uart_rx_inst|state.S_STOP~q ),
	.datab(\uart_rx_inst|cycle_cnt [9]),
	.datac(\uart_rx_inst|Equal2~4_combout ),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~0 .lut_mask = 16'h2000;
defparam \uart_rx_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \uart_rx_inst|state.S_DATA (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|always4~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_DATA .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \uart_rx_inst|rx_data_valid~0 (
// Equation(s):
// \uart_rx_inst|rx_data_valid~0_combout  = (\uart_rx_inst|always4~0_combout ) # ((!\uart_rx_inst|state.S_DATA~q  & \uart_rx_inst|rx_data_valid~q ))

	.dataa(\uart_rx_inst|state.S_DATA~q ),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_data_valid~q ),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data_valid~0 .lut_mask = 16'hFF50;
defparam \uart_rx_inst|rx_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \uart_rx_inst|rx_data_valid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data_valid~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_valid .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \tx_data_valid~0 (
// Equation(s):
// \tx_data_valid~0_combout  = (!\tx_data_valid~q  & ((\state.SEND~q ) # ((\state.WAIT~q  & \uart_rx_inst|rx_data_valid~q ))))

	.dataa(\state.WAIT~q ),
	.datab(\state.SEND~q ),
	.datac(\uart_rx_inst|rx_data_valid~q ),
	.datad(\tx_data_valid~q ),
	.cin(gnd),
	.combout(\tx_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data_valid~0 .lut_mask = 16'h00EC;
defparam \tx_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \tx_data_valid~1 (
// Equation(s):
// \tx_data_valid~1_combout  = (\tx_data_valid~0_combout ) # ((\tx_data_valid~q  & ((!\uart_tx_inst|tx_data_ready~q ) # (!\state.IDLE~q ))))

	.dataa(\state.IDLE~q ),
	.datab(\tx_data_valid~0_combout ),
	.datac(\tx_data_valid~q ),
	.datad(\uart_tx_inst|tx_data_ready~q ),
	.cin(gnd),
	.combout(\tx_data_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data_valid~1 .lut_mask = 16'hDCFC;
defparam \tx_data_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas tx_data_valid(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data_valid~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam tx_data_valid.is_wysiwyg = "true";
defparam tx_data_valid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \uart_tx_inst|Selector0~0 (
// Equation(s):
// \uart_tx_inst|Selector0~0_combout  = (\tx_data_valid~q  & ((\uart_tx_inst|Equal1~4_combout ) # ((!\uart_tx_inst|state.S_STOP~q )))) # (!\tx_data_valid~q  & (\uart_tx_inst|state.S_IDLE~q  & ((\uart_tx_inst|Equal1~4_combout ) # 
// (!\uart_tx_inst|state.S_STOP~q ))))

	.dataa(\tx_data_valid~q ),
	.datab(\uart_tx_inst|Equal1~4_combout ),
	.datac(\uart_tx_inst|state.S_IDLE~q ),
	.datad(\uart_tx_inst|state.S_STOP~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector0~0 .lut_mask = 16'hC8FA;
defparam \uart_tx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \uart_tx_inst|state.S_IDLE (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \uart_tx_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \uart_rx_inst|always7~0 (
// Equation(s):
// \uart_rx_inst|always7~0_combout  = (!\uart_rx_inst|cycle_cnt [9] & (\uart_rx_inst|Equal2~4_combout  & (\uart_rx_inst|state.S_REC_BYTE~q  & \uart_rx_inst|Equal2~3_combout )))

	.dataa(\uart_rx_inst|cycle_cnt [9]),
	.datab(\uart_rx_inst|Equal2~4_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always7~0 .lut_mask = 16'h4000;
defparam \uart_rx_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \uart_rx_inst|Decoder0~1 (
// Equation(s):
// \uart_rx_inst|Decoder0~1_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~1 .lut_mask = 16'h0080;
defparam \uart_rx_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \uart_rx_inst|rx_bits[5]~1 (
// Equation(s):
// \uart_rx_inst|rx_bits[5]~1_combout  = (\uart_rx_inst|Decoder0~1_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~1_combout  & ((\uart_rx_inst|rx_bits [5])))

	.dataa(\uart_rx_inst|Decoder0~1_combout ),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[5]~1 .lut_mask = 16'hD8D8;
defparam \uart_rx_inst|rx_bits[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \uart_rx_inst|rx_bits[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[5]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \uart_rx_inst|rx_data[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_bits [5]),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \tx_data~35 (
// Equation(s):
// \tx_data~35_combout  = (\uart_rx_inst|rx_data [5] & !\state.SEND~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_data [5]),
	.datad(\state.SEND~q ),
	.cin(gnd),
	.combout(\tx_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~35 .lut_mask = 16'h00F0;
defparam \tx_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \tx_data~38 (
// Equation(s):
// \tx_data~38_combout  = (\tx_data~35_combout ) # ((!tx_cnt[3] & (tx_cnt[0] & \tx_data~37_combout )))

	.dataa(tx_cnt[3]),
	.datab(tx_cnt[0]),
	.datac(\tx_data~35_combout ),
	.datad(\tx_data~37_combout ),
	.cin(gnd),
	.combout(\tx_data~38_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~38 .lut_mask = 16'hF4F0;
defparam \tx_data~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \tx_data[4]~39 (
// Equation(s):
// \tx_data[4]~39_combout  = \state.SEND~q  $ (((\state.WAIT~q  & \uart_rx_inst|rx_data_valid~q )))

	.dataa(\state.SEND~q ),
	.datab(\state.WAIT~q ),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data_valid~q ),
	.cin(gnd),
	.combout(\tx_data[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[4]~39 .lut_mask = 16'h66AA;
defparam \tx_data[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \tx_data[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_data[4]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[5] .is_wysiwyg = "true";
defparam \tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \uart_tx_inst|Selector1~0 (
// Equation(s):
// \uart_tx_inst|Selector1~0_combout  = (\tx_data_valid~q  & !\uart_tx_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tx_data_valid~q ),
	.datad(\uart_tx_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector1~0 .lut_mask = 16'h00F0;
defparam \uart_tx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \uart_tx_inst|tx_data_latch[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(tx_data[5]),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[5] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \tx_data~40 (
// Equation(s):
// \tx_data~40_combout  = (!tx_cnt[2] & (tx_cnt[3] & (tx_cnt[1] & !tx_cnt[0])))

	.dataa(tx_cnt[2]),
	.datab(tx_cnt[3]),
	.datac(tx_cnt[1]),
	.datad(tx_cnt[0]),
	.cin(gnd),
	.combout(\tx_data~40_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~40 .lut_mask = 16'h0040;
defparam \tx_data~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \uart_rx_inst|Decoder0~2 (
// Equation(s):
// \uart_rx_inst|Decoder0~2_combout  = (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~2 .lut_mask = 16'h0040;
defparam \uart_rx_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \uart_rx_inst|rx_bits[4]~2 (
// Equation(s):
// \uart_rx_inst|rx_bits[4]~2_combout  = (\uart_rx_inst|Decoder0~2_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~2_combout  & ((\uart_rx_inst|rx_bits [4])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [4]),
	.datad(\uart_rx_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[4]~2 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \uart_rx_inst|rx_bits[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[4]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \uart_rx_inst|rx_data[4]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[4]~feeder_combout  = \uart_rx_inst|rx_bits [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \uart_rx_inst|rx_data[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \tx_data~41 (
// Equation(s):
// \tx_data~41_combout  = (\state.SEND~q  & (\tx_data~40_combout  & ((\tx_data~36_combout )))) # (!\state.SEND~q  & (((\uart_rx_inst|rx_data [4]))))

	.dataa(\tx_data~40_combout ),
	.datab(\uart_rx_inst|rx_data [4]),
	.datac(\state.SEND~q ),
	.datad(\tx_data~36_combout ),
	.cin(gnd),
	.combout(\tx_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~41 .lut_mask = 16'hAC0C;
defparam \tx_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \tx_data[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~41_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_data[4]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[4] .is_wysiwyg = "true";
defparam \tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \uart_tx_inst|tx_data_latch[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(tx_data[4]),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[4] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \uart_tx_inst|Mux0~0 (
// Equation(s):
// \uart_tx_inst|Mux0~0_combout  = (\uart_tx_inst|bit_cnt [0] & ((\uart_tx_inst|tx_data_latch [5]) # ((\uart_tx_inst|bit_cnt [1])))) # (!\uart_tx_inst|bit_cnt [0] & (((\uart_tx_inst|tx_data_latch [4] & !\uart_tx_inst|bit_cnt [1]))))

	.dataa(\uart_tx_inst|tx_data_latch [5]),
	.datab(\uart_tx_inst|bit_cnt [0]),
	.datac(\uart_tx_inst|tx_data_latch [4]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~0 .lut_mask = 16'hCCB8;
defparam \uart_tx_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \uart_rx_inst|Decoder0~0 (
// Equation(s):
// \uart_rx_inst|Decoder0~0_combout  = (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~0 .lut_mask = 16'h4000;
defparam \uart_rx_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \uart_rx_inst|rx_bits[6]~0 (
// Equation(s):
// \uart_rx_inst|rx_bits[6]~0_combout  = (\uart_rx_inst|Decoder0~0_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~0_combout  & ((\uart_rx_inst|rx_bits [6])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [6]),
	.datad(\uart_rx_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[6]~0 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \uart_rx_inst|rx_bits[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[6]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \uart_rx_inst|rx_data[6]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[6]~feeder_combout  = \uart_rx_inst|rx_bits [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \uart_rx_inst|rx_data[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \tx_data~43 (
// Equation(s):
// \tx_data~43_combout  = (\uart_rx_inst|rx_data_valid~q  & ((\state.WAIT~q  & (\uart_rx_inst|rx_data [6])) # (!\state.WAIT~q  & ((\tx_data[6]~30_combout ))))) # (!\uart_rx_inst|rx_data_valid~q  & (((\tx_data[6]~30_combout ))))

	.dataa(\uart_rx_inst|rx_data [6]),
	.datab(\uart_rx_inst|rx_data_valid~q ),
	.datac(\state.WAIT~q ),
	.datad(\tx_data[6]~30_combout ),
	.cin(gnd),
	.combout(\tx_data~43_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~43 .lut_mask = 16'hBF80;
defparam \tx_data~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \tx_data[6]~1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data[6]~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[6]~1 .is_wysiwyg = "true";
defparam \tx_data[6]~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \tx_data[6]~3feeder (
// Equation(s):
// \tx_data[6]~3feeder_combout  = \state.SEND~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.SEND~q ),
	.cin(gnd),
	.combout(\tx_data[6]~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[6]~3feeder .lut_mask = 16'hFF00;
defparam \tx_data[6]~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \tx_data[6]~3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data[6]~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data[6]~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[6]~3 .is_wysiwyg = "true";
defparam \tx_data[6]~3 .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \WideOr0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({tx_cnt[7],tx_cnt[6],tx_cnt[5],tx_cnt[4],tx_cnt[3],tx_cnt[2],tx_cnt[1],tx_cnt[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .init_file = "fpga_slave.fpga_slave0.rtl.mif";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ALTSYNCRAM";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \WideOr0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000120003800030005C000B0001C000900000001F0001C0007000340003;
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \tx_data[6]~30 (
// Equation(s):
// \tx_data[6]~30_combout  = (\state.IDLE~q  & ((\tx_data[6]~3_q  & ((\WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\tx_data[6]~3_q  & (\tx_data[6]~1_q ))))

	.dataa(\state.IDLE~q ),
	.datab(\tx_data[6]~1_q ),
	.datac(\tx_data[6]~3_q ),
	.datad(\WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\tx_data[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[6]~30 .lut_mask = 16'hA808;
defparam \tx_data[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \uart_tx_inst|tx_data_latch[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data[6]~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[6] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \tx_data_valid~2 (
// Equation(s):
// \tx_data_valid~2_combout  = (\state.WAIT~q  & \uart_rx_inst|rx_data_valid~q )

	.dataa(\state.WAIT~q ),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_data_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_data_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data_valid~2 .lut_mask = 16'hA0A0;
defparam \tx_data_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \uart_rx_inst|Decoder0~3 (
// Equation(s):
// \uart_rx_inst|Decoder0~3_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~3 .lut_mask = 16'h8000;
defparam \uart_rx_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \uart_rx_inst|rx_bits[7]~3 (
// Equation(s):
// \uart_rx_inst|rx_bits[7]~3_combout  = (\uart_rx_inst|Decoder0~3_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~3_combout  & ((\uart_rx_inst|rx_bits [7])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [7]),
	.datad(\uart_rx_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[7]~3 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \uart_rx_inst|rx_bits[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[7]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \uart_rx_inst|rx_data[7]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[7]~feeder_combout  = \uart_rx_inst|rx_bits [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \uart_rx_inst|rx_data[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \tx_data~42 (
// Equation(s):
// \tx_data~42_combout  = (!\state.SEND~q  & ((\tx_data_valid~2_combout  & ((\uart_rx_inst|rx_data [7]))) # (!\tx_data_valid~2_combout  & (tx_data[7]))))

	.dataa(\tx_data_valid~2_combout ),
	.datab(\state.SEND~q ),
	.datac(tx_data[7]),
	.datad(\uart_rx_inst|rx_data [7]),
	.cin(gnd),
	.combout(\tx_data~42_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~42 .lut_mask = 16'h3210;
defparam \tx_data~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \tx_data[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[7] .is_wysiwyg = "true";
defparam \tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \uart_tx_inst|tx_data_latch[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(tx_data[7]),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[7] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \uart_tx_inst|Mux0~1 (
// Equation(s):
// \uart_tx_inst|Mux0~1_combout  = (\uart_tx_inst|Mux0~0_combout  & (((\uart_tx_inst|tx_data_latch [7]) # (!\uart_tx_inst|bit_cnt [1])))) # (!\uart_tx_inst|Mux0~0_combout  & (\uart_tx_inst|tx_data_latch [6] & ((\uart_tx_inst|bit_cnt [1]))))

	.dataa(\uart_tx_inst|Mux0~0_combout ),
	.datab(\uart_tx_inst|tx_data_latch [6]),
	.datac(\uart_tx_inst|tx_data_latch [7]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~1 .lut_mask = 16'hE4AA;
defparam \uart_tx_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \uart_rx_inst|Decoder0~7 (
// Equation(s):
// \uart_rx_inst|Decoder0~7_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (!\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~7 .lut_mask = 16'h0800;
defparam \uart_rx_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \uart_rx_inst|rx_bits[3]~7 (
// Equation(s):
// \uart_rx_inst|rx_bits[3]~7_combout  = (\uart_rx_inst|Decoder0~7_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~7_combout  & ((\uart_rx_inst|rx_bits [3])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [3]),
	.datad(\uart_rx_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[3]~7 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \uart_rx_inst|rx_bits[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[3]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \uart_rx_inst|rx_data[3]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[3]~feeder_combout  = \uart_rx_inst|rx_bits [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \uart_rx_inst|rx_data[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \tx_data~47 (
// Equation(s):
// \tx_data~47_combout  = (\uart_rx_inst|rx_data_valid~q  & ((\state.WAIT~q  & (\uart_rx_inst|rx_data [3])) # (!\state.WAIT~q  & ((\tx_data[3]~34_combout ))))) # (!\uart_rx_inst|rx_data_valid~q  & (((\tx_data[3]~34_combout ))))

	.dataa(\uart_rx_inst|rx_data [3]),
	.datab(\uart_rx_inst|rx_data_valid~q ),
	.datac(\state.WAIT~q ),
	.datad(\tx_data[3]~34_combout ),
	.cin(gnd),
	.combout(\tx_data~47_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~47 .lut_mask = 16'hBF80;
defparam \tx_data~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \tx_data[3]~5 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data[3]~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[3]~5 .is_wysiwyg = "true";
defparam \tx_data[3]~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \tx_data[3]~34 (
// Equation(s):
// \tx_data[3]~34_combout  = (\state.IDLE~q  & ((\tx_data[6]~3_q  & ((\WideOr0_rtl_0|auto_generated|ram_block1a1 ))) # (!\tx_data[6]~3_q  & (\tx_data[3]~5_q ))))

	.dataa(\tx_data[3]~5_q ),
	.datab(\WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\tx_data[6]~3_q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\tx_data[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[3]~34 .lut_mask = 16'hCA00;
defparam \tx_data[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \uart_tx_inst|tx_data_latch[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data[3]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \uart_rx_inst|Decoder0~4 (
// Equation(s):
// \uart_rx_inst|Decoder0~4_combout  = (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (!\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~4 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \uart_rx_inst|rx_bits[2]~4 (
// Equation(s):
// \uart_rx_inst|rx_bits[2]~4_combout  = (\uart_rx_inst|Decoder0~4_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~4_combout  & ((\uart_rx_inst|rx_bits [2])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [2]),
	.datad(\uart_rx_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[2]~4 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \uart_rx_inst|rx_bits[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[2]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \uart_rx_inst|rx_data[2]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[2]~feeder_combout  = \uart_rx_inst|rx_bits [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \uart_rx_inst|rx_data[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \tx_data~44 (
// Equation(s):
// \tx_data~44_combout  = (\state.WAIT~q  & ((\uart_rx_inst|rx_data_valid~q  & (\uart_rx_inst|rx_data [2])) # (!\uart_rx_inst|rx_data_valid~q  & ((\tx_data[2]~31_combout ))))) # (!\state.WAIT~q  & (((\tx_data[2]~31_combout ))))

	.dataa(\uart_rx_inst|rx_data [2]),
	.datab(\state.WAIT~q ),
	.datac(\uart_rx_inst|rx_data_valid~q ),
	.datad(\tx_data[2]~31_combout ),
	.cin(gnd),
	.combout(\tx_data~44_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~44 .lut_mask = 16'hBF80;
defparam \tx_data~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \tx_data[2]~9 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data[2]~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[2]~9 .is_wysiwyg = "true";
defparam \tx_data[2]~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \tx_data[2]~31 (
// Equation(s):
// \tx_data[2]~31_combout  = (\state.IDLE~q  & ((\tx_data[6]~3_q  & (\WideOr0_rtl_0|auto_generated|ram_block1a2 )) # (!\tx_data[6]~3_q  & ((\tx_data[2]~9_q )))))

	.dataa(\state.IDLE~q ),
	.datab(\WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\tx_data[6]~3_q ),
	.datad(\tx_data[2]~9_q ),
	.cin(gnd),
	.combout(\tx_data[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[2]~31 .lut_mask = 16'h8A80;
defparam \tx_data[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \uart_tx_inst|tx_data_latch[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data[2]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \uart_rx_inst|Decoder0~5 (
// Equation(s):
// \uart_rx_inst|Decoder0~5_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (!\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~5 .lut_mask = 16'h0008;
defparam \uart_rx_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \uart_rx_inst|rx_bits[1]~5 (
// Equation(s):
// \uart_rx_inst|rx_bits[1]~5_combout  = (\uart_rx_inst|Decoder0~5_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~5_combout  & ((\uart_rx_inst|rx_bits [1])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [1]),
	.datad(\uart_rx_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[1]~5 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \uart_rx_inst|rx_bits[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[1]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \uart_rx_inst|rx_data[1]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[1]~feeder_combout  = \uart_rx_inst|rx_bits [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \uart_rx_inst|rx_data[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \tx_data~45 (
// Equation(s):
// \tx_data~45_combout  = (\uart_rx_inst|rx_data_valid~q  & ((\state.WAIT~q  & ((\uart_rx_inst|rx_data [1]))) # (!\state.WAIT~q  & (\tx_data[1]~32_combout )))) # (!\uart_rx_inst|rx_data_valid~q  & (\tx_data[1]~32_combout ))

	.dataa(\uart_rx_inst|rx_data_valid~q ),
	.datab(\tx_data[1]~32_combout ),
	.datac(\state.WAIT~q ),
	.datad(\uart_rx_inst|rx_data [1]),
	.cin(gnd),
	.combout(\tx_data~45_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~45 .lut_mask = 16'hEC4C;
defparam \tx_data~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \tx_data[1]~17 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data[1]~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[1]~17 .is_wysiwyg = "true";
defparam \tx_data[1]~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \tx_data[1]~32 (
// Equation(s):
// \tx_data[1]~32_combout  = (\state.IDLE~q  & ((\tx_data[6]~3_q  & ((\WideOr0_rtl_0|auto_generated|ram_block1a4 ))) # (!\tx_data[6]~3_q  & (\tx_data[1]~17_q ))))

	.dataa(\state.IDLE~q ),
	.datab(\tx_data[1]~17_q ),
	.datac(\tx_data[6]~3_q ),
	.datad(\WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\tx_data[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[1]~32 .lut_mask = 16'hA808;
defparam \tx_data[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \uart_tx_inst|tx_data_latch[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data[1]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \uart_rx_inst|Decoder0~6 (
// Equation(s):
// \uart_rx_inst|Decoder0~6_combout  = (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|always7~0_combout  & (!\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|always7~0_combout ),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~6 .lut_mask = 16'h0004;
defparam \uart_rx_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \uart_rx_inst|rx_bits[0]~6 (
// Equation(s):
// \uart_rx_inst|rx_bits[0]~6_combout  = (\uart_rx_inst|Decoder0~6_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~6_combout  & ((\uart_rx_inst|rx_bits [0])))

	.dataa(gnd),
	.datab(\uart_rx~input_o ),
	.datac(\uart_rx_inst|rx_bits [0]),
	.datad(\uart_rx_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[0]~6 .lut_mask = 16'hCCF0;
defparam \uart_rx_inst|rx_bits[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \uart_rx_inst|rx_bits[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_bits[0]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~feeder (
// Equation(s):
// \uart_rx_inst|rx_data[0]~feeder_combout  = \uart_rx_inst|rx_bits [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_bits [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \uart_rx_inst|rx_data[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \tx_data~46 (
// Equation(s):
// \tx_data~46_combout  = (\uart_rx_inst|rx_data_valid~q  & ((\state.WAIT~q  & (\uart_rx_inst|rx_data [0])) # (!\state.WAIT~q  & ((\tx_data[0]~33_combout ))))) # (!\uart_rx_inst|rx_data_valid~q  & (((\tx_data[0]~33_combout ))))

	.dataa(\uart_rx_inst|rx_data [0]),
	.datab(\uart_rx_inst|rx_data_valid~q ),
	.datac(\tx_data[0]~33_combout ),
	.datad(\state.WAIT~q ),
	.cin(gnd),
	.combout(\tx_data~46_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data~46 .lut_mask = 16'hB8F0;
defparam \tx_data~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \tx_data[0]~13 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_data[0]~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[0]~13 .is_wysiwyg = "true";
defparam \tx_data[0]~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \tx_data[0]~33 (
// Equation(s):
// \tx_data[0]~33_combout  = (\state.IDLE~q  & ((\tx_data[6]~3_q  & ((\WideOr0_rtl_0|auto_generated|ram_block1a3 ))) # (!\tx_data[6]~3_q  & (\tx_data[0]~13_q ))))

	.dataa(\state.IDLE~q ),
	.datab(\tx_data[0]~13_q ),
	.datac(\tx_data[6]~3_q ),
	.datad(\WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\tx_data[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tx_data[0]~33 .lut_mask = 16'hA808;
defparam \tx_data[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \uart_tx_inst|tx_data_latch[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_data[0]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx_inst|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_data_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_data_latch[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_data_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \uart_tx_inst|Mux0~2 (
// Equation(s):
// \uart_tx_inst|Mux0~2_combout  = (\uart_tx_inst|bit_cnt [0] & ((\uart_tx_inst|tx_data_latch [1]) # ((\uart_tx_inst|bit_cnt [1])))) # (!\uart_tx_inst|bit_cnt [0] & (((\uart_tx_inst|tx_data_latch [0] & !\uart_tx_inst|bit_cnt [1]))))

	.dataa(\uart_tx_inst|tx_data_latch [1]),
	.datab(\uart_tx_inst|bit_cnt [0]),
	.datac(\uart_tx_inst|tx_data_latch [0]),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~2 .lut_mask = 16'hCCB8;
defparam \uart_tx_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \uart_tx_inst|Mux0~3 (
// Equation(s):
// \uart_tx_inst|Mux0~3_combout  = (\uart_tx_inst|Mux0~2_combout  & ((\uart_tx_inst|tx_data_latch [3]) # ((!\uart_tx_inst|bit_cnt [1])))) # (!\uart_tx_inst|Mux0~2_combout  & (((\uart_tx_inst|tx_data_latch [2] & \uart_tx_inst|bit_cnt [1]))))

	.dataa(\uart_tx_inst|tx_data_latch [3]),
	.datab(\uart_tx_inst|tx_data_latch [2]),
	.datac(\uart_tx_inst|Mux0~2_combout ),
	.datad(\uart_tx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_tx_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~3 .lut_mask = 16'hACF0;
defparam \uart_tx_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \uart_tx_inst|Selector4~0 (
// Equation(s):
// \uart_tx_inst|Selector4~0_combout  = (\uart_tx_inst|bit_cnt [2] & (\uart_tx_inst|Mux0~1_combout )) # (!\uart_tx_inst|bit_cnt [2] & ((\uart_tx_inst|Mux0~3_combout )))

	.dataa(\uart_tx_inst|Mux0~1_combout ),
	.datab(gnd),
	.datac(\uart_tx_inst|Mux0~3_combout ),
	.datad(\uart_tx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector4~0 .lut_mask = 16'hAAF0;
defparam \uart_tx_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \uart_tx_inst|Selector4~1 (
// Equation(s):
// \uart_tx_inst|Selector4~1_combout  = (\uart_tx_inst|state.S_IDLE~q  & (!\uart_tx_inst|state.S_STOP~q  & ((!\uart_tx_inst|Selector4~0_combout ) # (!\uart_tx_inst|state.S_SEND_BYTE~q ))))

	.dataa(\uart_tx_inst|state.S_IDLE~q ),
	.datab(\uart_tx_inst|state.S_SEND_BYTE~q ),
	.datac(\uart_tx_inst|Selector4~0_combout ),
	.datad(\uart_tx_inst|state.S_STOP~q ),
	.cin(gnd),
	.combout(\uart_tx_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_inst|Selector4~1 .lut_mask = 16'h002A;
defparam \uart_tx_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \uart_tx_inst|tx_reg (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx_inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|tx_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|tx_reg .is_wysiwyg = "true";
defparam \uart_tx_inst|tx_reg .power_up = "low";
// synopsys translate_on

endmodule
