444
IC_TAG
SMALLEST®ic_tag_parity
Scal
configurable_gw
gw_int_pending
Scal
configurable_gw
gw_int_pending_in
Scal
dbg
abstractauto_reg_wren
Scal
dbg
abstractcs_busy_din
Scal
dbg
abstractcs_busy_wren
Scal
dbg
bus_clk
Scal
dbg
bus_clken
Scal
dbg
command_regno_wren
Scal
dbg
command_wren
Scal
dbg
data0_reg_wren
Scal
dbg
data1_reg_wren
Scal
dbg
dbg_dm_rst_l
Scal
dbg
dbg_free_clk
Scal
dbg
dbg_free_clken
Scal
dbg
dbg_state_en
Scal
dbg
dmcontrol_wren
Scal
dbg
dmcontrol_wren_Q
Scal
dbg
dmstatus_halted
Scal
dbg
dmstatus_haveresetn
Scal
dbg
dmstatus_haveresetn_wren
Scal
dbg
dmstatus_resumeack
Scal
dbg
dmstatus_resumeack_din
Scal
dbg
dmstatus_resumeack_wren
Scal
dbg
execute_command
Scal
dbg
execute_command_ns
Scal
dbg
sb_abmem_cmd_done
Scal
dbg
sb_abmem_cmd_done_en
Scal
dbg
sb_abmem_cmd_done_in
Scal
dbg
sb_abmem_data_done
Scal
dbg
sb_abmem_data_done_en
Scal
dbg
sb_abmem_data_done_in
Scal
dbg
sb_axi_arready_q
Scal
dbg
sb_axi_arvalid_q
Scal
dbg
sb_axi_awready_q
Scal
dbg
sb_axi_awvalid_q
Scal
dbg
sb_axi_bready_q
Scal
dbg
sb_axi_bvalid_q
Scal
dbg
sb_axi_rready_q
Scal
dbg
sb_axi_rvalid_q
Scal
dbg
sb_axi_wready_q
Scal
dbg
sb_axi_wvalid_q
Scal
dbg
sb_free_clk
Scal
dbg
sb_free_clken
Scal
dbg
sb_state_en
Scal
dbg
sbaddress0_reg_wren
Scal
dbg
sbcs_sbbusy_din
Scal
dbg
sbcs_sbbusy_wren
Scal
dbg
sbcs_sbbusyerror_din
Scal
dbg
sbcs_sbbusyerror_wren
Scal
dbg
sbcs_sberror_wren
Scal
dbg
sbcs_wren
Scal
dbg
sbdata0_reg_wren
Scal
dbg
sbdata1_reg_wren
Scal
dec_decode_ctl
csr_data_wen
Scal
dec_decode_ctl
depend_load_same_cycle_e1
Scal
dec_decode_ctl
depend_load_same_cycle_e2
Scal
dec_decode_ctl
div_stall_ff
Scal
dec_decode_ctl
div_wen_wb
Scal
dec_decode_ctl
freeze
Scal
dec_decode_ctl
freeze_after_unfreeze1
Scal
dec_decode_ctl
freeze_before
Scal
dec_decode_ctl
freeze_e3
Scal
dec_decode_ctl
freeze_e4
Scal
dec_decode_ctl
i0_div_decode_d
Scal
dec_decode_ctl
i0_e1_ctl_en
Scal
dec_decode_ctl
i0_e1_data_en
Scal
dec_decode_ctl
i0_e2_ctl_en
Scal
dec_decode_ctl
i0_e2_data_en
Scal
dec_decode_ctl
i0_e3_ctl_en
Scal
dec_decode_ctl
i0_e3_data_en
Scal
dec_decode_ctl
i0_e4_ctl_en
Scal
dec_decode_ctl
i0_e4_data_en
Scal
dec_decode_ctl
i0_wb_ctl_en
Scal
dec_decode_ctl
i0_wb_data_en
Scal
dec_decode_ctl
i1_e1_data_en
Scal
dec_decode_ctl
i1_e2_data_en
Scal
dec_decode_ctl
i1_e3_data_en
Scal
dec_decode_ctl
i1_e4_data_en
Scal
dec_decode_ctl
i1_wb1_data_en
Scal
dec_decode_ctl
i1_wb_data_en
Scal
dec_decode_ctl
illegal_inst_en
Scal
dec_decode_ctl
illegal_lockout
Scal
dec_decode_ctl
illegal_lockout_in
Scal
dec_decode_ctl
leak1_i0_stall
Scal
dec_decode_ctl
leak1_i0_stall_in
Scal
dec_decode_ctl
leak1_i1_stall
Scal
dec_decode_ctl
leak1_i1_stall_in
Scal
dec_decode_ctl
lsu_idle
Scal
dec_decode_ctl
nonblock_load_valid_dc4
Scal
dec_decode_ctl
nonblock_load_valid_wb
Scal
dec_decode_ctl
pause_state
Scal
dec_decode_ctl
pause_state_in
Scal
dec_decode_ctl
ps_stall
Scal
dec_decode_ctl
ps_stall_in
Scal
dec_ib_ctl
debug_fence_in
Scal
dec_ib_ctl
flush_final
Scal
dec_timer_ctl
wr_mitb0_wb
Scal
dec_timer_ctl
wr_mitb1_wb
Scal
dec_tlu_ctl
csr_wr_clk
Scal
dec_tlu_ctl
e4e5_clk
Scal
dec_tlu_ctl
e4e5_int_clk
Scal
dec_tlu_ctl
lsu_e3_e4_clk
Scal
dec_tlu_ctl
lsu_e4_e5_clk
Scal
dec_tlu_ctl
mcyclel_cout_f
Scal
dec_tlu_ctl
mdseac_en
Scal
dec_tlu_ctl
mgpmc_b
Scal
dec_tlu_ctl
mhpmc3_wr_en
Scal
dec_tlu_ctl
mhpmc3h_wr_en
Scal
dec_tlu_ctl
mhpmc4_wr_en
Scal
dec_tlu_ctl
mhpmc4h_wr_en
Scal
dec_tlu_ctl
mhpmc5_wr_en
Scal
dec_tlu_ctl
mhpmc5h_wr_en
Scal
dec_tlu_ctl
mhpmc6_wr_en
Scal
dec_tlu_ctl
mhpmc6h_wr_en
Scal
dec_tlu_ctl
usoc_tclk
Scal
dec_tlu_ctl
wr_dicawics_wb
Scal
dec_tlu_ctl
wr_mcgc_wb
Scal
dec_tlu_ctl
wr_meihap_wb
Scal
dec_tlu_ctl
wr_meivt_wb
Scal
dec_tlu_ctl
wr_mfdc_wb
Scal
dec_tlu_ctl
wr_mgpmc_wb
Scal
dec_tlu_ctl
wr_mhpme3_wb
Scal
dec_tlu_ctl
wr_mhpme4_wb
Scal
dec_tlu_ctl
wr_mhpme5_wb
Scal
dec_tlu_ctl
wr_mhpme6_wb
Scal
dec_tlu_ctl
wr_mrac_wb
Scal
dec_tlu_ctl
wr_mscratch_wb
Scal
dec_tlu_ctl
wr_mtdata2_t0_wb
Scal
dec_tlu_ctl
wr_mtdata2_t1_wb
Scal
dec_tlu_ctl
wr_mtdata2_t2_wb
Scal
dec_tlu_ctl
wr_mtdata2_t3_wb
Scal
dec_tlu_ctl
wr_mtvec_wb
Scal
dma_ctrl
RdPtrEn
Scal
dma_ctrl
RspPtrEn
Scal
dma_ctrl
WrPtrEn
Scal
dma_ctrl
axi_mstr_priority
Scal
dma_ctrl
axi_mstr_prty_en
Scal
dma_ctrl
axi_mstr_prty_in
Scal
dma_ctrl
axi_mstr_valid
Scal
dma_ctrl
axi_mstr_valid_q
Scal
dma_ctrl
axi_slv_sent
Scal
dma_ctrl
axi_slv_sent_q
Scal
dma_ctrl
dbg_dma_bubble_bus
Scal
dma_ctrl
dec_tlu_stall_dma_bus
Scal
dma_ctrl
dma_addr_in_dccm
Scal
dma_ctrl
dma_addr_in_dccm_region_nc
Scal
dma_ctrl
dma_addr_in_iccm
Scal
dma_ctrl
dma_addr_in_iccm_region_nc
Scal
dma_ctrl
dma_addr_in_pic
Scal
dma_ctrl
dma_addr_in_pic_region_nc
Scal
dma_ctrl
dma_buffer_c1_clk
Scal
dma_ctrl
dma_buffer_c1_clken
Scal
dma_ctrl
dma_bus_clk
Scal
dma_ctrl
dma_bus_clk_en_q
Scal
dma_ctrl
dma_dbg_cmd_done_q
Scal
dma_ctrl
dma_free_clk
Scal
dma_ctrl
dma_free_clken
Scal
dma_ctrl
dma_mem_req
Scal
dma_ctrl
fifo_dbg_in
Scal
dma_ctrl
fifo_full_spec
Scal
dma_ctrl
fifo_full_spec_bus
Scal
dma_ctrl
fifo_posted_write_in
Scal
dma_ctrl
fifo_write_in
Scal
dma_ctrl
rdbuf_en
Scal
dma_ctrl
rdbuf_rst
Scal
dma_ctrl
rdbuf_vld
Scal
dma_ctrl
wrbuf_data_en
Scal
dma_ctrl
wrbuf_data_rst
Scal
dma_ctrl
wrbuf_data_vld
Scal
dma_ctrl
wrbuf_en
Scal
dma_ctrl
wrbuf_posted
Scal
dma_ctrl
wrbuf_rst
Scal
dma_ctrl
wrbuf_vld
Scal
exu
div_valid_e1
Scal
exu
fp_enable
Scal
exu
fp_enable_ff
Scal
exu
i0_e1_ctl_en
Scal
exu
i0_e1_data_en
Scal
exu
i0_e2_ctl_en
Scal
exu
i0_e2_data_en
Scal
exu
i0_e3_ctl_en
Scal
exu
i0_e3_data_en
Scal
exu
i0_e4_ctl_en
Scal
exu
i1_e1_ctl_en
Scal
exu
i1_e1_data_en
Scal
exu
i1_e2_ctl_en
Scal
exu
i1_e2_data_en
Scal
exu
i1_e3_ctl_en
Scal
exu
i1_e3_data_en
Scal
exu
i1_e4_ctl_en
Scal
exu_alu_ctl
valid_ff
Scal
exu_div_ctl
aff_enable
Scal
exu_div_ctl
flush_lower_ff
Scal
exu_div_ctl
qff_enable
Scal
exu_div_ctl
run_in
Scal
exu_div_ctl
run_state
Scal
exu_mul_ctl
exu_mul_c1_e1_clk
Scal
exu_mul_ctl
exu_mul_c1_e2_clk
Scal
exu_mul_ctl
exu_mul_c1_e3_clk
Scal
exu_mul_ctl
load_mul_rs1_bypass_e1
Scal
exu_mul_ctl
load_mul_rs2_bypass_e1
Scal
exu_mul_ctl
low_e1
Scal
exu_mul_ctl
low_e2
Scal
exu_mul_ctl
low_e3
Scal
exu_mul_ctl
mul_c1_e1_clken
Scal
exu_mul_ctl
mul_c1_e2_clken
Scal
exu_mul_ctl
mul_c1_e3_clken
Scal
exu_mul_ctl
rs1_sign_e1
Scal
exu_mul_ctl
rs2_sign_e1
Scal
exu_mul_ctl
valid_e1
Scal
exu_mul_ctl
valid_e2
Scal
ifu_aln_ctl
f0_shift_wr_en
Scal
ifu_aln_ctl
f1_shift_wr_en
Scal
ifu_aln_ctl
f2_wr_en
Scal
ifu_aln_ctl
illegal_inst_en
Scal
ifu_aln_ctl
illegal_lockout
Scal
ifu_aln_ctl
illegal_lockout_in
Scal
ifu_ifc_ctl
fetch_bf_en
Scal
ifu_ifc_ctl
iccm_acc_in_range_f1
Scal
ifu_ifc_ctl
iccm_acc_in_region_f1
Scal
ifu_ifc_ctl
ifc_f2_clk
Scal
ifu_ifc_ctl
missff_en
Scal
ifu_mem_ctl
axi_cmd_req_hold
Scal
ifu_mem_ctl
axi_cmd_req_in
Scal
ifu_mem_ctl
axi_ifu_bus_clk_en
Scal
ifu_mem_ctl
axi_ifu_bus_clk_en_ff
Scal
ifu_mem_ctl
axiclk
Scal
ifu_mem_ctl
axiclk_reset
Scal
ifu_mem_ctl
byp_data_first_c1_clken
Scal
ifu_mem_ctl
byp_data_second_c1_clken
Scal
ifu_mem_ctl
debug_c1_clken
Scal
ifu_mem_ctl
debug_data_clken
Scal
ifu_mem_ctl
dma_iccm_rd_req_f1
Scal
ifu_mem_ctl
dma_iccm_rd_req_f2
Scal
ifu_mem_ctl
dma_select_upper
Scal
ifu_mem_ctl
fetch_f1_f2_c1_clk
Scal
ifu_mem_ctl
fetch_f1_f2_c1_clken
Scal
ifu_mem_ctl
fetch_uncacheable_ff
Scal
ifu_mem_ctl
ic_act_miss_f2
Scal
ifu_mem_ctl
ic_act_miss_f2_delayed
Scal
ifu_mem_ctl
ic_crit_wd_rdy_ff
Scal
ifu_mem_ctl
ic_crit_wd_rdy_in
Scal
ifu_mem_ctl
ic_rd_parity_final_err_ff
Scal
ifu_mem_ctl
ic_valid_ff
Scal
ifu_mem_ctl
ic_valid_w_debug
Scal
ifu_mem_ctl
iccm_dma_ecc_error_in
Scal
ifu_mem_ctl
iccm_dma_rden
Scal
ifu_mem_ctl
iccm_dma_rvalid_in
Scal
ifu_mem_ctl
iccm_ecc_write_status
Scal
ifu_mem_ctl
iccm_rd_ecc_single_err_ff
Scal
ifu_mem_ctl
iccm_rd_ecc_single_err_hold_in
Scal
ifu_mem_ctl
ifc_axi_ic_req_ff2
Scal
ifu_mem_ctl
ifc_axi_ic_req_ff_in
Scal
ifu_mem_ctl
ifc_dma_access_ok_d
Scal
ifu_mem_ctl
ifc_dma_access_ok_prev
Scal
ifu_mem_ctl
ifc_fetch_req_f2_raw
Scal
ifu_mem_ctl
ifc_fetch_req_qual_f1
Scal
ifu_mem_ctl
ifc_iccm_access_f2
Scal
ifu_mem_ctl
ifc_region_acc_fault_f2
Scal
ifu_mem_ctl
ifc_region_acc_fault_final_f1
Scal
ifu_mem_ctl
ifu_axi_arready_unq_ff
Scal
ifu_mem_ctl
ifu_axi_arvalid_ff
Scal
ifu_mem_ctl
ifu_axi_rvalid_unq_ff
Scal
ifu_mem_ctl
ifu_byp_data_error_first_half
Scal
ifu_mem_ctl
ifu_byp_data_error_first_half_in
Scal
ifu_mem_ctl
ifu_byp_data_error_second_half
Scal
ifu_mem_ctl
ifu_byp_data_error_second_half_in
Scal
ifu_mem_ctl
ifu_byp_data_first_half_valid
Scal
ifu_mem_ctl
ifu_byp_data_first_half_valid_in
Scal
ifu_mem_ctl
ifu_byp_data_second_half_valid
Scal
ifu_mem_ctl
ifu_byp_data_second_half_valid_in
Scal
ifu_mem_ctl
ifu_icache_sb_error_val_ff
Scal
ifu_mem_ctl
ifu_wr_cumulative_err
Scal
ifu_mem_ctl
ifu_wr_data_comb_err_ff
Scal
ifu_mem_ctl
miss_state_en
Scal
ifu_mem_ctl
perr_sb_write_status
Scal
ifu_mem_ctl
perr_state_en
Scal
ifu_mem_ctl
reset_all_tags
Scal
ifu_mem_ctl
reset_ic_ff
Scal
ifu_mem_ctl
reset_ic_in
Scal
ifu_mem_ctl
sel_fetch_u_miss
Scal
ifu_mem_ctl
sel_fetch_u_miss_ff
Scal
ifu_mem_ctl
uncacheable_miss_ff
Scal
ifu_mem_ctl
uncacheable_miss_in
Scal
ifu_mem_ctl
way_status_wr_en_ff
Scal
ifu_mem_ctl
way_status_wr_en_w_debug
Scal
lsu
lsu_c2_dc4_clk
Scal
lsu
lsu_c2_dc5_clk
Scal
lsu
lsu_freeze_c2_dc1_clk
Scal
lsu
lsu_freeze_c2_dc1_clken
Scal
lsu
lsu_freeze_c2_dc2_clk
Scal
lsu
lsu_freeze_c2_dc2_clken
Scal
lsu
lsu_freeze_c2_dc3_clk
Scal
lsu
lsu_freeze_c2_dc3_clken
Scal
lsu
lsu_freeze_c2_dc4_clk
Scal
lsu
lsu_freeze_c2_dc4_clken
Scal
lsu
lsu_i0_valid_dc1
Scal
lsu
lsu_i0_valid_dc2
Scal
lsu
lsu_i0_valid_dc3
Scal
lsu
lsu_i0_valid_dc4
Scal
lsu
lsu_i0_valid_dc5
Scal
lsu
lsu_single_ecc_error_dc3
Scal
lsu
lsu_single_ecc_error_dc4
Scal
lsu
lsu_single_ecc_error_dc5
Scal
lsu_addrcheck
end_addr_in_dccm_dc1
Scal
lsu_addrcheck
end_addr_in_dccm_region_dc1
Scal
lsu_addrcheck
end_addr_in_pic_dc1
Scal
lsu_addrcheck
end_addr_in_pic_region_dc1
Scal
lsu_addrcheck
is_sideeffects_dc1
Scal
lsu_addrcheck
start_addr_in_dccm_dc1
Scal
lsu_addrcheck
start_addr_in_dccm_region_dc1
Scal
lsu_addrcheck
start_addr_in_pic_dc1
Scal
lsu_addrcheck
start_addr_in_pic_region_dc1
Scal
lsu_bus_buffer
FreezePtrEn
Scal
lsu_bus_buffer
dec_nonblock_load_freeze_dc3
Scal
lsu_bus_buffer
ibuf_dual
Scal
lsu_bus_buffer
ibuf_nb
Scal
lsu_bus_buffer
ibuf_nomerge
Scal
lsu_bus_buffer
ibuf_rst
Scal
lsu_bus_buffer
ibuf_samedw
Scal
lsu_bus_buffer
ibuf_sideeffect
Scal
lsu_bus_buffer
ibuf_unsign
Scal
lsu_bus_buffer
ibuf_valid
Scal
lsu_bus_buffer
ibuf_wr_en
Scal
lsu_bus_buffer
ibuf_write
Scal
lsu_bus_buffer
ld_freeze_en
Scal
lsu_bus_buffer
ld_freeze_rst
Scal
lsu_bus_buffer
ld_precise_bus_error
Scal
lsu_bus_buffer
ldst_samedw_dc5
Scal
lsu_bus_buffer
lsu_axi_arready_q
Scal
lsu_bus_buffer
lsu_axi_arvalid_q
Scal
lsu_bus_buffer
lsu_axi_awready_q
Scal
lsu_bus_buffer
lsu_axi_awvalid_q
Scal
lsu_bus_buffer
lsu_axi_bready_q
Scal
lsu_bus_buffer
lsu_axi_bvalid_q
Scal
lsu_bus_buffer
lsu_axi_rready_q
Scal
lsu_bus_buffer
lsu_axi_rvalid_q
Scal
lsu_bus_buffer
lsu_axi_wready_q
Scal
lsu_bus_buffer
lsu_axi_wvalid_q
Scal
lsu_bus_buffer
lsu_nonblock_load_valid_dc4
Scal
lsu_bus_buffer
lsu_nonblock_load_valid_dc5
Scal
lsu_bus_buffer
obuf_cmd_done
Scal
lsu_bus_buffer
obuf_cmd_done_in
Scal
lsu_bus_buffer
obuf_data_done
Scal
lsu_bus_buffer
obuf_data_done_in
Scal
lsu_bus_buffer
obuf_merge
Scal
lsu_bus_buffer
obuf_merge_in
Scal
lsu_bus_buffer
obuf_rst
Scal
lsu_bus_buffer
obuf_sideeffect
Scal
lsu_bus_buffer
obuf_sideeffect_in
Scal
lsu_bus_buffer
obuf_valid
Scal
lsu_bus_buffer
obuf_wr_en
Scal
lsu_bus_buffer
obuf_wr_enQ
Scal
lsu_bus_buffer
obuf_write
Scal
lsu_bus_buffer
obuf_write_in
Scal
lsu_bus_intf
is_sideeffects_dc4
Scal
lsu_bus_intf
is_sideeffects_dc5
Scal
lsu_bus_intf
ld_full_hit_dc2
Scal
lsu_bus_intf
ld_full_hit_dc3
Scal
lsu_bus_intf
ldst_dual_dc1
Scal
lsu_bus_intf
ldst_dual_dc2
Scal
lsu_bus_intf
ldst_dual_dc3
Scal
lsu_bus_intf
ldst_dual_dc4
Scal
lsu_bus_intf
ldst_dual_dc5
Scal
lsu_bus_intf
lsu_bus_clk_en_q
Scal
lsu_clkdomain
lsu_bus_buf_c1_clken
Scal
lsu_clkdomain
lsu_bus_ibuf_c1_clken
Scal
lsu_clkdomain
lsu_bus_obuf_c1_clken
Scal
lsu_clkdomain
lsu_c1_dc1_clken
Scal
lsu_clkdomain
lsu_c1_dc1_clken_q
Scal
lsu_clkdomain
lsu_c1_dc2_clken
Scal
lsu_clkdomain
lsu_c1_dc2_clken_q
Scal
lsu_clkdomain
lsu_c1_dc3_clken
Scal
lsu_clkdomain
lsu_c1_dc3_clken_q
Scal
lsu_clkdomain
lsu_c1_dc4_clken
Scal
lsu_clkdomain
lsu_c1_dc4_clken_q
Scal
lsu_clkdomain
lsu_c1_dc5_clken
Scal
lsu_clkdomain
lsu_c1_dc5_clken_q
Scal
lsu_clkdomain
lsu_c2_dc3_clken
Scal
lsu_clkdomain
lsu_c2_dc4_clken
Scal
lsu_clkdomain
lsu_c2_dc5_clken
Scal
lsu_clkdomain
lsu_free_c1_clken
Scal
lsu_clkdomain
lsu_free_c1_clken_q
Scal
lsu_clkdomain
lsu_free_c2_clken
Scal
lsu_clkdomain
lsu_freeze_c1_dc1_clken_q
Scal
lsu_clkdomain
lsu_freeze_c1_dc2_clken_q
Scal
lsu_clkdomain
lsu_freeze_c1_dc3_clken_q
Scal
lsu_clkdomain
lsu_freeze_c1_dc4_clken
Scal
lsu_clkdomain
lsu_freeze_c1_dc4_clken_q
Scal
lsu_clkdomain
lsu_stbuf_c1_clken
Scal
lsu_clkdomain
lsu_store_c1_dc4_clken
Scal
lsu_clkdomain
lsu_store_c1_dc5_clken
Scal
lsu_dccm_ctl
lsu_dccm_rden_dc1
Scal
lsu_dccm_ctl
lsu_dccm_rden_dc2
Scal
lsu_dccm_mem
lsu_freeze_dc3_q
Scal
lsu_ecc
double_ecc_error_hi_dc3
Scal
lsu_ecc
double_ecc_error_lo_dc3
Scal
lsu_ecc
is_ldst_hi_dc3
Scal
lsu_ecc
is_ldst_lo_dc3
Scal
lsu_lsc_ctl
access_fault_dc1
Scal
lsu_lsc_ctl
access_fault_dc2
Scal
lsu_lsc_ctl
access_fault_dc3
Scal
lsu_lsc_ctl
addr_external_dc1
Scal
lsu_lsc_ctl
misaligned_fault_dc1
Scal
lsu_lsc_ctl
misaligned_fault_dc2
Scal
lsu_lsc_ctl
misaligned_fault_dc3
Scal
lsu_stbuf
RdPtrEn
Scal
lsu_stbuf
WrPtrEn
Scal
lsu_stbuf
dual_stbuf_write_dc3
Scal
lsu_stbuf
dual_stbuf_write_dc4
Scal
lsu_stbuf
dual_stbuf_write_dc5
Scal
lsu_stbuf
ldst_dual_dc1
Scal
lsu_stbuf
ldst_dual_dc2
Scal
lsu_stbuf
ldst_dual_dc3
Scal
lsu_stbuf
ldst_dual_dc4
Scal
lsu_stbuf
ldst_dual_dc5
Scal
lsu_stbuf
ldst_stbuf_reqvld_dc3
Scal
lsu_stbuf
ldst_stbuf_reqvld_dc4
Scal
lsu_stbuf
ldst_stbuf_reqvld_dc5
Scal
mem
free_clk
Scal
pic_ctrl
config_reg
Scal
pic_ctrl
config_reg_in
Scal
pic_ctrl
config_reg_we
Scal
pic_ctrl
gw_config_c1_clk
Scal
pic_ctrl
gw_config_c1_clken
Scal
pic_ctrl
mexintpend_in
Scal
pic_ctrl
mhwakeup_in
Scal
pic_ctrl
pic_addr_c1_clk
Scal
pic_ctrl
pic_addr_c1_clken
Scal
pic_ctrl
pic_data_c1_clk
Scal
pic_ctrl
pic_data_c1_clken
Scal
pic_ctrl
pic_int_c1_clk
Scal
pic_ctrl
pic_int_c1_clken
Scal
pic_ctrl
pic_pri_c1_clk
Scal
pic_ctrl
pic_pri_c1_clken
Scal
pic_ctrl
picm_mken_ff
Scal
pic_ctrl
picm_mken_in
Scal
pic_ctrl
picm_rden_ff
Scal
pic_ctrl
picm_rden_in
Scal
pic_ctrl
picm_wren_ff
Scal
veer
active_clk
Scal
veer
active_state
Scal
veer
free_clk
Scal
