[
  {
    "ID": "c:stm32f401xe.h@1192@macro@__STM32F401xE_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F401xE_H",
    "location": {
      "column": "9",
      "line": "35",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "__STM32F401xE_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@1433@macro@__CM4_REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_REV",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "__CM4_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@1531@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@1629@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@1727@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@1825@macro@__FPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_PRESENT",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "__FPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@IRQn_Type",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@IRQn_Type@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "69",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "70",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "71",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "72",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "73",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "74",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "75",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "76",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "78",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "79",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TAMP_STAMP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMP_STAMP_IRQn",
        "location": {
          "column": "3",
          "line": "80",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TAMP_STAMP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RTC_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "81",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RTC_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "82",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "83",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "84",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "85",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "86",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "87",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "88",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "89",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "90",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "91",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "92",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "93",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "94",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "95",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@ADC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC_IRQn",
        "location": {
          "column": "3",
          "line": "96",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ADC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "97",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_BRK_TIM9_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_TIM9_IRQn",
        "location": {
          "column": "3",
          "line": "98",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM1_BRK_TIM9_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_UP_TIM10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_TIM10_IRQn",
        "location": {
          "column": "3",
          "line": "99",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM1_UP_TIM10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_TRG_COM_TIM11_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_TIM11_IRQn",
        "location": {
          "column": "3",
          "line": "100",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM1_TRG_COM_TIM11_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "101",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "102",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "103",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "104",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "105",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "106",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "107",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "108",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "109",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "110",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "111",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "112",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "113",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RTC_Alarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_Alarm_IRQn",
        "location": {
          "column": "3",
          "line": "114",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RTC_Alarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@OTG_FS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "115",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OTG_FS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "116",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA1_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SDIO_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SDIO_IRQn",
        "location": {
          "column": "3",
          "line": "117",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SDIO_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM5_IRQn",
        "location": {
          "column": "3",
          "line": "118",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI3_IRQn",
        "location": {
          "column": "3",
          "line": "119",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SPI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "120",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "121",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "122",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "123",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "124",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@OTG_FS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_IRQn",
        "location": {
          "column": "3",
          "line": "125",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OTG_FS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "126",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "127",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "128",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA2_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART6_IRQn",
        "location": {
          "column": "3",
          "line": "129",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USART6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C3_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_EV_IRQn",
        "location": {
          "column": "3",
          "line": "130",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C3_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C3_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_ER_IRQn",
        "location": {
          "column": "3",
          "line": "131",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C3_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@FPU_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FPU_IRQn",
        "location": {
          "column": "3",
          "line": "132",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FPU_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI4_IRQn",
        "location": {
          "column": "3",
          "line": "133",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SPI4_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "154",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "155",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "156",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR1",
        "location": {
          "column": "17",
          "line": "157",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SMPR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR2",
        "location": {
          "column": "17",
          "line": "158",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SMPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR1",
        "location": {
          "column": "17",
          "line": "159",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JOFR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR2",
        "location": {
          "column": "17",
          "line": "160",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JOFR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR3",
        "location": {
          "column": "17",
          "line": "161",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JOFR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR4",
        "location": {
          "column": "17",
          "line": "162",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JOFR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@HTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HTR",
        "location": {
          "column": "17",
          "line": "163",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@LTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LTR",
        "location": {
          "column": "17",
          "line": "164",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "LTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR1",
        "location": {
          "column": "17",
          "line": "165",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SQR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR2",
        "location": {
          "column": "17",
          "line": "166",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SQR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR3",
        "location": {
          "column": "17",
          "line": "167",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SQR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JSQR",
        "location": {
          "column": "17",
          "line": "168",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JSQR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR1",
        "location": {
          "column": "17",
          "line": "169",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JDR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR2",
        "location": {
          "column": "17",
          "line": "170",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JDR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR3",
        "location": {
          "column": "17",
          "line": "171",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JDR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR4",
        "location": {
          "column": "17",
          "line": "172",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "JDR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "173",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@ADC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_TypeDef",
        "location": {
          "column": "3",
          "line": "174",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ADC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_152_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_Common_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "178",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_176_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "179",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_176_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDR",
        "location": {
          "column": "17",
          "line": "180",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_176_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@ADC_Common_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_Common_TypeDef",
        "location": {
          "column": "3",
          "line": "182",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ADC_Common_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_176_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "190",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_188_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "191",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_188_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "192",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_188_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "193",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_188_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "194",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_188_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@CRC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRC_TypeDef",
        "location": {
          "column": "3",
          "line": "195",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CRC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_188_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "17",
          "line": "203",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_201_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "204",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_201_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB1FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1FZ",
        "location": {
          "column": "17",
          "line": "205",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB1FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_201_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB2FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2FZ",
        "location": {
          "column": "17",
          "line": "206",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB2FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_201_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "2",
          "line": "207",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_201_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Stream_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "216",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@NDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NDTR",
        "location": {
          "column": "17",
          "line": "217",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "NDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@PAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PAR",
        "location": {
          "column": "17",
          "line": "218",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M0AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M0AR",
        "location": {
          "column": "17",
          "line": "219",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "M0AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M1AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M1AR",
        "location": {
          "column": "17",
          "line": "220",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "M1AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@FCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FCR",
        "location": {
          "column": "17",
          "line": "221",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@DMA_Stream_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_Stream_TypeDef",
        "location": {
          "column": "3",
          "line": "222",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA_Stream_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_214_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LISR",
        "location": {
          "column": "17",
          "line": "226",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "LISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_224_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HISR",
        "location": {
          "column": "17",
          "line": "227",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_224_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIFCR",
        "location": {
          "column": "17",
          "line": "228",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "LIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_224_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HIFCR",
        "location": {
          "column": "17",
          "line": "229",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_224_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@DMA_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_TypeDef",
        "location": {
          "column": "3",
          "line": "230",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMA_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_224_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "238",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "17",
          "line": "239",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "17",
          "line": "240",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "17",
          "line": "241",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "17",
          "line": "242",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "243",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@EXTI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_TypeDef",
        "location": {
          "column": "3",
          "line": "244",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_236_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "17",
          "line": "252",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "17",
          "line": "253",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "17",
          "line": "254",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "255",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "256",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR",
        "location": {
          "column": "17",
          "line": "257",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OPTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR1",
        "location": {
          "column": "17",
          "line": "258",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OPTCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@FLASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_TypeDef",
        "location": {
          "column": "3",
          "line": "259",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FLASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_250_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@MODER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MODER",
        "location": {
          "column": "17",
          "line": "267",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "MODER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OTYPER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OTYPER",
        "location": {
          "column": "17",
          "line": "268",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OTYPER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OSPEEDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OSPEEDR",
        "location": {
          "column": "17",
          "line": "269",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OSPEEDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@PUPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PUPDR",
        "location": {
          "column": "17",
          "line": "270",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PUPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "271",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "17",
          "line": "272",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRR",
        "location": {
          "column": "17",
          "line": "273",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BSRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "17",
          "line": "274",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFR",
        "location": {
          "column": "17",
          "line": "275",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@GPIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_TypeDef",
        "location": {
          "column": "3",
          "line": "276",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GPIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_265_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SYSCFG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@MEMRMP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MEMRMP",
        "location": {
          "column": "17",
          "line": "284",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "MEMRMP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_282_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@PMC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMC",
        "location": {
          "column": "17",
          "line": "285",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PMC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_282_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "17",
          "line": "286",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_282_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "287",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_282_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@CMPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMPCR",
        "location": {
          "column": "17",
          "line": "288",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CMPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_282_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@SYSCFG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SYSCFG_TypeDef",
        "location": {
          "column": "3",
          "line": "289",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SYSCFG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_282_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "297",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "298",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR1",
        "location": {
          "column": "17",
          "line": "299",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OAR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR2",
        "location": {
          "column": "17",
          "line": "300",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OAR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "301",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR1",
        "location": {
          "column": "17",
          "line": "302",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "303",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "304",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRISE",
        "location": {
          "column": "17",
          "line": "305",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TRISE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@FLTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FLTR",
        "location": {
          "column": "17",
          "line": "306",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FLTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@I2C_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_TypeDef",
        "location": {
          "column": "3",
          "line": "307",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2C_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_295_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "17",
          "line": "315",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_313_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "316",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_313_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "17",
          "line": "317",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_313_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "318",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_313_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@IWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "319",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "IWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_313_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "328",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_326_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "329",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_326_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@PWR_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWR_TypeDef",
        "location": {
          "column": "3",
          "line": "330",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PWR_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_326_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "338",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLCFGR",
        "location": {
          "column": "17",
          "line": "339",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PLLCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "340",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "17",
          "line": "341",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1RSTR",
        "location": {
          "column": "17",
          "line": "342",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2RSTR",
        "location": {
          "column": "17",
          "line": "343",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3RSTR",
        "location": {
          "column": "17",
          "line": "344",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB3RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "345",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "17",
          "line": "346",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "17",
          "line": "347",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "348",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1ENR",
        "location": {
          "column": "17",
          "line": "349",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2ENR",
        "location": {
          "column": "17",
          "line": "350",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3ENR",
        "location": {
          "column": "17",
          "line": "351",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB3ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "352",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "17",
          "line": "353",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "17",
          "line": "354",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "355",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1LPENR",
        "location": {
          "column": "17",
          "line": "356",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2LPENR",
        "location": {
          "column": "17",
          "line": "357",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3LPENR",
        "location": {
          "column": "17",
          "line": "358",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "AHB3LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "359",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1LPENR",
        "location": {
          "column": "17",
          "line": "360",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2LPENR",
        "location": {
          "column": "17",
          "line": "361",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "APB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "362",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDCR",
        "location": {
          "column": "17",
          "line": "363",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BDCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "364",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "365",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@SSCGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCGR",
        "location": {
          "column": "17",
          "line": "366",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SSCGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLI2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLI2SCFGR",
        "location": {
          "column": "17",
          "line": "367",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PLLI2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "368",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR",
        "location": {
          "column": "17",
          "line": "369",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DCKCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@RCC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_TypeDef",
        "location": {
          "column": "3",
          "line": "370",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RCC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_336_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TR",
        "location": {
          "column": "17",
          "line": "378",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "379",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "380",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "381",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRER",
        "location": {
          "column": "17",
          "line": "382",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PRER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WUTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WUTR",
        "location": {
          "column": "17",
          "line": "383",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "WUTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALIBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIBR",
        "location": {
          "column": "17",
          "line": "384",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CALIBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMAR",
        "location": {
          "column": "17",
          "line": "385",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ALRMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBR",
        "location": {
          "column": "17",
          "line": "386",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ALRMBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WPR",
        "location": {
          "column": "17",
          "line": "387",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "WPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSR",
        "location": {
          "column": "17",
          "line": "388",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SHIFTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHIFTR",
        "location": {
          "column": "17",
          "line": "389",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SHIFTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSTR",
        "location": {
          "column": "17",
          "line": "390",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSDR",
        "location": {
          "column": "17",
          "line": "391",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TSDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSSSR",
        "location": {
          "column": "17",
          "line": "392",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TSSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALR",
        "location": {
          "column": "17",
          "line": "393",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CALR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TAFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TAFCR",
        "location": {
          "column": "17",
          "line": "394",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TAFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMASSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMASSR",
        "location": {
          "column": "17",
          "line": "395",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ALRMASSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBSSR",
        "location": {
          "column": "17",
          "line": "396",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ALRMBSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "12",
          "line": "397",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP0R",
        "location": {
          "column": "17",
          "line": "398",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP1R",
        "location": {
          "column": "17",
          "line": "399",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP2R",
        "location": {
          "column": "17",
          "line": "400",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP3R",
        "location": {
          "column": "17",
          "line": "401",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP4R",
        "location": {
          "column": "17",
          "line": "402",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP5R",
        "location": {
          "column": "17",
          "line": "403",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP6R",
        "location": {
          "column": "17",
          "line": "404",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP7R",
        "location": {
          "column": "17",
          "line": "405",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP8R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP8R",
        "location": {
          "column": "17",
          "line": "406",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP8R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP9R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP9R",
        "location": {
          "column": "17",
          "line": "407",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP9R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP10R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP10R",
        "location": {
          "column": "17",
          "line": "408",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP10R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP11R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP11R",
        "location": {
          "column": "17",
          "line": "409",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP11R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP12R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP12R",
        "location": {
          "column": "17",
          "line": "410",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP12R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP13R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP13R",
        "location": {
          "column": "17",
          "line": "411",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP13R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP14R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP14R",
        "location": {
          "column": "17",
          "line": "412",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP14R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP15R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP15R",
        "location": {
          "column": "17",
          "line": "413",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP15R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP16R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP16R",
        "location": {
          "column": "17",
          "line": "414",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP16R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP17R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP17R",
        "location": {
          "column": "17",
          "line": "415",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP17R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP18R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP18R",
        "location": {
          "column": "17",
          "line": "416",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP18R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP19R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP19R",
        "location": {
          "column": "17",
          "line": "417",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BKP19R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@RTC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_TypeDef",
        "location": {
          "column": "3",
          "line": "418",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RTC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_376_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@POWER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "POWER",
        "location": {
          "column": "17",
          "line": "426",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "POWER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CLKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLKCR",
        "location": {
          "column": "17",
          "line": "427",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CLKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ARG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARG",
        "location": {
          "column": "17",
          "line": "428",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ARG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMD",
        "location": {
          "column": "17",
          "line": "429",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESPCMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESPCMD",
        "location": {
          "column": "24",
          "line": "430",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESPCMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP1",
        "location": {
          "column": "24",
          "line": "431",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESP1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP2",
        "location": {
          "column": "24",
          "line": "432",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESP2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP3",
        "location": {
          "column": "24",
          "line": "433",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESP3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP4",
        "location": {
          "column": "24",
          "line": "434",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESP4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DTIMER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTIMER",
        "location": {
          "column": "17",
          "line": "435",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DTIMER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DLEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLEN",
        "location": {
          "column": "17",
          "line": "436",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DLEN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTRL",
        "location": {
          "column": "17",
          "line": "437",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DCTRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCOUNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCOUNT",
        "location": {
          "column": "24",
          "line": "438",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DCOUNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@STA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STA",
        "location": {
          "column": "24",
          "line": "439",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "STA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "440",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@MASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK",
        "location": {
          "column": "17",
          "line": "441",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "MASK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "442",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFOCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFOCNT",
        "location": {
          "column": "24",
          "line": "443",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FIFOCNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "444",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFO",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO",
        "location": {
          "column": "17",
          "line": "445",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "FIFO",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@SDIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SDIO_TypeDef",
        "location": {
          "column": "3",
          "line": "446",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SDIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_424_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "454",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "455",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "456",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "457",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRCPR",
        "location": {
          "column": "17",
          "line": "458",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CRCPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXCRCR",
        "location": {
          "column": "17",
          "line": "459",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXCRCR",
        "location": {
          "column": "17",
          "line": "460",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SCFGR",
        "location": {
          "column": "17",
          "line": "461",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SPR",
        "location": {
          "column": "17",
          "line": "462",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "I2SPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@SPI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_TypeDef",
        "location": {
          "column": "3",
          "line": "463",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SPI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_452_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "472",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "473",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "17",
          "line": "474",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "17",
          "line": "475",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "476",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "17",
          "line": "477",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "17",
          "line": "478",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "17",
          "line": "479",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "17",
          "line": "480",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "17",
          "line": "481",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "17",
          "line": "482",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "17",
          "line": "483",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "17",
          "line": "484",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "17",
          "line": "485",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "17",
          "line": "486",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "17",
          "line": "487",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "17",
          "line": "488",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "17",
          "line": "489",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "17",
          "line": "490",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "17",
          "line": "491",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "17",
          "line": "492",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@TIM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TypeDef",
        "location": {
          "column": "3",
          "line": "493",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "TIM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_470_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "501",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "502",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "503",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "504",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "505",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR3",
        "location": {
          "column": "17",
          "line": "506",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@GTPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GTPR",
        "location": {
          "column": "17",
          "line": "507",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GTPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USART_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_TypeDef",
        "location": {
          "column": "3",
          "line": "508",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USART_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_499_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "516",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_514_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "17",
          "line": "517",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_514_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "518",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_514_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@WWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct WWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "519",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "WWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_514_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_GlobalTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GOTGCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GOTGCTL",
        "location": {
          "column": "17",
          "line": "525",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GOTGCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GOTGINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GOTGINT",
        "location": {
          "column": "17",
          "line": "526",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GOTGINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GAHBCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GAHBCFG",
        "location": {
          "column": "17",
          "line": "527",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GAHBCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GUSBCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GUSBCFG",
        "location": {
          "column": "17",
          "line": "528",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GUSBCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRSTCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRSTCTL",
        "location": {
          "column": "17",
          "line": "529",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GRSTCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GINTSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GINTSTS",
        "location": {
          "column": "17",
          "line": "530",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GINTSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GINTMSK",
        "location": {
          "column": "17",
          "line": "531",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXSTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRXSTSR",
        "location": {
          "column": "17",
          "line": "532",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GRXSTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXSTSP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRXSTSP",
        "location": {
          "column": "17",
          "line": "533",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GRXSTSP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXFSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRXFSIZ",
        "location": {
          "column": "17",
          "line": "534",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GRXFSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@DIEPTXF0_HNPTXFSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPTXF0_HNPTXFSIZ",
        "location": {
          "column": "17",
          "line": "535",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPTXF0_HNPTXFSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@HNPTXSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HNPTXSTS",
        "location": {
          "column": "17",
          "line": "536",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HNPTXSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@Reserved30",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved30",
        "location": {
          "column": "12",
          "line": "537",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved30",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GCCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCCFG",
        "location": {
          "column": "17",
          "line": "538",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "GCCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@CID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID",
        "location": {
          "column": "17",
          "line": "539",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "CID",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@Reserved40",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved40",
        "location": {
          "column": "13",
          "line": "540",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved40",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@HPTXFSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HPTXFSIZ",
        "location": {
          "column": "17",
          "line": "541",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HPTXFSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@DIEPTXF",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPTXF",
        "location": {
          "column": "17",
          "line": "542",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPTXF",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USB_OTG_GlobalTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_GlobalTypeDef",
        "location": {
          "column": "3",
          "line": "543",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USB_OTG_GlobalTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_523_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_DeviceTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCFG",
        "location": {
          "column": "17",
          "line": "550",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTL",
        "location": {
          "column": "17",
          "line": "551",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DSTS",
        "location": {
          "column": "17",
          "line": "552",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved0C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved0C",
        "location": {
          "column": "12",
          "line": "553",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved0C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DIEPMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPMSK",
        "location": {
          "column": "17",
          "line": "554",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DOEPMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPMSK",
        "location": {
          "column": "17",
          "line": "555",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DOEPMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DAINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAINT",
        "location": {
          "column": "17",
          "line": "556",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DAINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DAINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAINTMSK",
        "location": {
          "column": "17",
          "line": "557",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DAINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved20",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved20",
        "location": {
          "column": "13",
          "line": "558",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved20",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved9",
        "location": {
          "column": "12",
          "line": "559",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DVBUSDIS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DVBUSDIS",
        "location": {
          "column": "17",
          "line": "560",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DVBUSDIS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DVBUSPULSE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DVBUSPULSE",
        "location": {
          "column": "17",
          "line": "561",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DVBUSPULSE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DTHRCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTHRCTL",
        "location": {
          "column": "17",
          "line": "562",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DTHRCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DIEPEMPMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPEMPMSK",
        "location": {
          "column": "17",
          "line": "563",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPEMPMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DEACHINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEACHINT",
        "location": {
          "column": "17",
          "line": "564",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DEACHINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DEACHMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEACHMSK",
        "location": {
          "column": "17",
          "line": "565",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DEACHMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved40",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved40",
        "location": {
          "column": "12",
          "line": "566",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved40",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DINEP1MSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DINEP1MSK",
        "location": {
          "column": "17",
          "line": "567",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DINEP1MSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved44",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved44",
        "location": {
          "column": "13",
          "line": "568",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved44",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DOUTEP1MSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOUTEP1MSK",
        "location": {
          "column": "17",
          "line": "569",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DOUTEP1MSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USB_OTG_DeviceTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_DeviceTypeDef",
        "location": {
          "column": "3",
          "line": "570",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USB_OTG_DeviceTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_548_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_INEndpointTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPCTL",
        "location": {
          "column": "17",
          "line": "577",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved04",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved04",
        "location": {
          "column": "12",
          "line": "578",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved04",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPINT",
        "location": {
          "column": "17",
          "line": "579",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved0C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved0C",
        "location": {
          "column": "12",
          "line": "580",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved0C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPTSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPTSIZ",
        "location": {
          "column": "17",
          "line": "581",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPTSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPDMA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPDMA",
        "location": {
          "column": "17",
          "line": "582",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DIEPDMA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DTXFSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTXFSTS",
        "location": {
          "column": "17",
          "line": "583",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DTXFSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved18",
        "location": {
          "column": "12",
          "line": "584",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USB_OTG_INEndpointTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_INEndpointTypeDef",
        "location": {
          "column": "3",
          "line": "585",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USB_OTG_INEndpointTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_575_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPCTL",
        "location": {
          "column": "17",
          "line": "592",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DOEPCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved04",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved04",
        "location": {
          "column": "12",
          "line": "593",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved04",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPINT",
        "location": {
          "column": "17",
          "line": "594",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DOEPINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved0C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved0C",
        "location": {
          "column": "12",
          "line": "595",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved0C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPTSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPTSIZ",
        "location": {
          "column": "17",
          "line": "596",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DOEPTSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPDMA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPDMA",
        "location": {
          "column": "17",
          "line": "597",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "DOEPDMA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved18",
        "location": {
          "column": "12",
          "line": "598",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USB_OTG_OUTEndpointTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_OUTEndpointTypeDef",
        "location": {
          "column": "3",
          "line": "599",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USB_OTG_OUTEndpointTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_590_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_HostTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCFG",
        "location": {
          "column": "17",
          "line": "606",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HFIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFIR",
        "location": {
          "column": "17",
          "line": "607",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HFIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HFNUM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFNUM",
        "location": {
          "column": "17",
          "line": "608",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HFNUM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@Reserved40C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved40C",
        "location": {
          "column": "12",
          "line": "609",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved40C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HPTXSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HPTXSTS",
        "location": {
          "column": "17",
          "line": "610",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HPTXSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HAINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HAINT",
        "location": {
          "column": "17",
          "line": "611",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HAINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HAINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HAINTMSK",
        "location": {
          "column": "17",
          "line": "612",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HAINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USB_OTG_HostTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_HostTypeDef",
        "location": {
          "column": "3",
          "line": "613",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USB_OTG_HostTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_604_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_HostChannelTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCCHAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCCHAR",
        "location": {
          "column": "17",
          "line": "620",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCCHAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCSPLT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCSPLT",
        "location": {
          "column": "17",
          "line": "621",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCSPLT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCINT",
        "location": {
          "column": "17",
          "line": "622",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCINTMSK",
        "location": {
          "column": "17",
          "line": "623",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCTSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCTSIZ",
        "location": {
          "column": "17",
          "line": "624",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCTSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCDMA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCDMA",
        "location": {
          "column": "17",
          "line": "625",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "HCDMA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@Reserved",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved",
        "location": {
          "column": "12",
          "line": "626",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "Reserved",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      },
      {
        "ID": "c:stm32f401xe.h@T@USB_OTG_HostChannelTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_HostChannelTypeDef",
        "location": {
          "column": "3",
          "line": "627",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
        },
        "name": "USB_OTG_HostChannelTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f401xe_h_618_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@40877@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41004@macro@SRAM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BASE",
    "location": {
      "column": "9",
      "line": "637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SRAM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41131@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41258@macro@SRAM1_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BB_BASE",
    "location": {
      "column": "9",
      "line": "639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SRAM1_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41385@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41512@macro@BKPSRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "BKPSRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41639@macro@FLASH_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_END",
    "location": {
      "column": "9",
      "line": "642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41766@macro@FLASH_OTP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OTP_BASE",
    "location": {
      "column": "9",
      "line": "643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OTP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@41893@macro@FLASH_OTP_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OTP_END",
    "location": {
      "column": "9",
      "line": "644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OTP_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42044@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42086@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42164@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42207@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42267@macro@AHB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "AHB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42327@macro@AHB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "654",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "AHB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42415@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42475@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42535@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42595@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42655@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42715@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42775@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42835@macro@I2S2ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext_BASE",
    "location": {
      "column": "9",
      "line": "664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2S2ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42895@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@42955@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43015@macro@I2S3ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext_BASE",
    "location": {
      "column": "9",
      "line": "667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2S3ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43075@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43135@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43195@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43255@macro@I2C3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3_BASE",
    "location": {
      "column": "9",
      "line": "671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43315@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43403@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43463@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43523@macro@USART6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6_BASE",
    "location": {
      "column": "9",
      "line": "677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43583@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43643@macro@ADC1_COMMON_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_COMMON_BASE",
    "location": {
      "column": "9",
      "line": "679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC1_COMMON_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43724@macro@ADC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_BASE",
    "location": {
      "column": "9",
      "line": "681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43773@macro@SDIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BASE",
    "location": {
      "column": "9",
      "line": "682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43833@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43893@macro@SPI4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4_BASE",
    "location": {
      "column": "9",
      "line": "684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@43953@macro@SYSCFG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_BASE",
    "location": {
      "column": "9",
      "line": "685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44013@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44073@macro@TIM9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_BASE",
    "location": {
      "column": "9",
      "line": "687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44133@macro@TIM10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_BASE",
    "location": {
      "column": "9",
      "line": "688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44193@macro@TIM11_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_BASE",
    "location": {
      "column": "9",
      "line": "689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM11_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44281@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44341@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44401@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44461@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44521@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44581@macro@GPIOH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH_BASE",
    "location": {
      "column": "9",
      "line": "697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44641@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44701@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44761@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44821@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44881@macro@DMA1_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44934@macro@DMA1_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@44987@macro@DMA1_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45040@macro@DMA1_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45093@macro@DMA1_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45146@macro@DMA1_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45199@macro@DMA1_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45252@macro@DMA1_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45305@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45365@macro@DMA2_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45418@macro@DMA2_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45471@macro@DMA2_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45524@macro@DMA2_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45577@macro@DMA2_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "715",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45630@macro@DMA2_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "716",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45683@macro@DMA2_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45736@macro@DMA2_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45835@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45915@macro@USB_OTG_FS_PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FS_PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@45976@macro@USB_OTG_GLOBAL_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GLOBAL_BASE",
    "location": {
      "column": "9",
      "line": "726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GLOBAL_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46030@macro@USB_OTG_DEVICE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEVICE_BASE",
    "location": {
      "column": "9",
      "line": "727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEVICE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46084@macro@USB_OTG_IN_ENDPOINT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_IN_ENDPOINT_BASE",
    "location": {
      "column": "9",
      "line": "728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_IN_ENDPOINT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46138@macro@USB_OTG_OUT_ENDPOINT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_OUT_ENDPOINT_BASE",
    "location": {
      "column": "9",
      "line": "729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_OUT_ENDPOINT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46192@macro@USB_OTG_EP_REG_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EP_REG_SIZE",
    "location": {
      "column": "9",
      "line": "730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EP_REG_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46245@macro@USB_OTG_HOST_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_BASE",
    "location": {
      "column": "9",
      "line": "731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HOST_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46299@macro@USB_OTG_HOST_PORT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_PORT_BASE",
    "location": {
      "column": "9",
      "line": "732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HOST_PORT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46353@macro@USB_OTG_HOST_CHANNEL_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_CHANNEL_BASE",
    "location": {
      "column": "9",
      "line": "733",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HOST_CHANNEL_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46407@macro@USB_OTG_HOST_CHANNEL_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_CHANNEL_SIZE",
    "location": {
      "column": "9",
      "line": "734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HOST_CHANNEL_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46460@macro@USB_OTG_PCGCCTL_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_BASE",
    "location": {
      "column": "9",
      "line": "735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46514@macro@USB_OTG_FIFO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FIFO_BASE",
    "location": {
      "column": "9",
      "line": "736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FIFO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46569@macro@USB_OTG_FIFO_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FIFO_SIZE",
    "location": {
      "column": "9",
      "line": "737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FIFO_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46626@macro@UID_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UID_BASE",
    "location": {
      "column": "9",
      "line": "739",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "UID_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46734@macro@FLASHSIZE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASHSIZE_BASE",
    "location": {
      "column": "9",
      "line": "740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASHSIZE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@46842@macro@PACKAGE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PACKAGE_BASE",
    "location": {
      "column": "9",
      "line": "741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PACKAGE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47027@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47084@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47141@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47198@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47255@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "753",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47311@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47369@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47427@macro@I2S2ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext",
    "location": {
      "column": "9",
      "line": "756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2S2ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47487@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47544@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47601@macro@I2S3ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext",
    "location": {
      "column": "9",
      "line": "759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2S3ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47661@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47722@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47779@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47836@macro@I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3",
    "location": {
      "column": "9",
      "line": "763",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47893@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@47949@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48006@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48067@macro@USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6",
    "location": {
      "column": "9",
      "line": "767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48128@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48185@macro@ADC1_COMMON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_COMMON",
    "location": {
      "column": "9",
      "line": "769",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC1_COMMON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48277@macro@ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC",
    "location": {
      "column": "9",
      "line": "771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48319@macro@SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO",
    "location": {
      "column": "9",
      "line": "772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48377@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48434@macro@SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4",
    "location": {
      "column": "9",
      "line": "774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48491@macro@SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG",
    "location": {
      "column": "9",
      "line": "775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48553@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48611@macro@TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9",
    "location": {
      "column": "9",
      "line": "777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48668@macro@TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10",
    "location": {
      "column": "9",
      "line": "778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48726@macro@TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11",
    "location": {
      "column": "9",
      "line": "779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48784@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48843@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48902@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@48961@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "783",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49020@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49079@macro@GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH",
    "location": {
      "column": "9",
      "line": "785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49138@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49194@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "787",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49250@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "788",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49312@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49369@macro@DMA1_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0",
    "location": {
      "column": "9",
      "line": "790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49441@macro@DMA1_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1",
    "location": {
      "column": "9",
      "line": "791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49513@macro@DMA1_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2",
    "location": {
      "column": "9",
      "line": "792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49585@macro@DMA1_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3",
    "location": {
      "column": "9",
      "line": "793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49657@macro@DMA1_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4",
    "location": {
      "column": "9",
      "line": "794",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49729@macro@DMA1_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5",
    "location": {
      "column": "9",
      "line": "795",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49801@macro@DMA1_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6",
    "location": {
      "column": "9",
      "line": "796",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49873@macro@DMA1_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7",
    "location": {
      "column": "9",
      "line": "797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA1_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@49945@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "798",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50002@macro@DMA2_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0",
    "location": {
      "column": "9",
      "line": "799",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50074@macro@DMA2_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1",
    "location": {
      "column": "9",
      "line": "800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50146@macro@DMA2_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2",
    "location": {
      "column": "9",
      "line": "801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50218@macro@DMA2_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3",
    "location": {
      "column": "9",
      "line": "802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50290@macro@DMA2_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4",
    "location": {
      "column": "9",
      "line": "803",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50362@macro@DMA2_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5",
    "location": {
      "column": "9",
      "line": "804",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50434@macro@DMA2_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6",
    "location": {
      "column": "9",
      "line": "805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50506@macro@DMA2_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7",
    "location": {
      "column": "9",
      "line": "806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA2_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50578@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@50640@macro@USB_OTG_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS",
    "location": {
      "column": "9",
      "line": "808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@51615@macro@ADC_SR_AWD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD_Pos",
    "location": {
      "column": "9",
      "line": "833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_AWD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@51696@macro@ADC_SR_AWD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD_Msk",
    "location": {
      "column": "9",
      "line": "834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_AWD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@51796@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "9",
      "line": "835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@51904@macro@ADC_SR_EOC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC_Pos",
    "location": {
      "column": "9",
      "line": "836",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_EOC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@51985@macro@ADC_SR_EOC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC_Msk",
    "location": {
      "column": "9",
      "line": "837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_EOC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52085@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "9",
      "line": "838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52190@macro@ADC_SR_JEOC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC_Pos",
    "location": {
      "column": "9",
      "line": "839",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_JEOC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52271@macro@ADC_SR_JEOC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC_Msk",
    "location": {
      "column": "9",
      "line": "840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_JEOC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52371@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "9",
      "line": "841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52493@macro@ADC_SR_JSTRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT_Pos",
    "location": {
      "column": "9",
      "line": "842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_JSTRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52574@macro@ADC_SR_JSTRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT_Msk",
    "location": {
      "column": "9",
      "line": "843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_JSTRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52674@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "9",
      "line": "844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52789@macro@ADC_SR_STRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT_Pos",
    "location": {
      "column": "9",
      "line": "845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_STRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52870@macro@ADC_SR_STRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT_Msk",
    "location": {
      "column": "9",
      "line": "846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_STRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@52970@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "9",
      "line": "847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53084@macro@ADC_SR_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR_Pos",
    "location": {
      "column": "9",
      "line": "848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53165@macro@ADC_SR_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR_Msk",
    "location": {
      "column": "9",
      "line": "849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53265@macro@ADC_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR",
    "location": {
      "column": "9",
      "line": "850",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53449@macro@ADC_CR1_AWDCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_Pos",
    "location": {
      "column": "9",
      "line": "853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53530@macro@ADC_CR1_AWDCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_Msk",
    "location": {
      "column": "9",
      "line": "854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53630@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "9",
      "line": "855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53771@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "9",
      "line": "856",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53871@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "9",
      "line": "857",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@53971@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "9",
      "line": "858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54071@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "9",
      "line": "859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54171@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "9",
      "line": "860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54271@macro@ADC_CR1_EOCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE_Pos",
    "location": {
      "column": "9",
      "line": "861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_EOCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54352@macro@ADC_CR1_EOCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE_Msk",
    "location": {
      "column": "9",
      "line": "862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_EOCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54452@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "9",
      "line": "863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54564@macro@ADC_CR1_AWDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE_Pos",
    "location": {
      "column": "9",
      "line": "864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54645@macro@ADC_CR1_AWDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE_Msk",
    "location": {
      "column": "9",
      "line": "865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54745@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "9",
      "line": "866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54866@macro@ADC_CR1_JEOCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE_Pos",
    "location": {
      "column": "9",
      "line": "867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JEOCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@54947@macro@ADC_CR1_JEOCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE_Msk",
    "location": {
      "column": "9",
      "line": "868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JEOCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55047@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "9",
      "line": "869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55173@macro@ADC_CR1_SCAN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN_Pos",
    "location": {
      "column": "9",
      "line": "870",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_SCAN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55254@macro@ADC_CR1_SCAN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN_Msk",
    "location": {
      "column": "9",
      "line": "871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_SCAN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55354@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "9",
      "line": "872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55451@macro@ADC_CR1_AWDSGL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL_Pos",
    "location": {
      "column": "9",
      "line": "873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDSGL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55532@macro@ADC_CR1_AWDSGL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL_Msk",
    "location": {
      "column": "9",
      "line": "874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDSGL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55632@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "9",
      "line": "875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55772@macro@ADC_CR1_JAUTO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO_Pos",
    "location": {
      "column": "9",
      "line": "876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JAUTO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55853@macro@ADC_CR1_JAUTO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO_Msk",
    "location": {
      "column": "9",
      "line": "877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JAUTO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@55953@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "9",
      "line": "878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56076@macro@ADC_CR1_DISCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN_Pos",
    "location": {
      "column": "9",
      "line": "879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56157@macro@ADC_CR1_DISCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN_Msk",
    "location": {
      "column": "9",
      "line": "880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56257@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "9",
      "line": "881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56383@macro@ADC_CR1_JDISCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN_Pos",
    "location": {
      "column": "9",
      "line": "882",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JDISCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56464@macro@ADC_CR1_JDISCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN_Msk",
    "location": {
      "column": "9",
      "line": "883",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JDISCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56564@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "9",
      "line": "884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56691@macro@ADC_CR1_DISCNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_Pos",
    "location": {
      "column": "9",
      "line": "885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56772@macro@ADC_CR1_DISCNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_Msk",
    "location": {
      "column": "9",
      "line": "886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@56872@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "9",
      "line": "887",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57012@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "9",
      "line": "888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57112@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "9",
      "line": "889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57212@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "9",
      "line": "890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57312@macro@ADC_CR1_JAWDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN_Pos",
    "location": {
      "column": "9",
      "line": "891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JAWDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57393@macro@ADC_CR1_JAWDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN_Msk",
    "location": {
      "column": "9",
      "line": "892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JAWDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57493@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "9",
      "line": "893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57624@macro@ADC_CR1_AWDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN_Pos",
    "location": {
      "column": "9",
      "line": "894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57705@macro@ADC_CR1_AWDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN_Msk",
    "location": {
      "column": "9",
      "line": "895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57805@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "9",
      "line": "896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@57935@macro@ADC_CR1_RES_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_Pos",
    "location": {
      "column": "9",
      "line": "897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_RES_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58016@macro@ADC_CR1_RES_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_Msk",
    "location": {
      "column": "9",
      "line": "898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_RES_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58116@macro@ADC_CR1_RES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES",
    "location": {
      "column": "9",
      "line": "899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_RES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58230@macro@ADC_CR1_RES_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_0",
    "location": {
      "column": "9",
      "line": "900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_RES_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58330@macro@ADC_CR1_RES_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_1",
    "location": {
      "column": "9",
      "line": "901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_RES_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58430@macro@ADC_CR1_OVRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE_Pos",
    "location": {
      "column": "9",
      "line": "902",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_OVRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58511@macro@ADC_CR1_OVRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE_Msk",
    "location": {
      "column": "9",
      "line": "903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_OVRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58611@macro@ADC_CR1_OVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE",
    "location": {
      "column": "9",
      "line": "904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR1_OVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58809@macro@ADC_CR2_ADON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON_Pos",
    "location": {
      "column": "9",
      "line": "907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_ADON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58890@macro@ADC_CR2_ADON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON_Msk",
    "location": {
      "column": "9",
      "line": "908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_ADON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@58990@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "9",
      "line": "909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59100@macro@ADC_CR2_CONT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT_Pos",
    "location": {
      "column": "9",
      "line": "910",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_CONT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59181@macro@ADC_CR2_CONT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT_Msk",
    "location": {
      "column": "9",
      "line": "911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_CONT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59281@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "9",
      "line": "912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59390@macro@ADC_CR2_DMA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA_Pos",
    "location": {
      "column": "9",
      "line": "913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_DMA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59471@macro@ADC_CR2_DMA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA_Msk",
    "location": {
      "column": "9",
      "line": "914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_DMA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59571@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "9",
      "line": "915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59684@macro@ADC_CR2_DDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS_Pos",
    "location": {
      "column": "9",
      "line": "916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_DDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59765@macro@ADC_CR2_DDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS_Msk",
    "location": {
      "column": "9",
      "line": "917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_DDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59865@macro@ADC_CR2_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS",
    "location": {
      "column": "9",
      "line": "918",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@59987@macro@ADC_CR2_EOCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS_Pos",
    "location": {
      "column": "9",
      "line": "919",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EOCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60068@macro@ADC_CR2_EOCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS_Msk",
    "location": {
      "column": "9",
      "line": "920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EOCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60168@macro@ADC_CR2_EOCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS",
    "location": {
      "column": "9",
      "line": "921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EOCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60283@macro@ADC_CR2_ALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN_Pos",
    "location": {
      "column": "9",
      "line": "922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_ALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60364@macro@ADC_CR2_ALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN_Msk",
    "location": {
      "column": "9",
      "line": "923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_ALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60464@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "9",
      "line": "924",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60566@macro@ADC_CR2_JEXTSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_Pos",
    "location": {
      "column": "9",
      "line": "925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60647@macro@ADC_CR2_JEXTSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_Msk",
    "location": {
      "column": "9",
      "line": "926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60747@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "9",
      "line": "927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60895@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "9",
      "line": "928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@60995@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "9",
      "line": "929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61095@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "9",
      "line": "930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61195@macro@ADC_CR2_JEXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_3",
    "location": {
      "column": "9",
      "line": "931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61295@macro@ADC_CR2_JEXTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_Pos",
    "location": {
      "column": "9",
      "line": "932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61376@macro@ADC_CR2_JEXTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_Msk",
    "location": {
      "column": "9",
      "line": "933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61476@macro@ADC_CR2_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN",
    "location": {
      "column": "9",
      "line": "934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61638@macro@ADC_CR2_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_0",
    "location": {
      "column": "9",
      "line": "935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61738@macro@ADC_CR2_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_1",
    "location": {
      "column": "9",
      "line": "936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61838@macro@ADC_CR2_JSWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART_Pos",
    "location": {
      "column": "9",
      "line": "937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JSWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@61919@macro@ADC_CR2_JSWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART_Msk",
    "location": {
      "column": "9",
      "line": "938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JSWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62019@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "9",
      "line": "939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62144@macro@ADC_CR2_EXTSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_Pos",
    "location": {
      "column": "9",
      "line": "940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62225@macro@ADC_CR2_EXTSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_Msk",
    "location": {
      "column": "9",
      "line": "941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62325@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "9",
      "line": "942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62471@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "9",
      "line": "943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62571@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "9",
      "line": "944",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62671@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "9",
      "line": "945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62771@macro@ADC_CR2_EXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_3",
    "location": {
      "column": "9",
      "line": "946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62871@macro@ADC_CR2_EXTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_Pos",
    "location": {
      "column": "9",
      "line": "947",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@62952@macro@ADC_CR2_EXTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_Msk",
    "location": {
      "column": "9",
      "line": "948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63052@macro@ADC_CR2_EXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN",
    "location": {
      "column": "9",
      "line": "949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63212@macro@ADC_CR2_EXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_0",
    "location": {
      "column": "9",
      "line": "950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63312@macro@ADC_CR2_EXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_1",
    "location": {
      "column": "9",
      "line": "951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_EXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63412@macro@ADC_CR2_SWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART_Pos",
    "location": {
      "column": "9",
      "line": "952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_SWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63493@macro@ADC_CR2_SWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART_Msk",
    "location": {
      "column": "9",
      "line": "953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_SWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63593@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "9",
      "line": "954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63801@macro@ADC_SMPR1_SMP10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_Pos",
    "location": {
      "column": "9",
      "line": "957",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63882@macro@ADC_SMPR1_SMP10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_Msk",
    "location": {
      "column": "9",
      "line": "958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@63982@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "9",
      "line": "959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64120@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "9",
      "line": "960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64220@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "9",
      "line": "961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64320@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "9",
      "line": "962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64420@macro@ADC_SMPR1_SMP11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_Pos",
    "location": {
      "column": "9",
      "line": "963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64501@macro@ADC_SMPR1_SMP11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_Msk",
    "location": {
      "column": "9",
      "line": "964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64601@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "9",
      "line": "965",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64739@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "9",
      "line": "966",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64839@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "9",
      "line": "967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@64939@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "9",
      "line": "968",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65039@macro@ADC_SMPR1_SMP12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_Pos",
    "location": {
      "column": "9",
      "line": "969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65120@macro@ADC_SMPR1_SMP12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_Msk",
    "location": {
      "column": "9",
      "line": "970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65220@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "9",
      "line": "971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65358@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "9",
      "line": "972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65458@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "9",
      "line": "973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65558@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "9",
      "line": "974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65658@macro@ADC_SMPR1_SMP13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_Pos",
    "location": {
      "column": "9",
      "line": "975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65739@macro@ADC_SMPR1_SMP13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_Msk",
    "location": {
      "column": "9",
      "line": "976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65839@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "9",
      "line": "977",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@65977@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "9",
      "line": "978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66077@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "9",
      "line": "979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66177@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "9",
      "line": "980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66277@macro@ADC_SMPR1_SMP14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_Pos",
    "location": {
      "column": "9",
      "line": "981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66358@macro@ADC_SMPR1_SMP14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_Msk",
    "location": {
      "column": "9",
      "line": "982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66458@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "9",
      "line": "983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66596@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "9",
      "line": "984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66696@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "9",
      "line": "985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66796@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "9",
      "line": "986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66896@macro@ADC_SMPR1_SMP15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_Pos",
    "location": {
      "column": "9",
      "line": "987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@66977@macro@ADC_SMPR1_SMP15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_Msk",
    "location": {
      "column": "9",
      "line": "988",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67077@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "9",
      "line": "989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67215@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "9",
      "line": "990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67315@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "9",
      "line": "991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67415@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "9",
      "line": "992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67515@macro@ADC_SMPR1_SMP16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_Pos",
    "location": {
      "column": "9",
      "line": "993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67596@macro@ADC_SMPR1_SMP16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_Msk",
    "location": {
      "column": "9",
      "line": "994",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67696@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "9",
      "line": "995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67834@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "9",
      "line": "996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@67934@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "9",
      "line": "997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68034@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "9",
      "line": "998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68134@macro@ADC_SMPR1_SMP17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_Pos",
    "location": {
      "column": "9",
      "line": "999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68215@macro@ADC_SMPR1_SMP17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_Msk",
    "location": {
      "column": "9",
      "line": "1000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68315@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "9",
      "line": "1001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68453@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "9",
      "line": "1002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68553@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "9",
      "line": "1003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68653@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "9",
      "line": "1004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68753@macro@ADC_SMPR1_SMP18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_Pos",
    "location": {
      "column": "9",
      "line": "1005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68834@macro@ADC_SMPR1_SMP18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_Msk",
    "location": {
      "column": "9",
      "line": "1006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@68934@macro@ADC_SMPR1_SMP18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18",
    "location": {
      "column": "9",
      "line": "1007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69072@macro@ADC_SMPR1_SMP18_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_0",
    "location": {
      "column": "9",
      "line": "1008",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP18_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69172@macro@ADC_SMPR1_SMP18_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_1",
    "location": {
      "column": "9",
      "line": "1009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP18_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69272@macro@ADC_SMPR1_SMP18_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_2",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR1_SMP18_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69456@macro@ADC_SMPR2_SMP0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_Pos",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69537@macro@ADC_SMPR2_SMP0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_Msk",
    "location": {
      "column": "9",
      "line": "1014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69637@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "9",
      "line": "1015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69773@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69873@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "9",
      "line": "1017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@69973@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70073@macro@ADC_SMPR2_SMP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_Pos",
    "location": {
      "column": "9",
      "line": "1019",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70154@macro@ADC_SMPR2_SMP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_Msk",
    "location": {
      "column": "9",
      "line": "1020",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70254@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "9",
      "line": "1021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70390@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "9",
      "line": "1022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70490@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "9",
      "line": "1023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70590@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70690@macro@ADC_SMPR2_SMP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_Pos",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70771@macro@ADC_SMPR2_SMP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_Msk",
    "location": {
      "column": "9",
      "line": "1026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@70871@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "9",
      "line": "1027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71007@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71107@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71207@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71307@macro@ADC_SMPR2_SMP3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_Pos",
    "location": {
      "column": "9",
      "line": "1031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71388@macro@ADC_SMPR2_SMP3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_Msk",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71488@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71624@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "9",
      "line": "1034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71724@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "9",
      "line": "1035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71824@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@71924@macro@ADC_SMPR2_SMP4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_Pos",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72005@macro@ADC_SMPR2_SMP4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_Msk",
    "location": {
      "column": "9",
      "line": "1038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72105@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72241@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72341@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "9",
      "line": "1041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72441@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72541@macro@ADC_SMPR2_SMP5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_Pos",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72622@macro@ADC_SMPR2_SMP5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_Msk",
    "location": {
      "column": "9",
      "line": "1044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72722@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72858@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@72958@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "9",
      "line": "1047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73058@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "9",
      "line": "1048",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73158@macro@ADC_SMPR2_SMP6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_Pos",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73239@macro@ADC_SMPR2_SMP6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_Msk",
    "location": {
      "column": "9",
      "line": "1050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73339@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "9",
      "line": "1051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73475@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "9",
      "line": "1052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73575@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "9",
      "line": "1053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73675@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "9",
      "line": "1054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73775@macro@ADC_SMPR2_SMP7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_Pos",
    "location": {
      "column": "9",
      "line": "1055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73856@macro@ADC_SMPR2_SMP7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_Msk",
    "location": {
      "column": "9",
      "line": "1056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@73956@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "9",
      "line": "1057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74092@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "9",
      "line": "1058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74192@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "9",
      "line": "1059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74292@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74392@macro@ADC_SMPR2_SMP8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_Pos",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74473@macro@ADC_SMPR2_SMP8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_Msk",
    "location": {
      "column": "9",
      "line": "1062",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74573@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "9",
      "line": "1063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74709@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "9",
      "line": "1064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74809@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "9",
      "line": "1065",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@74909@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75009@macro@ADC_SMPR2_SMP9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_Pos",
    "location": {
      "column": "9",
      "line": "1067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75090@macro@ADC_SMPR2_SMP9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_Msk",
    "location": {
      "column": "9",
      "line": "1068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75190@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "9",
      "line": "1069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75326@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "9",
      "line": "1070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75426@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "9",
      "line": "1071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75526@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75710@macro@ADC_JOFR1_JOFFSET1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1_Pos",
    "location": {
      "column": "9",
      "line": "1075",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75791@macro@ADC_JOFR1_JOFFSET1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1_Msk",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@75891@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "9",
      "line": "1077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76097@macro@ADC_JOFR2_JOFFSET2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2_Pos",
    "location": {
      "column": "9",
      "line": "1080",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76178@macro@ADC_JOFR2_JOFFSET2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2_Msk",
    "location": {
      "column": "9",
      "line": "1081",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76278@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "9",
      "line": "1082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76484@macro@ADC_JOFR3_JOFFSET3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3_Pos",
    "location": {
      "column": "9",
      "line": "1085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76565@macro@ADC_JOFR3_JOFFSET3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3_Msk",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76665@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76871@macro@ADC_JOFR4_JOFFSET4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4_Pos",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@76952@macro@ADC_JOFR4_JOFFSET4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4_Msk",
    "location": {
      "column": "9",
      "line": "1091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77052@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77258@macro@ADC_HTR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT_Pos",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_HTR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77339@macro@ADC_HTR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT_Msk",
    "location": {
      "column": "9",
      "line": "1096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_HTR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77439@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "9",
      "line": "1097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77641@macro@ADC_LTR_LT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT_Pos",
    "location": {
      "column": "9",
      "line": "1100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_LTR_LT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77722@macro@ADC_LTR_LT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT_Msk",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_LTR_LT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@77822@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78023@macro@ADC_SQR1_SQ13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_Pos",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78104@macro@ADC_SQR1_SQ13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_Msk",
    "location": {
      "column": "9",
      "line": "1106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78204@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "9",
      "line": "1107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78344@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78444@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78544@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "9",
      "line": "1110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78644@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "9",
      "line": "1111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78744@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78844@macro@ADC_SQR1_SQ14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_Pos",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@78925@macro@ADC_SQR1_SQ14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_Msk",
    "location": {
      "column": "9",
      "line": "1114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79025@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "9",
      "line": "1115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79165@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79265@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79365@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "9",
      "line": "1118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79465@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79565@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79665@macro@ADC_SQR1_SQ15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_Pos",
    "location": {
      "column": "9",
      "line": "1121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79746@macro@ADC_SQR1_SQ15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_Msk",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79846@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@79986@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "9",
      "line": "1124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80086@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80186@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80286@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "9",
      "line": "1127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80386@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80486@macro@ADC_SQR1_SQ16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_Pos",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80567@macro@ADC_SQR1_SQ16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_Msk",
    "location": {
      "column": "9",
      "line": "1130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80667@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80807@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@80907@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "9",
      "line": "1133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81007@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81107@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81207@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81307@macro@ADC_SQR1_L_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_Pos",
    "location": {
      "column": "9",
      "line": "1137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81388@macro@ADC_SQR1_L_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_Msk",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81488@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81621@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "9",
      "line": "1140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81721@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81821@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "9",
      "line": "1142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@81921@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "9",
      "line": "1143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82105@macro@ADC_SQR2_SQ7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_Pos",
    "location": {
      "column": "9",
      "line": "1146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82186@macro@ADC_SQR2_SQ7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_Msk",
    "location": {
      "column": "9",
      "line": "1147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82286@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "9",
      "line": "1148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82424@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "9",
      "line": "1149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82524@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "9",
      "line": "1150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82624@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "9",
      "line": "1151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82724@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "9",
      "line": "1152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82824@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "9",
      "line": "1153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@82924@macro@ADC_SQR2_SQ8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_Pos",
    "location": {
      "column": "9",
      "line": "1154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83005@macro@ADC_SQR2_SQ8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_Msk",
    "location": {
      "column": "9",
      "line": "1155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83105@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "9",
      "line": "1156",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83243@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "9",
      "line": "1157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83343@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "9",
      "line": "1158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83443@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "9",
      "line": "1159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83543@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "9",
      "line": "1160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83643@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "9",
      "line": "1161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83743@macro@ADC_SQR2_SQ9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_Pos",
    "location": {
      "column": "9",
      "line": "1162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83824@macro@ADC_SQR2_SQ9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_Msk",
    "location": {
      "column": "9",
      "line": "1163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@83924@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "9",
      "line": "1164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84062@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "9",
      "line": "1165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84162@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "9",
      "line": "1166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84262@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "9",
      "line": "1167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84362@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "9",
      "line": "1168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84462@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "9",
      "line": "1169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84562@macro@ADC_SQR2_SQ10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_Pos",
    "location": {
      "column": "9",
      "line": "1170",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84643@macro@ADC_SQR2_SQ10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_Msk",
    "location": {
      "column": "9",
      "line": "1171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84743@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "9",
      "line": "1172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84883@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "9",
      "line": "1173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@84983@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "9",
      "line": "1174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85083@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "9",
      "line": "1175",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85183@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "9",
      "line": "1176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85283@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "9",
      "line": "1177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85383@macro@ADC_SQR2_SQ11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_Pos",
    "location": {
      "column": "9",
      "line": "1178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85464@macro@ADC_SQR2_SQ11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_Msk",
    "location": {
      "column": "9",
      "line": "1179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85564@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85704@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "9",
      "line": "1181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85804@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "9",
      "line": "1182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@85904@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86004@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "9",
      "line": "1184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86104@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "9",
      "line": "1185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86204@macro@ADC_SQR2_SQ12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_Pos",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86285@macro@ADC_SQR2_SQ12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_Msk",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86385@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "9",
      "line": "1188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86525@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "9",
      "line": "1189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86625@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86725@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "9",
      "line": "1191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86825@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "9",
      "line": "1192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@86925@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87109@macro@ADC_SQR3_SQ1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_Pos",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87190@macro@ADC_SQR3_SQ1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_Msk",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87290@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "9",
      "line": "1198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87428@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87528@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "9",
      "line": "1200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87628@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "9",
      "line": "1201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87728@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "9",
      "line": "1202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87828@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "9",
      "line": "1203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@87928@macro@ADC_SQR3_SQ2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_Pos",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88009@macro@ADC_SQR3_SQ2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_Msk",
    "location": {
      "column": "9",
      "line": "1205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88109@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88247@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88347@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "9",
      "line": "1208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88447@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88547@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "9",
      "line": "1210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88647@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "9",
      "line": "1211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88747@macro@ADC_SQR3_SQ3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_Pos",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88828@macro@ADC_SQR3_SQ3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_Msk",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@88928@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "9",
      "line": "1214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89066@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "9",
      "line": "1215",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89166@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "9",
      "line": "1216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89266@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "9",
      "line": "1217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89366@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89466@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89566@macro@ADC_SQR3_SQ4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_Pos",
    "location": {
      "column": "9",
      "line": "1220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89647@macro@ADC_SQR3_SQ4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_Msk",
    "location": {
      "column": "9",
      "line": "1221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89747@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89885@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "9",
      "line": "1223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@89985@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "9",
      "line": "1224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90085@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "9",
      "line": "1225",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90185@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "9",
      "line": "1226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90285@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90385@macro@ADC_SQR3_SQ5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_Pos",
    "location": {
      "column": "9",
      "line": "1228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90466@macro@ADC_SQR3_SQ5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_Msk",
    "location": {
      "column": "9",
      "line": "1229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90566@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "9",
      "line": "1230",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90704@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90804@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "9",
      "line": "1232",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@90904@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "9",
      "line": "1233",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91004@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91104@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "9",
      "line": "1235",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91204@macro@ADC_SQR3_SQ6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_Pos",
    "location": {
      "column": "9",
      "line": "1236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91285@macro@ADC_SQR3_SQ6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_Msk",
    "location": {
      "column": "9",
      "line": "1237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91385@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "9",
      "line": "1238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91523@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "9",
      "line": "1239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91623@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "9",
      "line": "1240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91723@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91823@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "9",
      "line": "1242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@91923@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "9",
      "line": "1243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92107@macro@ADC_JSQR_JSQ1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_Pos",
    "location": {
      "column": "9",
      "line": "1246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92188@macro@ADC_JSQR_JSQ1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_Msk",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92288@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "9",
      "line": "1248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92430@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "9",
      "line": "1249",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92530@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "9",
      "line": "1250",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92630@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92730@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "9",
      "line": "1252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92830@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "9",
      "line": "1253",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@92930@macro@ADC_JSQR_JSQ2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_Pos",
    "location": {
      "column": "9",
      "line": "1254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93011@macro@ADC_JSQR_JSQ2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_Msk",
    "location": {
      "column": "9",
      "line": "1255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93111@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93251@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93351@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93451@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "9",
      "line": "1259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93551@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "9",
      "line": "1260",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93651@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93751@macro@ADC_JSQR_JSQ3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_Pos",
    "location": {
      "column": "9",
      "line": "1262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93832@macro@ADC_JSQR_JSQ3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_Msk",
    "location": {
      "column": "9",
      "line": "1263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@93932@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94072@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "9",
      "line": "1265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94172@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94272@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "9",
      "line": "1267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94372@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "9",
      "line": "1268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94472@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94572@macro@ADC_JSQR_JSQ4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_Pos",
    "location": {
      "column": "9",
      "line": "1270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94653@macro@ADC_JSQR_JSQ4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_Msk",
    "location": {
      "column": "9",
      "line": "1271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94753@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94893@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@94993@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "9",
      "line": "1274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95093@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95193@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95293@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "9",
      "line": "1277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95393@macro@ADC_JSQR_JL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_Pos",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95474@macro@ADC_JSQR_JL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_Msk",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95574@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "9",
      "line": "1280",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95701@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95801@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@95985@macro@ADC_JDR1_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR1_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96066@macro@ADC_JDR1_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR1_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96166@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96351@macro@ADC_JDR2_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR2_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96432@macro@ADC_JDR2_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR2_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96532@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96717@macro@ADC_JDR3_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR3_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96798@macro@ADC_JDR3_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR3_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@96898@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97083@macro@ADC_JDR4_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR4_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97164@macro@ADC_JDR4_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR4_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97264@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97449@macro@ADC_DR_DATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA_Pos",
    "location": {
      "column": "9",
      "line": "1305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_DR_DATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97530@macro@ADC_DR_DATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA_Msk",
    "location": {
      "column": "9",
      "line": "1306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_DR_DATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97630@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "9",
      "line": "1307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97730@macro@ADC_DR_ADC2DATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA_Pos",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_DR_ADC2DATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97811@macro@ADC_DR_ADC2DATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA_Msk",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_DR_ADC2DATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@97911@macro@ADC_DR_ADC2DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA",
    "location": {
      "column": "9",
      "line": "1310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_DR_ADC2DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98092@macro@ADC_CSR_AWD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1_Pos",
    "location": {
      "column": "9",
      "line": "1313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_AWD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98173@macro@ADC_CSR_AWD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1_Msk",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_AWD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98273@macro@ADC_CSR_AWD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1",
    "location": {
      "column": "9",
      "line": "1315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_AWD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98386@macro@ADC_CSR_EOC1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1_Pos",
    "location": {
      "column": "9",
      "line": "1316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_EOC1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98467@macro@ADC_CSR_EOC1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1_Msk",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_EOC1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98567@macro@ADC_CSR_EOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1",
    "location": {
      "column": "9",
      "line": "1318",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_EOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98677@macro@ADC_CSR_JEOC1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1_Pos",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_JEOC1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98758@macro@ADC_CSR_JEOC1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1_Msk",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_JEOC1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98858@macro@ADC_CSR_JEOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_JEOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@98985@macro@ADC_CSR_JSTRT1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1_Pos",
    "location": {
      "column": "9",
      "line": "1322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_JSTRT1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99066@macro@ADC_CSR_JSTRT1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1_Msk",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_JSTRT1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99166@macro@ADC_CSR_JSTRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_JSTRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99286@macro@ADC_CSR_STRT1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1_Pos",
    "location": {
      "column": "9",
      "line": "1325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_STRT1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99367@macro@ADC_CSR_STRT1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1_Msk",
    "location": {
      "column": "9",
      "line": "1326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_STRT1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99467@macro@ADC_CSR_STRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_STRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99586@macro@ADC_CSR_OVR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1_Pos",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_OVR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99667@macro@ADC_CSR_OVR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1_Msk",
    "location": {
      "column": "9",
      "line": "1329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_OVR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99767@macro@ADC_CSR_OVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_OVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@99902@macro@ADC_CSR_DOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR1",
    "location": {
      "column": "10",
      "line": "1333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CSR_DOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100045@macro@ADC_CCR_MULTI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_Pos",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100126@macro@ADC_CCR_MULTI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_Msk",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100226@macro@ADC_CCR_MULTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100358@macro@ADC_CCR_MULTI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_0",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100458@macro@ADC_CCR_MULTI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_1",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100558@macro@ADC_CCR_MULTI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_2",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100658@macro@ADC_CCR_MULTI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_3",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100758@macro@ADC_CCR_MULTI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_4",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_MULTI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100858@macro@ADC_CCR_DELAY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_Pos",
    "location": {
      "column": "9",
      "line": "1344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@100939@macro@ADC_CCR_DELAY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_Msk",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101039@macro@ADC_CCR_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101178@macro@ADC_CCR_DELAY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_0",
    "location": {
      "column": "9",
      "line": "1347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101278@macro@ADC_CCR_DELAY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_1",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101378@macro@ADC_CCR_DELAY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_2",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101478@macro@ADC_CCR_DELAY_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_3",
    "location": {
      "column": "9",
      "line": "1350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DELAY_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101578@macro@ADC_CCR_DDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS_Pos",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101659@macro@ADC_CCR_DDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS_Msk",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101759@macro@ADC_CCR_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS",
    "location": {
      "column": "9",
      "line": "1353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101885@macro@ADC_CCR_DMA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_Pos",
    "location": {
      "column": "9",
      "line": "1354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DMA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@101966@macro@ADC_CCR_DMA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_Msk",
    "location": {
      "column": "9",
      "line": "1355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DMA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102066@macro@ADC_CCR_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA",
    "location": {
      "column": "9",
      "line": "1356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102211@macro@ADC_CCR_DMA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_0",
    "location": {
      "column": "9",
      "line": "1357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DMA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102311@macro@ADC_CCR_DMA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_1",
    "location": {
      "column": "9",
      "line": "1358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_DMA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102411@macro@ADC_CCR_ADCPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_Pos",
    "location": {
      "column": "9",
      "line": "1359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_ADCPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102492@macro@ADC_CCR_ADCPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_Msk",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_ADCPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102592@macro@ADC_CCR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102714@macro@ADC_CCR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_0",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102814@macro@ADC_CCR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_1",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102914@macro@ADC_CCR_VBATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE_Pos",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_VBATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@102995@macro@ADC_CCR_VBATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE_Msk",
    "location": {
      "column": "9",
      "line": "1365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_VBATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103095@macro@ADC_CCR_VBATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_VBATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103194@macro@ADC_CCR_TSVREFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE_Pos",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_TSVREFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103275@macro@ADC_CCR_TSVREFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE_Msk",
    "location": {
      "column": "9",
      "line": "1368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_TSVREFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103375@macro@ADC_CCR_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CCR_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103584@macro@ADC_CDR_DATA1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1_Pos",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_DATA1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103665@macro@ADC_CDR_DATA1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1_Msk",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_DATA1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103765@macro@ADC_CDR_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1",
    "location": {
      "column": "9",
      "line": "1374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103894@macro@ADC_CDR_DATA2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2_Pos",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_DATA2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@103975@macro@ADC_CDR_DATA2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2_Msk",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_DATA2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@104075@macro@ADC_CDR_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2",
    "location": {
      "column": "9",
      "line": "1377",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@104228@macro@ADC_CDR_RDATA_MST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_RDATA_MST",
    "location": {
      "column": "9",
      "line": "1380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_RDATA_MST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@104277@macro@ADC_CDR_RDATA_SLV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_RDATA_SLV",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "ADC_CDR_RDATA_SLV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@104820@macro@CRC_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@104901@macro@CRC_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105001@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105194@macro@CRC_IDR_IDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR_Pos",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_IDR_IDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105275@macro@CRC_IDR_IDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR_Msk",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_IDR_IDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105375@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105590@macro@CRC_CR_RESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET_Pos",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_CR_RESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105671@macro@CRC_CR_RESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET_Msk",
    "location": {
      "column": "9",
      "line": "1402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_CR_RESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@105771@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "9",
      "line": "1403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106365@macro@DMA_SxCR_CHSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_Pos",
    "location": {
      "column": "9",
      "line": "1412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CHSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106446@macro@DMA_SxCR_CHSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_Msk",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CHSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106546@macro@DMA_SxCR_CHSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL",
    "location": {
      "column": "9",
      "line": "1414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CHSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106627@macro@DMA_SxCR_CHSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_0",
    "location": {
      "column": "9",
      "line": "1415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CHSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106708@macro@DMA_SxCR_CHSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_1",
    "location": {
      "column": "9",
      "line": "1416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CHSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106789@macro@DMA_SxCR_CHSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_2",
    "location": {
      "column": "9",
      "line": "1417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CHSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106870@macro@DMA_SxCR_MBURST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_Pos",
    "location": {
      "column": "9",
      "line": "1418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MBURST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@106951@macro@DMA_SxCR_MBURST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_Msk",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MBURST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107051@macro@DMA_SxCR_MBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107132@macro@DMA_SxCR_MBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_0",
    "location": {
      "column": "9",
      "line": "1421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107232@macro@DMA_SxCR_MBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_1",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107332@macro@DMA_SxCR_PBURST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_Pos",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PBURST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107413@macro@DMA_SxCR_PBURST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_Msk",
    "location": {
      "column": "9",
      "line": "1424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PBURST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107513@macro@DMA_SxCR_PBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107594@macro@DMA_SxCR_PBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_0",
    "location": {
      "column": "9",
      "line": "1426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107694@macro@DMA_SxCR_PBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_1",
    "location": {
      "column": "9",
      "line": "1427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107794@macro@DMA_SxCR_CT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT_Pos",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107875@macro@DMA_SxCR_CT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT_Msk",
    "location": {
      "column": "9",
      "line": "1429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@107975@macro@DMA_SxCR_CT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT",
    "location": {
      "column": "9",
      "line": "1430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108056@macro@DMA_SxCR_DBM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM_Pos",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DBM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108137@macro@DMA_SxCR_DBM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM_Msk",
    "location": {
      "column": "9",
      "line": "1432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DBM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108237@macro@DMA_SxCR_DBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM",
    "location": {
      "column": "9",
      "line": "1433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108318@macro@DMA_SxCR_PL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_Pos",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108399@macro@DMA_SxCR_PL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_Msk",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108499@macro@DMA_SxCR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL",
    "location": {
      "column": "9",
      "line": "1436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108580@macro@DMA_SxCR_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_0",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108680@macro@DMA_SxCR_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_1",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108780@macro@DMA_SxCR_PINCOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS_Pos",
    "location": {
      "column": "9",
      "line": "1439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PINCOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108861@macro@DMA_SxCR_PINCOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS_Msk",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PINCOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@108961@macro@DMA_SxCR_PINCOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PINCOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109042@macro@DMA_SxCR_MSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_Pos",
    "location": {
      "column": "9",
      "line": "1442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109123@macro@DMA_SxCR_MSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_Msk",
    "location": {
      "column": "9",
      "line": "1443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109223@macro@DMA_SxCR_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE",
    "location": {
      "column": "9",
      "line": "1444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109304@macro@DMA_SxCR_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_0",
    "location": {
      "column": "9",
      "line": "1445",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109404@macro@DMA_SxCR_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_1",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109504@macro@DMA_SxCR_PSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_Pos",
    "location": {
      "column": "9",
      "line": "1447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109585@macro@DMA_SxCR_PSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_Msk",
    "location": {
      "column": "9",
      "line": "1448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109685@macro@DMA_SxCR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109766@macro@DMA_SxCR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "1450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109866@macro@DMA_SxCR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "1451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@109966@macro@DMA_SxCR_MINC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC_Pos",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MINC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110047@macro@DMA_SxCR_MINC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC_Msk",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MINC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110147@macro@DMA_SxCR_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC",
    "location": {
      "column": "9",
      "line": "1454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110228@macro@DMA_SxCR_PINC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC_Pos",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PINC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110309@macro@DMA_SxCR_PINC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC_Msk",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PINC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110409@macro@DMA_SxCR_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110490@macro@DMA_SxCR_CIRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC_Pos",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CIRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110571@macro@DMA_SxCR_CIRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC_Msk",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CIRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110671@macro@DMA_SxCR_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110752@macro@DMA_SxCR_DIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_Pos",
    "location": {
      "column": "9",
      "line": "1461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110833@macro@DMA_SxCR_DIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_Msk",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@110933@macro@DMA_SxCR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111014@macro@DMA_SxCR_DIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_0",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111114@macro@DMA_SxCR_DIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_1",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111214@macro@DMA_SxCR_PFCTRL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL_Pos",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PFCTRL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111295@macro@DMA_SxCR_PFCTRL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL_Msk",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PFCTRL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111395@macro@DMA_SxCR_PFCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_PFCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111476@macro@DMA_SxCR_TCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE_Pos",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_TCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111557@macro@DMA_SxCR_TCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE_Msk",
    "location": {
      "column": "9",
      "line": "1470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_TCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111657@macro@DMA_SxCR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111738@macro@DMA_SxCR_HTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE_Pos",
    "location": {
      "column": "9",
      "line": "1472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_HTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111819@macro@DMA_SxCR_HTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE_Msk",
    "location": {
      "column": "9",
      "line": "1473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_HTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@111919@macro@DMA_SxCR_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE",
    "location": {
      "column": "9",
      "line": "1474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112000@macro@DMA_SxCR_TEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE_Pos",
    "location": {
      "column": "9",
      "line": "1475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_TEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112081@macro@DMA_SxCR_TEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE_Msk",
    "location": {
      "column": "9",
      "line": "1476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_TEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112181@macro@DMA_SxCR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE",
    "location": {
      "column": "9",
      "line": "1477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112262@macro@DMA_SxCR_DMEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE_Pos",
    "location": {
      "column": "9",
      "line": "1478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DMEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112343@macro@DMA_SxCR_DMEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE_Msk",
    "location": {
      "column": "9",
      "line": "1479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DMEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112443@macro@DMA_SxCR_DMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE",
    "location": {
      "column": "9",
      "line": "1480",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_DMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112524@macro@DMA_SxCR_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN_Pos",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112605@macro@DMA_SxCR_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN_Msk",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112705@macro@DMA_SxCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN",
    "location": {
      "column": "9",
      "line": "1483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112810@macro@DMA_SxCR_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK_Pos",
    "location": {
      "column": "9",
      "line": "1486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112891@macro@DMA_SxCR_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK_Msk",
    "location": {
      "column": "9",
      "line": "1487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@112991@macro@DMA_SxCR_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK",
    "location": {
      "column": "9",
      "line": "1488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxCR_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113156@macro@DMA_SxNDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_Pos",
    "location": {
      "column": "9",
      "line": "1491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113237@macro@DMA_SxNDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_Msk",
    "location": {
      "column": "9",
      "line": "1492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113337@macro@DMA_SxNDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT",
    "location": {
      "column": "9",
      "line": "1493",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113418@macro@DMA_SxNDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_0",
    "location": {
      "column": "9",
      "line": "1494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113518@macro@DMA_SxNDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_1",
    "location": {
      "column": "9",
      "line": "1495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113618@macro@DMA_SxNDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_2",
    "location": {
      "column": "9",
      "line": "1496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113718@macro@DMA_SxNDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_3",
    "location": {
      "column": "9",
      "line": "1497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113818@macro@DMA_SxNDT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_4",
    "location": {
      "column": "9",
      "line": "1498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@113918@macro@DMA_SxNDT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_5",
    "location": {
      "column": "9",
      "line": "1499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114018@macro@DMA_SxNDT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_6",
    "location": {
      "column": "9",
      "line": "1500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114118@macro@DMA_SxNDT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_7",
    "location": {
      "column": "9",
      "line": "1501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114218@macro@DMA_SxNDT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_8",
    "location": {
      "column": "9",
      "line": "1502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114318@macro@DMA_SxNDT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_9",
    "location": {
      "column": "9",
      "line": "1503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114418@macro@DMA_SxNDT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_10",
    "location": {
      "column": "9",
      "line": "1504",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114518@macro@DMA_SxNDT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_11",
    "location": {
      "column": "9",
      "line": "1505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114618@macro@DMA_SxNDT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_12",
    "location": {
      "column": "9",
      "line": "1506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114718@macro@DMA_SxNDT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_13",
    "location": {
      "column": "9",
      "line": "1507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114818@macro@DMA_SxNDT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_14",
    "location": {
      "column": "9",
      "line": "1508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@114918@macro@DMA_SxNDT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_15",
    "location": {
      "column": "9",
      "line": "1509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxNDT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115103@macro@DMA_SxFCR_FEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE_Pos",
    "location": {
      "column": "9",
      "line": "1512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115184@macro@DMA_SxFCR_FEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE_Msk",
    "location": {
      "column": "9",
      "line": "1513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115284@macro@DMA_SxFCR_FEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE",
    "location": {
      "column": "9",
      "line": "1514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115365@macro@DMA_SxFCR_FS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_Pos",
    "location": {
      "column": "9",
      "line": "1515",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115446@macro@DMA_SxFCR_FS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_Msk",
    "location": {
      "column": "9",
      "line": "1516",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115546@macro@DMA_SxFCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS",
    "location": {
      "column": "9",
      "line": "1517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115627@macro@DMA_SxFCR_FS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_0",
    "location": {
      "column": "9",
      "line": "1518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115727@macro@DMA_SxFCR_FS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_1",
    "location": {
      "column": "9",
      "line": "1519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115827@macro@DMA_SxFCR_FS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_2",
    "location": {
      "column": "9",
      "line": "1520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@115927@macro@DMA_SxFCR_DMDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS_Pos",
    "location": {
      "column": "9",
      "line": "1521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_DMDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116008@macro@DMA_SxFCR_DMDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS_Msk",
    "location": {
      "column": "9",
      "line": "1522",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_DMDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116108@macro@DMA_SxFCR_DMDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS",
    "location": {
      "column": "9",
      "line": "1523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_DMDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116189@macro@DMA_SxFCR_FTH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_Pos",
    "location": {
      "column": "9",
      "line": "1524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FTH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116270@macro@DMA_SxFCR_FTH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_Msk",
    "location": {
      "column": "9",
      "line": "1525",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FTH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116370@macro@DMA_SxFCR_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH",
    "location": {
      "column": "9",
      "line": "1526",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116451@macro@DMA_SxFCR_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_0",
    "location": {
      "column": "9",
      "line": "1527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116551@macro@DMA_SxFCR_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_1",
    "location": {
      "column": "9",
      "line": "1528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxFCR_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116736@macro@DMA_LISR_TCIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3_Pos",
    "location": {
      "column": "9",
      "line": "1531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116817@macro@DMA_LISR_TCIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3_Msk",
    "location": {
      "column": "9",
      "line": "1532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116917@macro@DMA_LISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3",
    "location": {
      "column": "9",
      "line": "1533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@116998@macro@DMA_LISR_HTIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3_Pos",
    "location": {
      "column": "9",
      "line": "1534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117079@macro@DMA_LISR_HTIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3_Msk",
    "location": {
      "column": "9",
      "line": "1535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117179@macro@DMA_LISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3",
    "location": {
      "column": "9",
      "line": "1536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117260@macro@DMA_LISR_TEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117341@macro@DMA_LISR_TEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1538",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117441@macro@DMA_LISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3",
    "location": {
      "column": "9",
      "line": "1539",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117522@macro@DMA_LISR_DMEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117603@macro@DMA_LISR_DMEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117703@macro@DMA_LISR_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3",
    "location": {
      "column": "9",
      "line": "1542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117784@macro@DMA_LISR_FEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117865@macro@DMA_LISR_FEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1544",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@117965@macro@DMA_LISR_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3",
    "location": {
      "column": "9",
      "line": "1545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118046@macro@DMA_LISR_TCIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2_Pos",
    "location": {
      "column": "9",
      "line": "1546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118127@macro@DMA_LISR_TCIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2_Msk",
    "location": {
      "column": "9",
      "line": "1547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118227@macro@DMA_LISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2",
    "location": {
      "column": "9",
      "line": "1548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118308@macro@DMA_LISR_HTIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2_Pos",
    "location": {
      "column": "9",
      "line": "1549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118389@macro@DMA_LISR_HTIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2_Msk",
    "location": {
      "column": "9",
      "line": "1550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118489@macro@DMA_LISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2",
    "location": {
      "column": "9",
      "line": "1551",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118570@macro@DMA_LISR_TEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118651@macro@DMA_LISR_TEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118751@macro@DMA_LISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2",
    "location": {
      "column": "9",
      "line": "1554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118832@macro@DMA_LISR_DMEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@118913@macro@DMA_LISR_DMEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119013@macro@DMA_LISR_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119094@macro@DMA_LISR_FEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119175@macro@DMA_LISR_FEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119275@macro@DMA_LISR_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2",
    "location": {
      "column": "9",
      "line": "1560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119356@macro@DMA_LISR_TCIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1_Pos",
    "location": {
      "column": "9",
      "line": "1561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119437@macro@DMA_LISR_TCIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1_Msk",
    "location": {
      "column": "9",
      "line": "1562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119537@macro@DMA_LISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1",
    "location": {
      "column": "9",
      "line": "1563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119618@macro@DMA_LISR_HTIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1_Pos",
    "location": {
      "column": "9",
      "line": "1564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119699@macro@DMA_LISR_HTIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1_Msk",
    "location": {
      "column": "9",
      "line": "1565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119799@macro@DMA_LISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1",
    "location": {
      "column": "9",
      "line": "1566",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119880@macro@DMA_LISR_TEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@119961@macro@DMA_LISR_TEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120061@macro@DMA_LISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1",
    "location": {
      "column": "9",
      "line": "1569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120142@macro@DMA_LISR_DMEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120223@macro@DMA_LISR_DMEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120323@macro@DMA_LISR_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1",
    "location": {
      "column": "9",
      "line": "1572",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120404@macro@DMA_LISR_FEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120485@macro@DMA_LISR_FEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120585@macro@DMA_LISR_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1",
    "location": {
      "column": "9",
      "line": "1575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120666@macro@DMA_LISR_TCIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0_Pos",
    "location": {
      "column": "9",
      "line": "1576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120747@macro@DMA_LISR_TCIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0_Msk",
    "location": {
      "column": "9",
      "line": "1577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120847@macro@DMA_LISR_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0",
    "location": {
      "column": "9",
      "line": "1578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@120928@macro@DMA_LISR_HTIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0_Pos",
    "location": {
      "column": "9",
      "line": "1579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121009@macro@DMA_LISR_HTIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0_Msk",
    "location": {
      "column": "9",
      "line": "1580",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121109@macro@DMA_LISR_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0",
    "location": {
      "column": "9",
      "line": "1581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121190@macro@DMA_LISR_TEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121271@macro@DMA_LISR_TEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1583",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121371@macro@DMA_LISR_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0",
    "location": {
      "column": "9",
      "line": "1584",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121452@macro@DMA_LISR_DMEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1585",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121533@macro@DMA_LISR_DMEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1586",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121633@macro@DMA_LISR_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0",
    "location": {
      "column": "9",
      "line": "1587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121714@macro@DMA_LISR_FEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121795@macro@DMA_LISR_FEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@121895@macro@DMA_LISR_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0",
    "location": {
      "column": "9",
      "line": "1590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LISR_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122061@macro@DMA_HISR_TCIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7_Pos",
    "location": {
      "column": "9",
      "line": "1593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122142@macro@DMA_HISR_TCIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7_Msk",
    "location": {
      "column": "9",
      "line": "1594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122242@macro@DMA_HISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7",
    "location": {
      "column": "9",
      "line": "1595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122323@macro@DMA_HISR_HTIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7_Pos",
    "location": {
      "column": "9",
      "line": "1596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122404@macro@DMA_HISR_HTIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7_Msk",
    "location": {
      "column": "9",
      "line": "1597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122504@macro@DMA_HISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7",
    "location": {
      "column": "9",
      "line": "1598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122585@macro@DMA_HISR_TEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122666@macro@DMA_HISR_TEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122766@macro@DMA_HISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7",
    "location": {
      "column": "9",
      "line": "1601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122847@macro@DMA_HISR_DMEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@122928@macro@DMA_HISR_DMEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123028@macro@DMA_HISR_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7",
    "location": {
      "column": "9",
      "line": "1604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123109@macro@DMA_HISR_FEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123190@macro@DMA_HISR_FEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1606",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123290@macro@DMA_HISR_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7",
    "location": {
      "column": "9",
      "line": "1607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123371@macro@DMA_HISR_TCIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6_Pos",
    "location": {
      "column": "9",
      "line": "1608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123452@macro@DMA_HISR_TCIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6_Msk",
    "location": {
      "column": "9",
      "line": "1609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123552@macro@DMA_HISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6",
    "location": {
      "column": "9",
      "line": "1610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123633@macro@DMA_HISR_HTIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6_Pos",
    "location": {
      "column": "9",
      "line": "1611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123714@macro@DMA_HISR_HTIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6_Msk",
    "location": {
      "column": "9",
      "line": "1612",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123814@macro@DMA_HISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6",
    "location": {
      "column": "9",
      "line": "1613",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123895@macro@DMA_HISR_TEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@123976@macro@DMA_HISR_TEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124076@macro@DMA_HISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6",
    "location": {
      "column": "9",
      "line": "1616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124157@macro@DMA_HISR_DMEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124238@macro@DMA_HISR_DMEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124338@macro@DMA_HISR_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6",
    "location": {
      "column": "9",
      "line": "1619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124419@macro@DMA_HISR_FEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124500@macro@DMA_HISR_FEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124600@macro@DMA_HISR_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6",
    "location": {
      "column": "9",
      "line": "1622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124681@macro@DMA_HISR_TCIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5_Pos",
    "location": {
      "column": "9",
      "line": "1623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124762@macro@DMA_HISR_TCIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5_Msk",
    "location": {
      "column": "9",
      "line": "1624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124862@macro@DMA_HISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5",
    "location": {
      "column": "9",
      "line": "1625",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@124943@macro@DMA_HISR_HTIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5_Pos",
    "location": {
      "column": "9",
      "line": "1626",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125024@macro@DMA_HISR_HTIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5_Msk",
    "location": {
      "column": "9",
      "line": "1627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125124@macro@DMA_HISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5",
    "location": {
      "column": "9",
      "line": "1628",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125205@macro@DMA_HISR_TEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1629",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125286@macro@DMA_HISR_TEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125386@macro@DMA_HISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5",
    "location": {
      "column": "9",
      "line": "1631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125467@macro@DMA_HISR_DMEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125548@macro@DMA_HISR_DMEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125648@macro@DMA_HISR_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5",
    "location": {
      "column": "9",
      "line": "1634",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125729@macro@DMA_HISR_FEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1635",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125810@macro@DMA_HISR_FEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125910@macro@DMA_HISR_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5",
    "location": {
      "column": "9",
      "line": "1637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@125991@macro@DMA_HISR_TCIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4_Pos",
    "location": {
      "column": "9",
      "line": "1638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126072@macro@DMA_HISR_TCIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4_Msk",
    "location": {
      "column": "9",
      "line": "1639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126172@macro@DMA_HISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4",
    "location": {
      "column": "9",
      "line": "1640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126253@macro@DMA_HISR_HTIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4_Pos",
    "location": {
      "column": "9",
      "line": "1641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126334@macro@DMA_HISR_HTIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4_Msk",
    "location": {
      "column": "9",
      "line": "1642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126434@macro@DMA_HISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4",
    "location": {
      "column": "9",
      "line": "1643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126515@macro@DMA_HISR_TEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126596@macro@DMA_HISR_TEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126696@macro@DMA_HISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4",
    "location": {
      "column": "9",
      "line": "1646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126777@macro@DMA_HISR_DMEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126858@macro@DMA_HISR_DMEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@126958@macro@DMA_HISR_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4",
    "location": {
      "column": "9",
      "line": "1649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127039@macro@DMA_HISR_FEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127120@macro@DMA_HISR_FEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127220@macro@DMA_HISR_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4",
    "location": {
      "column": "9",
      "line": "1652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HISR_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127386@macro@DMA_LIFCR_CTCIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3_Pos",
    "location": {
      "column": "9",
      "line": "1655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127467@macro@DMA_LIFCR_CTCIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3_Msk",
    "location": {
      "column": "9",
      "line": "1656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127567@macro@DMA_LIFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3",
    "location": {
      "column": "9",
      "line": "1657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127648@macro@DMA_LIFCR_CHTIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3_Pos",
    "location": {
      "column": "9",
      "line": "1658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127729@macro@DMA_LIFCR_CHTIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3_Msk",
    "location": {
      "column": "9",
      "line": "1659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127829@macro@DMA_LIFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3",
    "location": {
      "column": "9",
      "line": "1660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127910@macro@DMA_LIFCR_CTEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@127991@macro@DMA_LIFCR_CTEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128091@macro@DMA_LIFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3",
    "location": {
      "column": "9",
      "line": "1663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128172@macro@DMA_LIFCR_CDMEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128253@macro@DMA_LIFCR_CDMEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128353@macro@DMA_LIFCR_CDMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3",
    "location": {
      "column": "9",
      "line": "1666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128434@macro@DMA_LIFCR_CFEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128515@macro@DMA_LIFCR_CFEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128615@macro@DMA_LIFCR_CFEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3",
    "location": {
      "column": "9",
      "line": "1669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128696@macro@DMA_LIFCR_CTCIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2_Pos",
    "location": {
      "column": "9",
      "line": "1670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128777@macro@DMA_LIFCR_CTCIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2_Msk",
    "location": {
      "column": "9",
      "line": "1671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128877@macro@DMA_LIFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2",
    "location": {
      "column": "9",
      "line": "1672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@128958@macro@DMA_LIFCR_CHTIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2_Pos",
    "location": {
      "column": "9",
      "line": "1673",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129039@macro@DMA_LIFCR_CHTIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2_Msk",
    "location": {
      "column": "9",
      "line": "1674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129139@macro@DMA_LIFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2",
    "location": {
      "column": "9",
      "line": "1675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129220@macro@DMA_LIFCR_CTEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129301@macro@DMA_LIFCR_CTEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129401@macro@DMA_LIFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2",
    "location": {
      "column": "9",
      "line": "1678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129482@macro@DMA_LIFCR_CDMEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129563@macro@DMA_LIFCR_CDMEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1680",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129663@macro@DMA_LIFCR_CDMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2",
    "location": {
      "column": "9",
      "line": "1681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129744@macro@DMA_LIFCR_CFEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129825@macro@DMA_LIFCR_CFEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@129925@macro@DMA_LIFCR_CFEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2",
    "location": {
      "column": "9",
      "line": "1684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130006@macro@DMA_LIFCR_CTCIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1_Pos",
    "location": {
      "column": "9",
      "line": "1685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130087@macro@DMA_LIFCR_CTCIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1_Msk",
    "location": {
      "column": "9",
      "line": "1686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130187@macro@DMA_LIFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1",
    "location": {
      "column": "9",
      "line": "1687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130268@macro@DMA_LIFCR_CHTIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1_Pos",
    "location": {
      "column": "9",
      "line": "1688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130349@macro@DMA_LIFCR_CHTIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1_Msk",
    "location": {
      "column": "9",
      "line": "1689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130449@macro@DMA_LIFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1",
    "location": {
      "column": "9",
      "line": "1690",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130530@macro@DMA_LIFCR_CTEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130611@macro@DMA_LIFCR_CTEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130711@macro@DMA_LIFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1",
    "location": {
      "column": "9",
      "line": "1693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130792@macro@DMA_LIFCR_CDMEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130873@macro@DMA_LIFCR_CDMEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@130973@macro@DMA_LIFCR_CDMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1",
    "location": {
      "column": "9",
      "line": "1696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131054@macro@DMA_LIFCR_CFEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131135@macro@DMA_LIFCR_CFEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131235@macro@DMA_LIFCR_CFEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1",
    "location": {
      "column": "9",
      "line": "1699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131316@macro@DMA_LIFCR_CTCIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0_Pos",
    "location": {
      "column": "9",
      "line": "1700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131397@macro@DMA_LIFCR_CTCIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0_Msk",
    "location": {
      "column": "9",
      "line": "1701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131497@macro@DMA_LIFCR_CTCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0",
    "location": {
      "column": "9",
      "line": "1702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131578@macro@DMA_LIFCR_CHTIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0_Pos",
    "location": {
      "column": "9",
      "line": "1703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131659@macro@DMA_LIFCR_CHTIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0_Msk",
    "location": {
      "column": "9",
      "line": "1704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131759@macro@DMA_LIFCR_CHTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0",
    "location": {
      "column": "9",
      "line": "1705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CHTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131840@macro@DMA_LIFCR_CTEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@131921@macro@DMA_LIFCR_CTEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132021@macro@DMA_LIFCR_CTEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0",
    "location": {
      "column": "9",
      "line": "1708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CTEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132102@macro@DMA_LIFCR_CDMEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132183@macro@DMA_LIFCR_CDMEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132283@macro@DMA_LIFCR_CDMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0",
    "location": {
      "column": "9",
      "line": "1711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132364@macro@DMA_LIFCR_CFEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132445@macro@DMA_LIFCR_CFEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132545@macro@DMA_LIFCR_CFEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0",
    "location": {
      "column": "9",
      "line": "1714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_LIFCR_CFEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132712@macro@DMA_HIFCR_CTCIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7_Pos",
    "location": {
      "column": "9",
      "line": "1717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132793@macro@DMA_HIFCR_CTCIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7_Msk",
    "location": {
      "column": "9",
      "line": "1718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132893@macro@DMA_HIFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7",
    "location": {
      "column": "9",
      "line": "1719",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@132974@macro@DMA_HIFCR_CHTIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7_Pos",
    "location": {
      "column": "9",
      "line": "1720",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133055@macro@DMA_HIFCR_CHTIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7_Msk",
    "location": {
      "column": "9",
      "line": "1721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133155@macro@DMA_HIFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7",
    "location": {
      "column": "9",
      "line": "1722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133236@macro@DMA_HIFCR_CTEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1723",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133317@macro@DMA_HIFCR_CTEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133417@macro@DMA_HIFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7",
    "location": {
      "column": "9",
      "line": "1725",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133498@macro@DMA_HIFCR_CDMEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133579@macro@DMA_HIFCR_CDMEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133679@macro@DMA_HIFCR_CDMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7",
    "location": {
      "column": "9",
      "line": "1728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133760@macro@DMA_HIFCR_CFEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133841@macro@DMA_HIFCR_CFEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@133941@macro@DMA_HIFCR_CFEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7",
    "location": {
      "column": "9",
      "line": "1731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134022@macro@DMA_HIFCR_CTCIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6_Pos",
    "location": {
      "column": "9",
      "line": "1732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134103@macro@DMA_HIFCR_CTCIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6_Msk",
    "location": {
      "column": "9",
      "line": "1733",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134203@macro@DMA_HIFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6",
    "location": {
      "column": "9",
      "line": "1734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134284@macro@DMA_HIFCR_CHTIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6_Pos",
    "location": {
      "column": "9",
      "line": "1735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134365@macro@DMA_HIFCR_CHTIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6_Msk",
    "location": {
      "column": "9",
      "line": "1736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134465@macro@DMA_HIFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6",
    "location": {
      "column": "9",
      "line": "1737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134546@macro@DMA_HIFCR_CTEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1738",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134627@macro@DMA_HIFCR_CTEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1739",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134727@macro@DMA_HIFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6",
    "location": {
      "column": "9",
      "line": "1740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134808@macro@DMA_HIFCR_CDMEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134889@macro@DMA_HIFCR_CDMEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1742",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@134989@macro@DMA_HIFCR_CDMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6",
    "location": {
      "column": "9",
      "line": "1743",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135070@macro@DMA_HIFCR_CFEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135151@macro@DMA_HIFCR_CFEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1745",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135251@macro@DMA_HIFCR_CFEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6",
    "location": {
      "column": "9",
      "line": "1746",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135332@macro@DMA_HIFCR_CTCIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5_Pos",
    "location": {
      "column": "9",
      "line": "1747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135413@macro@DMA_HIFCR_CTCIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5_Msk",
    "location": {
      "column": "9",
      "line": "1748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135513@macro@DMA_HIFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5",
    "location": {
      "column": "9",
      "line": "1749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135594@macro@DMA_HIFCR_CHTIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5_Pos",
    "location": {
      "column": "9",
      "line": "1750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135675@macro@DMA_HIFCR_CHTIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5_Msk",
    "location": {
      "column": "9",
      "line": "1751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135775@macro@DMA_HIFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5",
    "location": {
      "column": "9",
      "line": "1752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135856@macro@DMA_HIFCR_CTEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1753",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@135937@macro@DMA_HIFCR_CTEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136037@macro@DMA_HIFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5",
    "location": {
      "column": "9",
      "line": "1755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136118@macro@DMA_HIFCR_CDMEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136199@macro@DMA_HIFCR_CDMEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136299@macro@DMA_HIFCR_CDMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5",
    "location": {
      "column": "9",
      "line": "1758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136380@macro@DMA_HIFCR_CFEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136461@macro@DMA_HIFCR_CFEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136561@macro@DMA_HIFCR_CFEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5",
    "location": {
      "column": "9",
      "line": "1761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136642@macro@DMA_HIFCR_CTCIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4_Pos",
    "location": {
      "column": "9",
      "line": "1762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136723@macro@DMA_HIFCR_CTCIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4_Msk",
    "location": {
      "column": "9",
      "line": "1763",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136823@macro@DMA_HIFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4",
    "location": {
      "column": "9",
      "line": "1764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136904@macro@DMA_HIFCR_CHTIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4_Pos",
    "location": {
      "column": "9",
      "line": "1765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@136985@macro@DMA_HIFCR_CHTIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4_Msk",
    "location": {
      "column": "9",
      "line": "1766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137085@macro@DMA_HIFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4",
    "location": {
      "column": "9",
      "line": "1767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137166@macro@DMA_HIFCR_CTEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137247@macro@DMA_HIFCR_CTEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1769",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137347@macro@DMA_HIFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4",
    "location": {
      "column": "9",
      "line": "1770",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137428@macro@DMA_HIFCR_CDMEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137509@macro@DMA_HIFCR_CDMEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137609@macro@DMA_HIFCR_CDMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4",
    "location": {
      "column": "9",
      "line": "1773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137690@macro@DMA_HIFCR_CFEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137771@macro@DMA_HIFCR_CFEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@137871@macro@DMA_HIFCR_CFEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4",
    "location": {
      "column": "9",
      "line": "1776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_HIFCR_CFEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138037@macro@DMA_SxPAR_PA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxPAR_PA_Pos",
    "location": {
      "column": "9",
      "line": "1779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxPAR_PA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138118@macro@DMA_SxPAR_PA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxPAR_PA_Msk",
    "location": {
      "column": "9",
      "line": "1780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxPAR_PA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138218@macro@DMA_SxPAR_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxPAR_PA",
    "location": {
      "column": "9",
      "line": "1781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxPAR_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138411@macro@DMA_SxM0AR_M0A_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM0AR_M0A_Pos",
    "location": {
      "column": "9",
      "line": "1784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxM0AR_M0A_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138492@macro@DMA_SxM0AR_M0A_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM0AR_M0A_Msk",
    "location": {
      "column": "9",
      "line": "1785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxM0AR_M0A_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138592@macro@DMA_SxM0AR_M0A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM0AR_M0A",
    "location": {
      "column": "9",
      "line": "1786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxM0AR_M0A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138781@macro@DMA_SxM1AR_M1A_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM1AR_M1A_Pos",
    "location": {
      "column": "9",
      "line": "1789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxM1AR_M1A_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138862@macro@DMA_SxM1AR_M1A_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM1AR_M1A_Msk",
    "location": {
      "column": "9",
      "line": "1790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxM1AR_M1A_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@138962@macro@DMA_SxM1AR_M1A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM1AR_M1A",
    "location": {
      "column": "9",
      "line": "1791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DMA_SxM1AR_M1A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@139561@macro@EXTI_IMR_MR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0_Pos",
    "location": {
      "column": "9",
      "line": "1800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@139642@macro@EXTI_IMR_MR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0_Msk",
    "location": {
      "column": "9",
      "line": "1801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@139742@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "9",
      "line": "1802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@139855@macro@EXTI_IMR_MR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1_Pos",
    "location": {
      "column": "9",
      "line": "1803",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@139936@macro@EXTI_IMR_MR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1_Msk",
    "location": {
      "column": "9",
      "line": "1804",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140036@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "9",
      "line": "1805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140149@macro@EXTI_IMR_MR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2_Pos",
    "location": {
      "column": "9",
      "line": "1806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140230@macro@EXTI_IMR_MR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2_Msk",
    "location": {
      "column": "9",
      "line": "1807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140330@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "9",
      "line": "1808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140443@macro@EXTI_IMR_MR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3_Pos",
    "location": {
      "column": "9",
      "line": "1809",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140524@macro@EXTI_IMR_MR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3_Msk",
    "location": {
      "column": "9",
      "line": "1810",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140624@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "9",
      "line": "1811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140737@macro@EXTI_IMR_MR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4_Pos",
    "location": {
      "column": "9",
      "line": "1812",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140818@macro@EXTI_IMR_MR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4_Msk",
    "location": {
      "column": "9",
      "line": "1813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@140918@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "9",
      "line": "1814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141031@macro@EXTI_IMR_MR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5_Pos",
    "location": {
      "column": "9",
      "line": "1815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141112@macro@EXTI_IMR_MR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5_Msk",
    "location": {
      "column": "9",
      "line": "1816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141212@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "9",
      "line": "1817",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141325@macro@EXTI_IMR_MR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6_Pos",
    "location": {
      "column": "9",
      "line": "1818",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141406@macro@EXTI_IMR_MR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6_Msk",
    "location": {
      "column": "9",
      "line": "1819",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141506@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "9",
      "line": "1820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141619@macro@EXTI_IMR_MR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7_Pos",
    "location": {
      "column": "9",
      "line": "1821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141700@macro@EXTI_IMR_MR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7_Msk",
    "location": {
      "column": "9",
      "line": "1822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141800@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "9",
      "line": "1823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141913@macro@EXTI_IMR_MR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8_Pos",
    "location": {
      "column": "9",
      "line": "1824",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@141994@macro@EXTI_IMR_MR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8_Msk",
    "location": {
      "column": "9",
      "line": "1825",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142094@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "9",
      "line": "1826",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142207@macro@EXTI_IMR_MR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9_Pos",
    "location": {
      "column": "9",
      "line": "1827",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142288@macro@EXTI_IMR_MR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9_Msk",
    "location": {
      "column": "9",
      "line": "1828",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142388@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "9",
      "line": "1829",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142501@macro@EXTI_IMR_MR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10_Pos",
    "location": {
      "column": "9",
      "line": "1830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142582@macro@EXTI_IMR_MR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10_Msk",
    "location": {
      "column": "9",
      "line": "1831",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142682@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "9",
      "line": "1832",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142796@macro@EXTI_IMR_MR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11_Pos",
    "location": {
      "column": "9",
      "line": "1833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142877@macro@EXTI_IMR_MR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11_Msk",
    "location": {
      "column": "9",
      "line": "1834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@142977@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "9",
      "line": "1835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143091@macro@EXTI_IMR_MR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12_Pos",
    "location": {
      "column": "9",
      "line": "1836",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143172@macro@EXTI_IMR_MR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12_Msk",
    "location": {
      "column": "9",
      "line": "1837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143272@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "9",
      "line": "1838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143386@macro@EXTI_IMR_MR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13_Pos",
    "location": {
      "column": "9",
      "line": "1839",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143467@macro@EXTI_IMR_MR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13_Msk",
    "location": {
      "column": "9",
      "line": "1840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143567@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "9",
      "line": "1841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143681@macro@EXTI_IMR_MR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14_Pos",
    "location": {
      "column": "9",
      "line": "1842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143762@macro@EXTI_IMR_MR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14_Msk",
    "location": {
      "column": "9",
      "line": "1843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143862@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "9",
      "line": "1844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@143976@macro@EXTI_IMR_MR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15_Pos",
    "location": {
      "column": "9",
      "line": "1845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144057@macro@EXTI_IMR_MR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15_Msk",
    "location": {
      "column": "9",
      "line": "1846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144157@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "9",
      "line": "1847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144271@macro@EXTI_IMR_MR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16_Pos",
    "location": {
      "column": "9",
      "line": "1848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144352@macro@EXTI_IMR_MR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16_Msk",
    "location": {
      "column": "9",
      "line": "1849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144452@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "9",
      "line": "1850",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144566@macro@EXTI_IMR_MR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17_Pos",
    "location": {
      "column": "9",
      "line": "1851",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144647@macro@EXTI_IMR_MR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17_Msk",
    "location": {
      "column": "9",
      "line": "1852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144747@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "9",
      "line": "1853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144861@macro@EXTI_IMR_MR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18_Pos",
    "location": {
      "column": "9",
      "line": "1854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@144942@macro@EXTI_IMR_MR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18_Msk",
    "location": {
      "column": "9",
      "line": "1855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145042@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "9",
      "line": "1856",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145156@macro@EXTI_IMR_MR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19_Pos",
    "location": {
      "column": "9",
      "line": "1857",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145237@macro@EXTI_IMR_MR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19_Msk",
    "location": {
      "column": "9",
      "line": "1858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145337@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "9",
      "line": "1859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145451@macro@EXTI_IMR_MR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20_Pos",
    "location": {
      "column": "9",
      "line": "1860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145532@macro@EXTI_IMR_MR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20_Msk",
    "location": {
      "column": "9",
      "line": "1861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145632@macro@EXTI_IMR_MR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20",
    "location": {
      "column": "9",
      "line": "1862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145746@macro@EXTI_IMR_MR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21_Pos",
    "location": {
      "column": "9",
      "line": "1863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145827@macro@EXTI_IMR_MR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21_Msk",
    "location": {
      "column": "9",
      "line": "1864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@145927@macro@EXTI_IMR_MR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21",
    "location": {
      "column": "9",
      "line": "1865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146041@macro@EXTI_IMR_MR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22_Pos",
    "location": {
      "column": "9",
      "line": "1866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146122@macro@EXTI_IMR_MR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22_Msk",
    "location": {
      "column": "9",
      "line": "1867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146222@macro@EXTI_IMR_MR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22",
    "location": {
      "column": "9",
      "line": "1868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_MR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146364@macro@EXTI_IMR_IM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM0",
    "location": {
      "column": "10",
      "line": "1871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146423@macro@EXTI_IMR_IM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM1",
    "location": {
      "column": "10",
      "line": "1872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146482@macro@EXTI_IMR_IM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM2",
    "location": {
      "column": "10",
      "line": "1873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146541@macro@EXTI_IMR_IM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM3",
    "location": {
      "column": "10",
      "line": "1874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146600@macro@EXTI_IMR_IM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM4",
    "location": {
      "column": "10",
      "line": "1875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146659@macro@EXTI_IMR_IM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM5",
    "location": {
      "column": "10",
      "line": "1876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146718@macro@EXTI_IMR_IM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM6",
    "location": {
      "column": "10",
      "line": "1877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146777@macro@EXTI_IMR_IM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM7",
    "location": {
      "column": "10",
      "line": "1878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146836@macro@EXTI_IMR_IM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM8",
    "location": {
      "column": "10",
      "line": "1879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146895@macro@EXTI_IMR_IM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM9",
    "location": {
      "column": "10",
      "line": "1880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@146954@macro@EXTI_IMR_IM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM10",
    "location": {
      "column": "10",
      "line": "1881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147014@macro@EXTI_IMR_IM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM11",
    "location": {
      "column": "10",
      "line": "1882",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147074@macro@EXTI_IMR_IM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM12",
    "location": {
      "column": "10",
      "line": "1883",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147134@macro@EXTI_IMR_IM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM13",
    "location": {
      "column": "10",
      "line": "1884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147194@macro@EXTI_IMR_IM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM14",
    "location": {
      "column": "10",
      "line": "1885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147254@macro@EXTI_IMR_IM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM15",
    "location": {
      "column": "10",
      "line": "1886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147314@macro@EXTI_IMR_IM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM16",
    "location": {
      "column": "10",
      "line": "1887",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147374@macro@EXTI_IMR_IM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM17",
    "location": {
      "column": "10",
      "line": "1888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147434@macro@EXTI_IMR_IM18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM18",
    "location": {
      "column": "10",
      "line": "1889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147494@macro@EXTI_IMR_IM19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM19",
    "location": {
      "column": "10",
      "line": "1890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147554@macro@EXTI_IMR_IM20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM20",
    "location": {
      "column": "10",
      "line": "1891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147614@macro@EXTI_IMR_IM21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM21",
    "location": {
      "column": "10",
      "line": "1892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147674@macro@EXTI_IMR_IM22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM22",
    "location": {
      "column": "10",
      "line": "1893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147733@macro@EXTI_IMR_IM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM_Pos",
    "location": {
      "column": "9",
      "line": "1894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147814@macro@EXTI_IMR_IM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM_Msk",
    "location": {
      "column": "9",
      "line": "1895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@147914@macro@EXTI_IMR_IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM",
    "location": {
      "column": "9",
      "line": "1896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_IMR_IM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148105@macro@EXTI_EMR_MR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0_Pos",
    "location": {
      "column": "9",
      "line": "1899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148186@macro@EXTI_EMR_MR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0_Msk",
    "location": {
      "column": "9",
      "line": "1900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148286@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "9",
      "line": "1901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148395@macro@EXTI_EMR_MR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1_Pos",
    "location": {
      "column": "9",
      "line": "1902",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148476@macro@EXTI_EMR_MR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1_Msk",
    "location": {
      "column": "9",
      "line": "1903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148576@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "9",
      "line": "1904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148685@macro@EXTI_EMR_MR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2_Pos",
    "location": {
      "column": "9",
      "line": "1905",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148766@macro@EXTI_EMR_MR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2_Msk",
    "location": {
      "column": "9",
      "line": "1906",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148866@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "9",
      "line": "1907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@148975@macro@EXTI_EMR_MR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3_Pos",
    "location": {
      "column": "9",
      "line": "1908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149056@macro@EXTI_EMR_MR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3_Msk",
    "location": {
      "column": "9",
      "line": "1909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149156@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "9",
      "line": "1910",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149265@macro@EXTI_EMR_MR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4_Pos",
    "location": {
      "column": "9",
      "line": "1911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149346@macro@EXTI_EMR_MR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4_Msk",
    "location": {
      "column": "9",
      "line": "1912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149446@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "9",
      "line": "1913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149555@macro@EXTI_EMR_MR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5_Pos",
    "location": {
      "column": "9",
      "line": "1914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149636@macro@EXTI_EMR_MR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5_Msk",
    "location": {
      "column": "9",
      "line": "1915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149736@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "9",
      "line": "1916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149845@macro@EXTI_EMR_MR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6_Pos",
    "location": {
      "column": "9",
      "line": "1917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@149926@macro@EXTI_EMR_MR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6_Msk",
    "location": {
      "column": "9",
      "line": "1918",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150026@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "9",
      "line": "1919",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150135@macro@EXTI_EMR_MR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7_Pos",
    "location": {
      "column": "9",
      "line": "1920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150216@macro@EXTI_EMR_MR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7_Msk",
    "location": {
      "column": "9",
      "line": "1921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150316@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "9",
      "line": "1922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150425@macro@EXTI_EMR_MR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8_Pos",
    "location": {
      "column": "9",
      "line": "1923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150506@macro@EXTI_EMR_MR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8_Msk",
    "location": {
      "column": "9",
      "line": "1924",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150606@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "9",
      "line": "1925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150715@macro@EXTI_EMR_MR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9_Pos",
    "location": {
      "column": "9",
      "line": "1926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150796@macro@EXTI_EMR_MR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9_Msk",
    "location": {
      "column": "9",
      "line": "1927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@150896@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "9",
      "line": "1928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151005@macro@EXTI_EMR_MR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10_Pos",
    "location": {
      "column": "9",
      "line": "1929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151086@macro@EXTI_EMR_MR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10_Msk",
    "location": {
      "column": "9",
      "line": "1930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151186@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "9",
      "line": "1931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151296@macro@EXTI_EMR_MR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11_Pos",
    "location": {
      "column": "9",
      "line": "1932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151377@macro@EXTI_EMR_MR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11_Msk",
    "location": {
      "column": "9",
      "line": "1933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151477@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "9",
      "line": "1934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151587@macro@EXTI_EMR_MR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12_Pos",
    "location": {
      "column": "9",
      "line": "1935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151668@macro@EXTI_EMR_MR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12_Msk",
    "location": {
      "column": "9",
      "line": "1936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151768@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "9",
      "line": "1937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151878@macro@EXTI_EMR_MR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13_Pos",
    "location": {
      "column": "9",
      "line": "1938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@151959@macro@EXTI_EMR_MR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13_Msk",
    "location": {
      "column": "9",
      "line": "1939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152059@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "9",
      "line": "1940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152169@macro@EXTI_EMR_MR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14_Pos",
    "location": {
      "column": "9",
      "line": "1941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152250@macro@EXTI_EMR_MR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14_Msk",
    "location": {
      "column": "9",
      "line": "1942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152350@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "9",
      "line": "1943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152460@macro@EXTI_EMR_MR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15_Pos",
    "location": {
      "column": "9",
      "line": "1944",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152541@macro@EXTI_EMR_MR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15_Msk",
    "location": {
      "column": "9",
      "line": "1945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152641@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "9",
      "line": "1946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152751@macro@EXTI_EMR_MR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16_Pos",
    "location": {
      "column": "9",
      "line": "1947",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152832@macro@EXTI_EMR_MR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16_Msk",
    "location": {
      "column": "9",
      "line": "1948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@152932@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "9",
      "line": "1949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153042@macro@EXTI_EMR_MR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17_Pos",
    "location": {
      "column": "9",
      "line": "1950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153123@macro@EXTI_EMR_MR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17_Msk",
    "location": {
      "column": "9",
      "line": "1951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153223@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "9",
      "line": "1952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153333@macro@EXTI_EMR_MR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18_Pos",
    "location": {
      "column": "9",
      "line": "1953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153414@macro@EXTI_EMR_MR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18_Msk",
    "location": {
      "column": "9",
      "line": "1954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153514@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "9",
      "line": "1955",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153624@macro@EXTI_EMR_MR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19_Pos",
    "location": {
      "column": "9",
      "line": "1956",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153705@macro@EXTI_EMR_MR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19_Msk",
    "location": {
      "column": "9",
      "line": "1957",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153805@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "9",
      "line": "1958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153915@macro@EXTI_EMR_MR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20_Pos",
    "location": {
      "column": "9",
      "line": "1959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@153996@macro@EXTI_EMR_MR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20_Msk",
    "location": {
      "column": "9",
      "line": "1960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154096@macro@EXTI_EMR_MR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20",
    "location": {
      "column": "9",
      "line": "1961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154206@macro@EXTI_EMR_MR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21_Pos",
    "location": {
      "column": "9",
      "line": "1962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154287@macro@EXTI_EMR_MR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21_Msk",
    "location": {
      "column": "9",
      "line": "1963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154387@macro@EXTI_EMR_MR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21",
    "location": {
      "column": "9",
      "line": "1964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154497@macro@EXTI_EMR_MR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22_Pos",
    "location": {
      "column": "9",
      "line": "1965",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154578@macro@EXTI_EMR_MR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22_Msk",
    "location": {
      "column": "9",
      "line": "1966",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154678@macro@EXTI_EMR_MR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22",
    "location": {
      "column": "9",
      "line": "1967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_MR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154816@macro@EXTI_EMR_EM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM0",
    "location": {
      "column": "10",
      "line": "1970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154875@macro@EXTI_EMR_EM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM1",
    "location": {
      "column": "10",
      "line": "1971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154934@macro@EXTI_EMR_EM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM2",
    "location": {
      "column": "10",
      "line": "1972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@154993@macro@EXTI_EMR_EM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM3",
    "location": {
      "column": "10",
      "line": "1973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155052@macro@EXTI_EMR_EM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM4",
    "location": {
      "column": "10",
      "line": "1974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155111@macro@EXTI_EMR_EM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM5",
    "location": {
      "column": "10",
      "line": "1975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155170@macro@EXTI_EMR_EM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM6",
    "location": {
      "column": "10",
      "line": "1976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155229@macro@EXTI_EMR_EM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM7",
    "location": {
      "column": "10",
      "line": "1977",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155288@macro@EXTI_EMR_EM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM8",
    "location": {
      "column": "10",
      "line": "1978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155347@macro@EXTI_EMR_EM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM9",
    "location": {
      "column": "10",
      "line": "1979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155406@macro@EXTI_EMR_EM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM10",
    "location": {
      "column": "10",
      "line": "1980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155466@macro@EXTI_EMR_EM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM11",
    "location": {
      "column": "10",
      "line": "1981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155526@macro@EXTI_EMR_EM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM12",
    "location": {
      "column": "10",
      "line": "1982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155586@macro@EXTI_EMR_EM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM13",
    "location": {
      "column": "10",
      "line": "1983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155646@macro@EXTI_EMR_EM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM14",
    "location": {
      "column": "10",
      "line": "1984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155706@macro@EXTI_EMR_EM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM15",
    "location": {
      "column": "10",
      "line": "1985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155766@macro@EXTI_EMR_EM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM16",
    "location": {
      "column": "10",
      "line": "1986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155826@macro@EXTI_EMR_EM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM17",
    "location": {
      "column": "10",
      "line": "1987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155886@macro@EXTI_EMR_EM18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM18",
    "location": {
      "column": "10",
      "line": "1988",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@155946@macro@EXTI_EMR_EM19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM19",
    "location": {
      "column": "10",
      "line": "1989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156006@macro@EXTI_EMR_EM20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM20",
    "location": {
      "column": "10",
      "line": "1990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156066@macro@EXTI_EMR_EM21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM21",
    "location": {
      "column": "10",
      "line": "1991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156126@macro@EXTI_EMR_EM22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM22",
    "location": {
      "column": "10",
      "line": "1992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_EMR_EM22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156269@macro@EXTI_RTSR_TR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0_Pos",
    "location": {
      "column": "9",
      "line": "1995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156350@macro@EXTI_RTSR_TR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0_Msk",
    "location": {
      "column": "9",
      "line": "1996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156450@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "9",
      "line": "1997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156587@macro@EXTI_RTSR_TR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1_Pos",
    "location": {
      "column": "9",
      "line": "1998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156668@macro@EXTI_RTSR_TR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1_Msk",
    "location": {
      "column": "9",
      "line": "1999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156768@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "9",
      "line": "2000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156905@macro@EXTI_RTSR_TR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2_Pos",
    "location": {
      "column": "9",
      "line": "2001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@156986@macro@EXTI_RTSR_TR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2_Msk",
    "location": {
      "column": "9",
      "line": "2002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157086@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "9",
      "line": "2003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157223@macro@EXTI_RTSR_TR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3_Pos",
    "location": {
      "column": "9",
      "line": "2004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157304@macro@EXTI_RTSR_TR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3_Msk",
    "location": {
      "column": "9",
      "line": "2005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157404@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "9",
      "line": "2006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157541@macro@EXTI_RTSR_TR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4_Pos",
    "location": {
      "column": "9",
      "line": "2007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157622@macro@EXTI_RTSR_TR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4_Msk",
    "location": {
      "column": "9",
      "line": "2008",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157722@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "9",
      "line": "2009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157859@macro@EXTI_RTSR_TR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5_Pos",
    "location": {
      "column": "9",
      "line": "2010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@157940@macro@EXTI_RTSR_TR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5_Msk",
    "location": {
      "column": "9",
      "line": "2011",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158040@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "9",
      "line": "2012",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158177@macro@EXTI_RTSR_TR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6_Pos",
    "location": {
      "column": "9",
      "line": "2013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158258@macro@EXTI_RTSR_TR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6_Msk",
    "location": {
      "column": "9",
      "line": "2014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158358@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "9",
      "line": "2015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158495@macro@EXTI_RTSR_TR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7_Pos",
    "location": {
      "column": "9",
      "line": "2016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158576@macro@EXTI_RTSR_TR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7_Msk",
    "location": {
      "column": "9",
      "line": "2017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158676@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "9",
      "line": "2018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158813@macro@EXTI_RTSR_TR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8_Pos",
    "location": {
      "column": "9",
      "line": "2019",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158894@macro@EXTI_RTSR_TR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8_Msk",
    "location": {
      "column": "9",
      "line": "2020",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@158994@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "9",
      "line": "2021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159131@macro@EXTI_RTSR_TR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9_Pos",
    "location": {
      "column": "9",
      "line": "2022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159212@macro@EXTI_RTSR_TR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9_Msk",
    "location": {
      "column": "9",
      "line": "2023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159312@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "9",
      "line": "2024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159449@macro@EXTI_RTSR_TR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10_Pos",
    "location": {
      "column": "9",
      "line": "2025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159530@macro@EXTI_RTSR_TR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10_Msk",
    "location": {
      "column": "9",
      "line": "2026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159630@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "9",
      "line": "2027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159768@macro@EXTI_RTSR_TR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11_Pos",
    "location": {
      "column": "9",
      "line": "2028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159849@macro@EXTI_RTSR_TR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11_Msk",
    "location": {
      "column": "9",
      "line": "2029",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@159949@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "9",
      "line": "2030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160087@macro@EXTI_RTSR_TR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12_Pos",
    "location": {
      "column": "9",
      "line": "2031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160168@macro@EXTI_RTSR_TR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12_Msk",
    "location": {
      "column": "9",
      "line": "2032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160268@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "9",
      "line": "2033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160406@macro@EXTI_RTSR_TR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13_Pos",
    "location": {
      "column": "9",
      "line": "2034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160487@macro@EXTI_RTSR_TR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13_Msk",
    "location": {
      "column": "9",
      "line": "2035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160587@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "9",
      "line": "2036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160725@macro@EXTI_RTSR_TR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14_Pos",
    "location": {
      "column": "9",
      "line": "2037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160806@macro@EXTI_RTSR_TR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14_Msk",
    "location": {
      "column": "9",
      "line": "2038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@160906@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "9",
      "line": "2039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161044@macro@EXTI_RTSR_TR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15_Pos",
    "location": {
      "column": "9",
      "line": "2040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161125@macro@EXTI_RTSR_TR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15_Msk",
    "location": {
      "column": "9",
      "line": "2041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161225@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "9",
      "line": "2042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161363@macro@EXTI_RTSR_TR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16_Pos",
    "location": {
      "column": "9",
      "line": "2043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161444@macro@EXTI_RTSR_TR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16_Msk",
    "location": {
      "column": "9",
      "line": "2044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161544@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "9",
      "line": "2045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161682@macro@EXTI_RTSR_TR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17_Pos",
    "location": {
      "column": "9",
      "line": "2046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161763@macro@EXTI_RTSR_TR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17_Msk",
    "location": {
      "column": "9",
      "line": "2047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@161863@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "9",
      "line": "2048",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162001@macro@EXTI_RTSR_TR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18_Pos",
    "location": {
      "column": "9",
      "line": "2049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162082@macro@EXTI_RTSR_TR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18_Msk",
    "location": {
      "column": "9",
      "line": "2050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162182@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "9",
      "line": "2051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162320@macro@EXTI_RTSR_TR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19_Pos",
    "location": {
      "column": "9",
      "line": "2052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162401@macro@EXTI_RTSR_TR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19_Msk",
    "location": {
      "column": "9",
      "line": "2053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162501@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "9",
      "line": "2054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162639@macro@EXTI_RTSR_TR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20_Pos",
    "location": {
      "column": "9",
      "line": "2055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162720@macro@EXTI_RTSR_TR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20_Msk",
    "location": {
      "column": "9",
      "line": "2056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162820@macro@EXTI_RTSR_TR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20",
    "location": {
      "column": "9",
      "line": "2057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@162958@macro@EXTI_RTSR_TR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21_Pos",
    "location": {
      "column": "9",
      "line": "2058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163039@macro@EXTI_RTSR_TR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21_Msk",
    "location": {
      "column": "9",
      "line": "2059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163139@macro@EXTI_RTSR_TR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21",
    "location": {
      "column": "9",
      "line": "2060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163277@macro@EXTI_RTSR_TR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22_Pos",
    "location": {
      "column": "9",
      "line": "2061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163358@macro@EXTI_RTSR_TR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22_Msk",
    "location": {
      "column": "9",
      "line": "2062",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163458@macro@EXTI_RTSR_TR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22",
    "location": {
      "column": "9",
      "line": "2063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_RTSR_TR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163680@macro@EXTI_FTSR_TR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0_Pos",
    "location": {
      "column": "9",
      "line": "2066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163761@macro@EXTI_FTSR_TR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0_Msk",
    "location": {
      "column": "9",
      "line": "2067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163861@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "9",
      "line": "2068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@163999@macro@EXTI_FTSR_TR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1_Pos",
    "location": {
      "column": "9",
      "line": "2069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164080@macro@EXTI_FTSR_TR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1_Msk",
    "location": {
      "column": "9",
      "line": "2070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164180@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "9",
      "line": "2071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164318@macro@EXTI_FTSR_TR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2_Pos",
    "location": {
      "column": "9",
      "line": "2072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164399@macro@EXTI_FTSR_TR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2_Msk",
    "location": {
      "column": "9",
      "line": "2073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164499@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "9",
      "line": "2074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164637@macro@EXTI_FTSR_TR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3_Pos",
    "location": {
      "column": "9",
      "line": "2075",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164718@macro@EXTI_FTSR_TR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3_Msk",
    "location": {
      "column": "9",
      "line": "2076",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164818@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "9",
      "line": "2077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@164956@macro@EXTI_FTSR_TR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4_Pos",
    "location": {
      "column": "9",
      "line": "2078",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165037@macro@EXTI_FTSR_TR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4_Msk",
    "location": {
      "column": "9",
      "line": "2079",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165137@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "9",
      "line": "2080",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165275@macro@EXTI_FTSR_TR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5_Pos",
    "location": {
      "column": "9",
      "line": "2081",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165356@macro@EXTI_FTSR_TR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5_Msk",
    "location": {
      "column": "9",
      "line": "2082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165456@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "9",
      "line": "2083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165594@macro@EXTI_FTSR_TR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6_Pos",
    "location": {
      "column": "9",
      "line": "2084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165675@macro@EXTI_FTSR_TR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6_Msk",
    "location": {
      "column": "9",
      "line": "2085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165775@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "9",
      "line": "2086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165913@macro@EXTI_FTSR_TR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7_Pos",
    "location": {
      "column": "9",
      "line": "2087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@165994@macro@EXTI_FTSR_TR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7_Msk",
    "location": {
      "column": "9",
      "line": "2088",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166094@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "9",
      "line": "2089",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166232@macro@EXTI_FTSR_TR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8_Pos",
    "location": {
      "column": "9",
      "line": "2090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166313@macro@EXTI_FTSR_TR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8_Msk",
    "location": {
      "column": "9",
      "line": "2091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166413@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "9",
      "line": "2092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166551@macro@EXTI_FTSR_TR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9_Pos",
    "location": {
      "column": "9",
      "line": "2093",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166632@macro@EXTI_FTSR_TR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9_Msk",
    "location": {
      "column": "9",
      "line": "2094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166732@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "9",
      "line": "2095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166870@macro@EXTI_FTSR_TR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10_Pos",
    "location": {
      "column": "9",
      "line": "2096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@166951@macro@EXTI_FTSR_TR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10_Msk",
    "location": {
      "column": "9",
      "line": "2097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167051@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "9",
      "line": "2098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167190@macro@EXTI_FTSR_TR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11_Pos",
    "location": {
      "column": "9",
      "line": "2099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167271@macro@EXTI_FTSR_TR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11_Msk",
    "location": {
      "column": "9",
      "line": "2100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167371@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "9",
      "line": "2101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167510@macro@EXTI_FTSR_TR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12_Pos",
    "location": {
      "column": "9",
      "line": "2102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167591@macro@EXTI_FTSR_TR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12_Msk",
    "location": {
      "column": "9",
      "line": "2103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167691@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "9",
      "line": "2104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167830@macro@EXTI_FTSR_TR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13_Pos",
    "location": {
      "column": "9",
      "line": "2105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@167911@macro@EXTI_FTSR_TR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13_Msk",
    "location": {
      "column": "9",
      "line": "2106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168011@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "9",
      "line": "2107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168150@macro@EXTI_FTSR_TR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14_Pos",
    "location": {
      "column": "9",
      "line": "2108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168231@macro@EXTI_FTSR_TR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14_Msk",
    "location": {
      "column": "9",
      "line": "2109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168331@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "9",
      "line": "2110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168470@macro@EXTI_FTSR_TR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15_Pos",
    "location": {
      "column": "9",
      "line": "2111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168551@macro@EXTI_FTSR_TR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15_Msk",
    "location": {
      "column": "9",
      "line": "2112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168651@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "9",
      "line": "2113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168790@macro@EXTI_FTSR_TR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16_Pos",
    "location": {
      "column": "9",
      "line": "2114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168871@macro@EXTI_FTSR_TR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16_Msk",
    "location": {
      "column": "9",
      "line": "2115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@168971@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "9",
      "line": "2116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169110@macro@EXTI_FTSR_TR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17_Pos",
    "location": {
      "column": "9",
      "line": "2117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169191@macro@EXTI_FTSR_TR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17_Msk",
    "location": {
      "column": "9",
      "line": "2118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169291@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "9",
      "line": "2119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169430@macro@EXTI_FTSR_TR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18_Pos",
    "location": {
      "column": "9",
      "line": "2120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169511@macro@EXTI_FTSR_TR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18_Msk",
    "location": {
      "column": "9",
      "line": "2121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169611@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "9",
      "line": "2122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169750@macro@EXTI_FTSR_TR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19_Pos",
    "location": {
      "column": "9",
      "line": "2123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169831@macro@EXTI_FTSR_TR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19_Msk",
    "location": {
      "column": "9",
      "line": "2124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@169931@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "9",
      "line": "2125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170070@macro@EXTI_FTSR_TR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20_Pos",
    "location": {
      "column": "9",
      "line": "2126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170151@macro@EXTI_FTSR_TR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20_Msk",
    "location": {
      "column": "9",
      "line": "2127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170251@macro@EXTI_FTSR_TR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20",
    "location": {
      "column": "9",
      "line": "2128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170390@macro@EXTI_FTSR_TR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21_Pos",
    "location": {
      "column": "9",
      "line": "2129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170471@macro@EXTI_FTSR_TR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21_Msk",
    "location": {
      "column": "9",
      "line": "2130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170571@macro@EXTI_FTSR_TR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21",
    "location": {
      "column": "9",
      "line": "2131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170710@macro@EXTI_FTSR_TR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22_Pos",
    "location": {
      "column": "9",
      "line": "2132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170791@macro@EXTI_FTSR_TR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22_Msk",
    "location": {
      "column": "9",
      "line": "2133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@170891@macro@EXTI_FTSR_TR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22",
    "location": {
      "column": "9",
      "line": "2134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_FTSR_TR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171114@macro@EXTI_SWIER_SWIER0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0_Pos",
    "location": {
      "column": "9",
      "line": "2137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171195@macro@EXTI_SWIER_SWIER0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0_Msk",
    "location": {
      "column": "9",
      "line": "2138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171295@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "9",
      "line": "2139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171412@macro@EXTI_SWIER_SWIER1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1_Pos",
    "location": {
      "column": "9",
      "line": "2140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171493@macro@EXTI_SWIER_SWIER1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1_Msk",
    "location": {
      "column": "9",
      "line": "2141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171593@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "9",
      "line": "2142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171710@macro@EXTI_SWIER_SWIER2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2_Pos",
    "location": {
      "column": "9",
      "line": "2143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171791@macro@EXTI_SWIER_SWIER2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2_Msk",
    "location": {
      "column": "9",
      "line": "2144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@171891@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "9",
      "line": "2145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172008@macro@EXTI_SWIER_SWIER3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3_Pos",
    "location": {
      "column": "9",
      "line": "2146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172089@macro@EXTI_SWIER_SWIER3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3_Msk",
    "location": {
      "column": "9",
      "line": "2147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172189@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "9",
      "line": "2148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172306@macro@EXTI_SWIER_SWIER4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4_Pos",
    "location": {
      "column": "9",
      "line": "2149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172387@macro@EXTI_SWIER_SWIER4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4_Msk",
    "location": {
      "column": "9",
      "line": "2150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172487@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "9",
      "line": "2151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172604@macro@EXTI_SWIER_SWIER5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5_Pos",
    "location": {
      "column": "9",
      "line": "2152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172685@macro@EXTI_SWIER_SWIER5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5_Msk",
    "location": {
      "column": "9",
      "line": "2153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172785@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "9",
      "line": "2154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172902@macro@EXTI_SWIER_SWIER6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6_Pos",
    "location": {
      "column": "9",
      "line": "2155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@172983@macro@EXTI_SWIER_SWIER6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6_Msk",
    "location": {
      "column": "9",
      "line": "2156",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173083@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "9",
      "line": "2157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173200@macro@EXTI_SWIER_SWIER7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7_Pos",
    "location": {
      "column": "9",
      "line": "2158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173281@macro@EXTI_SWIER_SWIER7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7_Msk",
    "location": {
      "column": "9",
      "line": "2159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173381@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "9",
      "line": "2160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173498@macro@EXTI_SWIER_SWIER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8_Pos",
    "location": {
      "column": "9",
      "line": "2161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173579@macro@EXTI_SWIER_SWIER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8_Msk",
    "location": {
      "column": "9",
      "line": "2162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173679@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "9",
      "line": "2163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173796@macro@EXTI_SWIER_SWIER9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9_Pos",
    "location": {
      "column": "9",
      "line": "2164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173877@macro@EXTI_SWIER_SWIER9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9_Msk",
    "location": {
      "column": "9",
      "line": "2165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@173977@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "9",
      "line": "2166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174094@macro@EXTI_SWIER_SWIER10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10_Pos",
    "location": {
      "column": "9",
      "line": "2167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174175@macro@EXTI_SWIER_SWIER10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10_Msk",
    "location": {
      "column": "9",
      "line": "2168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174275@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "9",
      "line": "2169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174393@macro@EXTI_SWIER_SWIER11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11_Pos",
    "location": {
      "column": "9",
      "line": "2170",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174474@macro@EXTI_SWIER_SWIER11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11_Msk",
    "location": {
      "column": "9",
      "line": "2171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174574@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "9",
      "line": "2172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174692@macro@EXTI_SWIER_SWIER12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12_Pos",
    "location": {
      "column": "9",
      "line": "2173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174773@macro@EXTI_SWIER_SWIER12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12_Msk",
    "location": {
      "column": "9",
      "line": "2174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174873@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "9",
      "line": "2175",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@174991@macro@EXTI_SWIER_SWIER13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13_Pos",
    "location": {
      "column": "9",
      "line": "2176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175072@macro@EXTI_SWIER_SWIER13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13_Msk",
    "location": {
      "column": "9",
      "line": "2177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175172@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "9",
      "line": "2178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175290@macro@EXTI_SWIER_SWIER14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14_Pos",
    "location": {
      "column": "9",
      "line": "2179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175371@macro@EXTI_SWIER_SWIER14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14_Msk",
    "location": {
      "column": "9",
      "line": "2180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175471@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "9",
      "line": "2181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175589@macro@EXTI_SWIER_SWIER15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15_Pos",
    "location": {
      "column": "9",
      "line": "2182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175670@macro@EXTI_SWIER_SWIER15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15_Msk",
    "location": {
      "column": "9",
      "line": "2183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175770@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "9",
      "line": "2184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175888@macro@EXTI_SWIER_SWIER16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16_Pos",
    "location": {
      "column": "9",
      "line": "2185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@175969@macro@EXTI_SWIER_SWIER16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16_Msk",
    "location": {
      "column": "9",
      "line": "2186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176069@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "9",
      "line": "2187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176187@macro@EXTI_SWIER_SWIER17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17_Pos",
    "location": {
      "column": "9",
      "line": "2188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176268@macro@EXTI_SWIER_SWIER17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17_Msk",
    "location": {
      "column": "9",
      "line": "2189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176368@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "9",
      "line": "2190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176486@macro@EXTI_SWIER_SWIER18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18_Pos",
    "location": {
      "column": "9",
      "line": "2191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176567@macro@EXTI_SWIER_SWIER18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18_Msk",
    "location": {
      "column": "9",
      "line": "2192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176667@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "9",
      "line": "2193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176785@macro@EXTI_SWIER_SWIER19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19_Pos",
    "location": {
      "column": "9",
      "line": "2194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176866@macro@EXTI_SWIER_SWIER19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19_Msk",
    "location": {
      "column": "9",
      "line": "2195",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@176966@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "9",
      "line": "2196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177084@macro@EXTI_SWIER_SWIER20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20_Pos",
    "location": {
      "column": "9",
      "line": "2197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177165@macro@EXTI_SWIER_SWIER20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20_Msk",
    "location": {
      "column": "9",
      "line": "2198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177265@macro@EXTI_SWIER_SWIER20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20",
    "location": {
      "column": "9",
      "line": "2199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177383@macro@EXTI_SWIER_SWIER21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21_Pos",
    "location": {
      "column": "9",
      "line": "2200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177464@macro@EXTI_SWIER_SWIER21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21_Msk",
    "location": {
      "column": "9",
      "line": "2201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177564@macro@EXTI_SWIER_SWIER21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21",
    "location": {
      "column": "9",
      "line": "2202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177682@macro@EXTI_SWIER_SWIER22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22_Pos",
    "location": {
      "column": "9",
      "line": "2203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177763@macro@EXTI_SWIER_SWIER22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22_Msk",
    "location": {
      "column": "9",
      "line": "2204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@177863@macro@EXTI_SWIER_SWIER22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22",
    "location": {
      "column": "9",
      "line": "2205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_SWIER_SWIER22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178065@macro@EXTI_PR_PR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0_Pos",
    "location": {
      "column": "9",
      "line": "2208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178146@macro@EXTI_PR_PR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0_Msk",
    "location": {
      "column": "9",
      "line": "2209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178246@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "9",
      "line": "2210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178357@macro@EXTI_PR_PR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1_Pos",
    "location": {
      "column": "9",
      "line": "2211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178438@macro@EXTI_PR_PR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1_Msk",
    "location": {
      "column": "9",
      "line": "2212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178538@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "9",
      "line": "2213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178649@macro@EXTI_PR_PR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2_Pos",
    "location": {
      "column": "9",
      "line": "2214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178730@macro@EXTI_PR_PR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2_Msk",
    "location": {
      "column": "9",
      "line": "2215",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178830@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "9",
      "line": "2216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@178941@macro@EXTI_PR_PR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3_Pos",
    "location": {
      "column": "9",
      "line": "2217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179022@macro@EXTI_PR_PR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3_Msk",
    "location": {
      "column": "9",
      "line": "2218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179122@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "9",
      "line": "2219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179233@macro@EXTI_PR_PR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4_Pos",
    "location": {
      "column": "9",
      "line": "2220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179314@macro@EXTI_PR_PR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4_Msk",
    "location": {
      "column": "9",
      "line": "2221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179414@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "9",
      "line": "2222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179525@macro@EXTI_PR_PR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5_Pos",
    "location": {
      "column": "9",
      "line": "2223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179606@macro@EXTI_PR_PR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5_Msk",
    "location": {
      "column": "9",
      "line": "2224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179706@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "9",
      "line": "2225",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179817@macro@EXTI_PR_PR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6_Pos",
    "location": {
      "column": "9",
      "line": "2226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179898@macro@EXTI_PR_PR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6_Msk",
    "location": {
      "column": "9",
      "line": "2227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@179998@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "9",
      "line": "2228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180109@macro@EXTI_PR_PR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7_Pos",
    "location": {
      "column": "9",
      "line": "2229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180190@macro@EXTI_PR_PR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7_Msk",
    "location": {
      "column": "9",
      "line": "2230",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180290@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "9",
      "line": "2231",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180401@macro@EXTI_PR_PR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8_Pos",
    "location": {
      "column": "9",
      "line": "2232",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180482@macro@EXTI_PR_PR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8_Msk",
    "location": {
      "column": "9",
      "line": "2233",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180582@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "9",
      "line": "2234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180693@macro@EXTI_PR_PR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9_Pos",
    "location": {
      "column": "9",
      "line": "2235",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180774@macro@EXTI_PR_PR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9_Msk",
    "location": {
      "column": "9",
      "line": "2236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180874@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "9",
      "line": "2237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@180985@macro@EXTI_PR_PR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10_Pos",
    "location": {
      "column": "9",
      "line": "2238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181066@macro@EXTI_PR_PR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10_Msk",
    "location": {
      "column": "9",
      "line": "2239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181166@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "9",
      "line": "2240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181278@macro@EXTI_PR_PR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11_Pos",
    "location": {
      "column": "9",
      "line": "2241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181359@macro@EXTI_PR_PR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11_Msk",
    "location": {
      "column": "9",
      "line": "2242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181459@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "9",
      "line": "2243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181571@macro@EXTI_PR_PR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12_Pos",
    "location": {
      "column": "9",
      "line": "2244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181652@macro@EXTI_PR_PR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12_Msk",
    "location": {
      "column": "9",
      "line": "2245",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181752@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "9",
      "line": "2246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181864@macro@EXTI_PR_PR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13_Pos",
    "location": {
      "column": "9",
      "line": "2247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@181945@macro@EXTI_PR_PR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13_Msk",
    "location": {
      "column": "9",
      "line": "2248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182045@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "9",
      "line": "2249",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182157@macro@EXTI_PR_PR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14_Pos",
    "location": {
      "column": "9",
      "line": "2250",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182238@macro@EXTI_PR_PR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14_Msk",
    "location": {
      "column": "9",
      "line": "2251",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182338@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "9",
      "line": "2252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182450@macro@EXTI_PR_PR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15_Pos",
    "location": {
      "column": "9",
      "line": "2253",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182531@macro@EXTI_PR_PR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15_Msk",
    "location": {
      "column": "9",
      "line": "2254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182631@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "9",
      "line": "2255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182743@macro@EXTI_PR_PR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16_Pos",
    "location": {
      "column": "9",
      "line": "2256",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182824@macro@EXTI_PR_PR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16_Msk",
    "location": {
      "column": "9",
      "line": "2257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@182924@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "9",
      "line": "2258",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183036@macro@EXTI_PR_PR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17_Pos",
    "location": {
      "column": "9",
      "line": "2259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183117@macro@EXTI_PR_PR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17_Msk",
    "location": {
      "column": "9",
      "line": "2260",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183217@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "9",
      "line": "2261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183329@macro@EXTI_PR_PR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18_Pos",
    "location": {
      "column": "9",
      "line": "2262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183410@macro@EXTI_PR_PR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18_Msk",
    "location": {
      "column": "9",
      "line": "2263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183510@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "9",
      "line": "2264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183622@macro@EXTI_PR_PR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19_Pos",
    "location": {
      "column": "9",
      "line": "2265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183703@macro@EXTI_PR_PR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19_Msk",
    "location": {
      "column": "9",
      "line": "2266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183803@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "9",
      "line": "2267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183915@macro@EXTI_PR_PR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20_Pos",
    "location": {
      "column": "9",
      "line": "2268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@183996@macro@EXTI_PR_PR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20_Msk",
    "location": {
      "column": "9",
      "line": "2269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184096@macro@EXTI_PR_PR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20",
    "location": {
      "column": "9",
      "line": "2270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184208@macro@EXTI_PR_PR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21_Pos",
    "location": {
      "column": "9",
      "line": "2271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184289@macro@EXTI_PR_PR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21_Msk",
    "location": {
      "column": "9",
      "line": "2272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184389@macro@EXTI_PR_PR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21",
    "location": {
      "column": "9",
      "line": "2273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184501@macro@EXTI_PR_PR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22_Pos",
    "location": {
      "column": "9",
      "line": "2274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184582@macro@EXTI_PR_PR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22_Msk",
    "location": {
      "column": "9",
      "line": "2275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@184682@macro@EXTI_PR_PR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22",
    "location": {
      "column": "9",
      "line": "2276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "EXTI_PR_PR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185288@macro@FLASH_ACR_LATENCY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_Pos",
    "location": {
      "column": "9",
      "line": "2284",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185369@macro@FLASH_ACR_LATENCY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_Msk",
    "location": {
      "column": "9",
      "line": "2285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185469@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "9",
      "line": "2286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185550@macro@FLASH_ACR_LATENCY_0WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0WS",
    "location": {
      "column": "9",
      "line": "2287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_0WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185631@macro@FLASH_ACR_LATENCY_1WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1WS",
    "location": {
      "column": "9",
      "line": "2288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_1WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185712@macro@FLASH_ACR_LATENCY_2WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2WS",
    "location": {
      "column": "9",
      "line": "2289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_2WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185793@macro@FLASH_ACR_LATENCY_3WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_3WS",
    "location": {
      "column": "9",
      "line": "2290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_3WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185874@macro@FLASH_ACR_LATENCY_4WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_4WS",
    "location": {
      "column": "9",
      "line": "2291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_4WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@185955@macro@FLASH_ACR_LATENCY_5WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_5WS",
    "location": {
      "column": "9",
      "line": "2292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_5WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186036@macro@FLASH_ACR_LATENCY_6WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_6WS",
    "location": {
      "column": "9",
      "line": "2293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_6WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186117@macro@FLASH_ACR_LATENCY_7WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_7WS",
    "location": {
      "column": "9",
      "line": "2294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_LATENCY_7WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186200@macro@FLASH_ACR_PRFTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN_Pos",
    "location": {
      "column": "9",
      "line": "2296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_PRFTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186281@macro@FLASH_ACR_PRFTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN_Msk",
    "location": {
      "column": "9",
      "line": "2297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_PRFTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186381@macro@FLASH_ACR_PRFTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN",
    "location": {
      "column": "9",
      "line": "2298",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_PRFTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186462@macro@FLASH_ACR_ICEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN_Pos",
    "location": {
      "column": "9",
      "line": "2299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_ICEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186543@macro@FLASH_ACR_ICEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN_Msk",
    "location": {
      "column": "9",
      "line": "2300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_ICEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186643@macro@FLASH_ACR_ICEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN",
    "location": {
      "column": "9",
      "line": "2301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_ICEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186724@macro@FLASH_ACR_DCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN_Pos",
    "location": {
      "column": "9",
      "line": "2302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_DCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186805@macro@FLASH_ACR_DCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN_Msk",
    "location": {
      "column": "9",
      "line": "2303",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_DCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186905@macro@FLASH_ACR_DCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN",
    "location": {
      "column": "9",
      "line": "2304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_DCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@186986@macro@FLASH_ACR_ICRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST_Pos",
    "location": {
      "column": "9",
      "line": "2305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_ICRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187067@macro@FLASH_ACR_ICRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST_Msk",
    "location": {
      "column": "9",
      "line": "2306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_ICRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187167@macro@FLASH_ACR_ICRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST",
    "location": {
      "column": "9",
      "line": "2307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_ICRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187248@macro@FLASH_ACR_DCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST_Pos",
    "location": {
      "column": "9",
      "line": "2308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_DCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187329@macro@FLASH_ACR_DCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST_Msk",
    "location": {
      "column": "9",
      "line": "2309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_DCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187429@macro@FLASH_ACR_DCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST",
    "location": {
      "column": "9",
      "line": "2310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_DCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187510@macro@FLASH_ACR_BYTE0_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "2311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187591@macro@FLASH_ACR_BYTE0_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "2312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187694@macro@FLASH_ACR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "2313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187775@macro@FLASH_ACR_BYTE2_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "2314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187856@macro@FLASH_ACR_BYTE2_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "2315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@187961@macro@FLASH_ACR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "2316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188126@macro@FLASH_SR_EOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP_Pos",
    "location": {
      "column": "9",
      "line": "2319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_EOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188207@macro@FLASH_SR_EOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP_Msk",
    "location": {
      "column": "9",
      "line": "2320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_EOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188307@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "9",
      "line": "2321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188388@macro@FLASH_SR_SOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP_Pos",
    "location": {
      "column": "9",
      "line": "2322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_SOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188469@macro@FLASH_SR_SOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP_Msk",
    "location": {
      "column": "9",
      "line": "2323",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_SOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188569@macro@FLASH_SR_SOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP",
    "location": {
      "column": "9",
      "line": "2324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_SOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188650@macro@FLASH_SR_WRPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR_Pos",
    "location": {
      "column": "9",
      "line": "2325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_WRPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188731@macro@FLASH_SR_WRPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR_Msk",
    "location": {
      "column": "9",
      "line": "2326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_WRPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188831@macro@FLASH_SR_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR",
    "location": {
      "column": "9",
      "line": "2327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188912@macro@FLASH_SR_PGAERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR_Pos",
    "location": {
      "column": "9",
      "line": "2328",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGAERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@188993@macro@FLASH_SR_PGAERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR_Msk",
    "location": {
      "column": "9",
      "line": "2329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGAERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189093@macro@FLASH_SR_PGAERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR",
    "location": {
      "column": "9",
      "line": "2330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGAERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189174@macro@FLASH_SR_PGPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR_Pos",
    "location": {
      "column": "9",
      "line": "2331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189255@macro@FLASH_SR_PGPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR_Msk",
    "location": {
      "column": "9",
      "line": "2332",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189355@macro@FLASH_SR_PGPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR",
    "location": {
      "column": "9",
      "line": "2333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189436@macro@FLASH_SR_PGSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR_Pos",
    "location": {
      "column": "9",
      "line": "2334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189517@macro@FLASH_SR_PGSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR_Msk",
    "location": {
      "column": "9",
      "line": "2335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189617@macro@FLASH_SR_PGSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR",
    "location": {
      "column": "9",
      "line": "2336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_PGSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189698@macro@FLASH_SR_RDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_RDERR_Pos",
    "location": {
      "column": "9",
      "line": "2337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_RDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189778@macro@FLASH_SR_RDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_RDERR_Msk",
    "location": {
      "column": "9",
      "line": "2338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_RDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189878@macro@FLASH_SR_RDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_RDERR",
    "location": {
      "column": "9",
      "line": "2339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_RDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@189957@macro@FLASH_SR_BSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY_Pos",
    "location": {
      "column": "9",
      "line": "2340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_BSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190038@macro@FLASH_SR_BSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY_Msk",
    "location": {
      "column": "9",
      "line": "2341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_BSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190138@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "9",
      "line": "2342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190303@macro@FLASH_CR_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG_Pos",
    "location": {
      "column": "9",
      "line": "2345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190384@macro@FLASH_CR_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG_Msk",
    "location": {
      "column": "9",
      "line": "2346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190484@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "9",
      "line": "2347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190565@macro@FLASH_CR_SER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER_Pos",
    "location": {
      "column": "9",
      "line": "2348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190646@macro@FLASH_CR_SER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER_Msk",
    "location": {
      "column": "9",
      "line": "2349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190746@macro@FLASH_CR_SER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER",
    "location": {
      "column": "9",
      "line": "2350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190827@macro@FLASH_CR_MER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER_Pos",
    "location": {
      "column": "9",
      "line": "2351",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_MER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@190908@macro@FLASH_CR_MER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER_Msk",
    "location": {
      "column": "9",
      "line": "2352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_MER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191008@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "9",
      "line": "2353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191089@macro@FLASH_CR_SNB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_Pos",
    "location": {
      "column": "9",
      "line": "2354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191170@macro@FLASH_CR_SNB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_Msk",
    "location": {
      "column": "9",
      "line": "2355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191270@macro@FLASH_CR_SNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB",
    "location": {
      "column": "9",
      "line": "2356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191351@macro@FLASH_CR_SNB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_0",
    "location": {
      "column": "9",
      "line": "2357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191451@macro@FLASH_CR_SNB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_1",
    "location": {
      "column": "9",
      "line": "2358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191551@macro@FLASH_CR_SNB_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_2",
    "location": {
      "column": "9",
      "line": "2359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191651@macro@FLASH_CR_SNB_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_3",
    "location": {
      "column": "9",
      "line": "2360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191751@macro@FLASH_CR_SNB_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_4",
    "location": {
      "column": "9",
      "line": "2361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_SNB_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191851@macro@FLASH_CR_PSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_Pos",
    "location": {
      "column": "9",
      "line": "2362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@191932@macro@FLASH_CR_PSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_Msk",
    "location": {
      "column": "9",
      "line": "2363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192032@macro@FLASH_CR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE",
    "location": {
      "column": "9",
      "line": "2364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192113@macro@FLASH_CR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "2365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192213@macro@FLASH_CR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "2366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192313@macro@FLASH_CR_STRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT_Pos",
    "location": {
      "column": "9",
      "line": "2367",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_STRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192394@macro@FLASH_CR_STRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT_Msk",
    "location": {
      "column": "9",
      "line": "2368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_STRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192494@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "9",
      "line": "2369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192575@macro@FLASH_CR_EOPIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE_Pos",
    "location": {
      "column": "9",
      "line": "2370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_EOPIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192656@macro@FLASH_CR_EOPIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE_Msk",
    "location": {
      "column": "9",
      "line": "2371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_EOPIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192756@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "9",
      "line": "2372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192837@macro@FLASH_CR_LOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK_Pos",
    "location": {
      "column": "9",
      "line": "2373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_LOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@192918@macro@FLASH_CR_LOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK_Msk",
    "location": {
      "column": "9",
      "line": "2374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_LOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193018@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "9",
      "line": "2375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193183@macro@FLASH_OPTCR_OPTLOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK_Pos",
    "location": {
      "column": "9",
      "line": "2378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193264@macro@FLASH_OPTCR_OPTLOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK_Msk",
    "location": {
      "column": "9",
      "line": "2379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193364@macro@FLASH_OPTCR_OPTLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK",
    "location": {
      "column": "9",
      "line": "2380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193445@macro@FLASH_OPTCR_OPTSTRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT_Pos",
    "location": {
      "column": "9",
      "line": "2381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193526@macro@FLASH_OPTCR_OPTSTRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT_Msk",
    "location": {
      "column": "9",
      "line": "2382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193626@macro@FLASH_OPTCR_OPTSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT",
    "location": {
      "column": "9",
      "line": "2383",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193709@macro@FLASH_OPTCR_BOR_LEV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_0",
    "location": {
      "column": "9",
      "line": "2385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193790@macro@FLASH_OPTCR_BOR_LEV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_1",
    "location": {
      "column": "9",
      "line": "2386",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193871@macro@FLASH_OPTCR_BOR_LEV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_Pos",
    "location": {
      "column": "9",
      "line": "2387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@193952@macro@FLASH_OPTCR_BOR_LEV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_Msk",
    "location": {
      "column": "9",
      "line": "2388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194052@macro@FLASH_OPTCR_BOR_LEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV",
    "location": {
      "column": "9",
      "line": "2389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194133@macro@FLASH_OPTCR_WDG_SW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW_Pos",
    "location": {
      "column": "9",
      "line": "2390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_WDG_SW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194214@macro@FLASH_OPTCR_WDG_SW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW_Msk",
    "location": {
      "column": "9",
      "line": "2391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_WDG_SW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194314@macro@FLASH_OPTCR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW",
    "location": {
      "column": "9",
      "line": "2392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194395@macro@FLASH_OPTCR_nRST_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP_Pos",
    "location": {
      "column": "9",
      "line": "2393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194476@macro@FLASH_OPTCR_nRST_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP_Msk",
    "location": {
      "column": "9",
      "line": "2394",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194576@macro@FLASH_OPTCR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP",
    "location": {
      "column": "9",
      "line": "2395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194657@macro@FLASH_OPTCR_nRST_STDBY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY_Pos",
    "location": {
      "column": "9",
      "line": "2396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194738@macro@FLASH_OPTCR_nRST_STDBY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY_Msk",
    "location": {
      "column": "9",
      "line": "2397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194838@macro@FLASH_OPTCR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY",
    "location": {
      "column": "9",
      "line": "2398",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@194919@macro@FLASH_OPTCR_RDP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_Pos",
    "location": {
      "column": "9",
      "line": "2399",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195000@macro@FLASH_OPTCR_RDP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_Msk",
    "location": {
      "column": "9",
      "line": "2400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195100@macro@FLASH_OPTCR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP",
    "location": {
      "column": "9",
      "line": "2401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195181@macro@FLASH_OPTCR_RDP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_0",
    "location": {
      "column": "9",
      "line": "2402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195281@macro@FLASH_OPTCR_RDP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_1",
    "location": {
      "column": "9",
      "line": "2403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195381@macro@FLASH_OPTCR_RDP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_2",
    "location": {
      "column": "9",
      "line": "2404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195481@macro@FLASH_OPTCR_RDP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_3",
    "location": {
      "column": "9",
      "line": "2405",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195581@macro@FLASH_OPTCR_RDP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_4",
    "location": {
      "column": "9",
      "line": "2406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195681@macro@FLASH_OPTCR_RDP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_5",
    "location": {
      "column": "9",
      "line": "2407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195781@macro@FLASH_OPTCR_RDP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_6",
    "location": {
      "column": "9",
      "line": "2408",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195881@macro@FLASH_OPTCR_RDP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_7",
    "location": {
      "column": "9",
      "line": "2409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_RDP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@195981@macro@FLASH_OPTCR_nWRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_Pos",
    "location": {
      "column": "9",
      "line": "2410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196062@macro@FLASH_OPTCR_nWRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_Msk",
    "location": {
      "column": "9",
      "line": "2411",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196162@macro@FLASH_OPTCR_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP",
    "location": {
      "column": "9",
      "line": "2412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196243@macro@FLASH_OPTCR_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_0",
    "location": {
      "column": "9",
      "line": "2413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196324@macro@FLASH_OPTCR_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_1",
    "location": {
      "column": "9",
      "line": "2414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196405@macro@FLASH_OPTCR_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_2",
    "location": {
      "column": "9",
      "line": "2415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196486@macro@FLASH_OPTCR_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_3",
    "location": {
      "column": "9",
      "line": "2416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196567@macro@FLASH_OPTCR_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_4",
    "location": {
      "column": "9",
      "line": "2417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196648@macro@FLASH_OPTCR_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_5",
    "location": {
      "column": "9",
      "line": "2418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196729@macro@FLASH_OPTCR_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_6",
    "location": {
      "column": "9",
      "line": "2419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196810@macro@FLASH_OPTCR_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_7",
    "location": {
      "column": "9",
      "line": "2420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196891@macro@FLASH_OPTCR_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_8",
    "location": {
      "column": "9",
      "line": "2421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@196972@macro@FLASH_OPTCR_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_9",
    "location": {
      "column": "9",
      "line": "2422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197053@macro@FLASH_OPTCR_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_10",
    "location": {
      "column": "9",
      "line": "2423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197134@macro@FLASH_OPTCR_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_11",
    "location": {
      "column": "9",
      "line": "2424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197344@macro@FLASH_OPTCR1_nWRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_Pos",
    "location": {
      "column": "9",
      "line": "2427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197425@macro@FLASH_OPTCR1_nWRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_Msk",
    "location": {
      "column": "9",
      "line": "2428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197525@macro@FLASH_OPTCR1_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP",
    "location": {
      "column": "9",
      "line": "2429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197606@macro@FLASH_OPTCR1_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_0",
    "location": {
      "column": "9",
      "line": "2430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197706@macro@FLASH_OPTCR1_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_1",
    "location": {
      "column": "9",
      "line": "2431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197806@macro@FLASH_OPTCR1_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_2",
    "location": {
      "column": "9",
      "line": "2432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@197906@macro@FLASH_OPTCR1_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_3",
    "location": {
      "column": "9",
      "line": "2433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198006@macro@FLASH_OPTCR1_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_4",
    "location": {
      "column": "9",
      "line": "2434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198106@macro@FLASH_OPTCR1_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_5",
    "location": {
      "column": "9",
      "line": "2435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198206@macro@FLASH_OPTCR1_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_6",
    "location": {
      "column": "9",
      "line": "2436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198306@macro@FLASH_OPTCR1_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_7",
    "location": {
      "column": "9",
      "line": "2437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198406@macro@FLASH_OPTCR1_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_8",
    "location": {
      "column": "9",
      "line": "2438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198506@macro@FLASH_OPTCR1_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_9",
    "location": {
      "column": "9",
      "line": "2439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198606@macro@FLASH_OPTCR1_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_10",
    "location": {
      "column": "9",
      "line": "2440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@198706@macro@FLASH_OPTCR1_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_11",
    "location": {
      "column": "9",
      "line": "2441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199300@macro@GPIO_MODER_MODER0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_Pos",
    "location": {
      "column": "9",
      "line": "2449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199381@macro@GPIO_MODER_MODER0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_Msk",
    "location": {
      "column": "9",
      "line": "2450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199481@macro@GPIO_MODER_MODER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0",
    "location": {
      "column": "9",
      "line": "2451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199562@macro@GPIO_MODER_MODER0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_0",
    "location": {
      "column": "9",
      "line": "2452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199662@macro@GPIO_MODER_MODER0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_1",
    "location": {
      "column": "9",
      "line": "2453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199762@macro@GPIO_MODER_MODER1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_Pos",
    "location": {
      "column": "9",
      "line": "2454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199843@macro@GPIO_MODER_MODER1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_Msk",
    "location": {
      "column": "9",
      "line": "2455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@199943@macro@GPIO_MODER_MODER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1",
    "location": {
      "column": "9",
      "line": "2456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200024@macro@GPIO_MODER_MODER1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_0",
    "location": {
      "column": "9",
      "line": "2457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200124@macro@GPIO_MODER_MODER1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_1",
    "location": {
      "column": "9",
      "line": "2458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200224@macro@GPIO_MODER_MODER2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_Pos",
    "location": {
      "column": "9",
      "line": "2459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200305@macro@GPIO_MODER_MODER2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_Msk",
    "location": {
      "column": "9",
      "line": "2460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200405@macro@GPIO_MODER_MODER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2",
    "location": {
      "column": "9",
      "line": "2461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200486@macro@GPIO_MODER_MODER2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_0",
    "location": {
      "column": "9",
      "line": "2462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200586@macro@GPIO_MODER_MODER2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_1",
    "location": {
      "column": "9",
      "line": "2463",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200686@macro@GPIO_MODER_MODER3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_Pos",
    "location": {
      "column": "9",
      "line": "2464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200767@macro@GPIO_MODER_MODER3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_Msk",
    "location": {
      "column": "9",
      "line": "2465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200867@macro@GPIO_MODER_MODER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3",
    "location": {
      "column": "9",
      "line": "2466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@200948@macro@GPIO_MODER_MODER3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_0",
    "location": {
      "column": "9",
      "line": "2467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201048@macro@GPIO_MODER_MODER3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_1",
    "location": {
      "column": "9",
      "line": "2468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201148@macro@GPIO_MODER_MODER4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_Pos",
    "location": {
      "column": "9",
      "line": "2469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201229@macro@GPIO_MODER_MODER4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_Msk",
    "location": {
      "column": "9",
      "line": "2470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201329@macro@GPIO_MODER_MODER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4",
    "location": {
      "column": "9",
      "line": "2471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201410@macro@GPIO_MODER_MODER4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_0",
    "location": {
      "column": "9",
      "line": "2472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201510@macro@GPIO_MODER_MODER4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_1",
    "location": {
      "column": "9",
      "line": "2473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201610@macro@GPIO_MODER_MODER5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_Pos",
    "location": {
      "column": "9",
      "line": "2474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201691@macro@GPIO_MODER_MODER5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_Msk",
    "location": {
      "column": "9",
      "line": "2475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201791@macro@GPIO_MODER_MODER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5",
    "location": {
      "column": "9",
      "line": "2476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201872@macro@GPIO_MODER_MODER5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_0",
    "location": {
      "column": "9",
      "line": "2477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@201972@macro@GPIO_MODER_MODER5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_1",
    "location": {
      "column": "9",
      "line": "2478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202072@macro@GPIO_MODER_MODER6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_Pos",
    "location": {
      "column": "9",
      "line": "2479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202153@macro@GPIO_MODER_MODER6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_Msk",
    "location": {
      "column": "9",
      "line": "2480",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202253@macro@GPIO_MODER_MODER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6",
    "location": {
      "column": "9",
      "line": "2481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202334@macro@GPIO_MODER_MODER6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_0",
    "location": {
      "column": "9",
      "line": "2482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202434@macro@GPIO_MODER_MODER6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_1",
    "location": {
      "column": "9",
      "line": "2483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202534@macro@GPIO_MODER_MODER7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_Pos",
    "location": {
      "column": "9",
      "line": "2484",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202615@macro@GPIO_MODER_MODER7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_Msk",
    "location": {
      "column": "9",
      "line": "2485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202715@macro@GPIO_MODER_MODER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7",
    "location": {
      "column": "9",
      "line": "2486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202796@macro@GPIO_MODER_MODER7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_0",
    "location": {
      "column": "9",
      "line": "2487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202896@macro@GPIO_MODER_MODER7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_1",
    "location": {
      "column": "9",
      "line": "2488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@202996@macro@GPIO_MODER_MODER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_Pos",
    "location": {
      "column": "9",
      "line": "2489",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203077@macro@GPIO_MODER_MODER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_Msk",
    "location": {
      "column": "9",
      "line": "2490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203177@macro@GPIO_MODER_MODER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8",
    "location": {
      "column": "9",
      "line": "2491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203258@macro@GPIO_MODER_MODER8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_0",
    "location": {
      "column": "9",
      "line": "2492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203358@macro@GPIO_MODER_MODER8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_1",
    "location": {
      "column": "9",
      "line": "2493",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203458@macro@GPIO_MODER_MODER9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_Pos",
    "location": {
      "column": "9",
      "line": "2494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203539@macro@GPIO_MODER_MODER9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_Msk",
    "location": {
      "column": "9",
      "line": "2495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203639@macro@GPIO_MODER_MODER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9",
    "location": {
      "column": "9",
      "line": "2496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203720@macro@GPIO_MODER_MODER9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_0",
    "location": {
      "column": "9",
      "line": "2497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203820@macro@GPIO_MODER_MODER9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_1",
    "location": {
      "column": "9",
      "line": "2498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@203920@macro@GPIO_MODER_MODER10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_Pos",
    "location": {
      "column": "9",
      "line": "2499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204001@macro@GPIO_MODER_MODER10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_Msk",
    "location": {
      "column": "9",
      "line": "2500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204101@macro@GPIO_MODER_MODER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10",
    "location": {
      "column": "9",
      "line": "2501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204182@macro@GPIO_MODER_MODER10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_0",
    "location": {
      "column": "9",
      "line": "2502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204282@macro@GPIO_MODER_MODER10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_1",
    "location": {
      "column": "9",
      "line": "2503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204382@macro@GPIO_MODER_MODER11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_Pos",
    "location": {
      "column": "9",
      "line": "2504",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204463@macro@GPIO_MODER_MODER11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_Msk",
    "location": {
      "column": "9",
      "line": "2505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204563@macro@GPIO_MODER_MODER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11",
    "location": {
      "column": "9",
      "line": "2506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204644@macro@GPIO_MODER_MODER11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_0",
    "location": {
      "column": "9",
      "line": "2507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204744@macro@GPIO_MODER_MODER11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_1",
    "location": {
      "column": "9",
      "line": "2508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204844@macro@GPIO_MODER_MODER12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_Pos",
    "location": {
      "column": "9",
      "line": "2509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@204925@macro@GPIO_MODER_MODER12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_Msk",
    "location": {
      "column": "9",
      "line": "2510",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205025@macro@GPIO_MODER_MODER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12",
    "location": {
      "column": "9",
      "line": "2511",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205106@macro@GPIO_MODER_MODER12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_0",
    "location": {
      "column": "9",
      "line": "2512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205206@macro@GPIO_MODER_MODER12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_1",
    "location": {
      "column": "9",
      "line": "2513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205306@macro@GPIO_MODER_MODER13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_Pos",
    "location": {
      "column": "9",
      "line": "2514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205387@macro@GPIO_MODER_MODER13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_Msk",
    "location": {
      "column": "9",
      "line": "2515",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205487@macro@GPIO_MODER_MODER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13",
    "location": {
      "column": "9",
      "line": "2516",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205568@macro@GPIO_MODER_MODER13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_0",
    "location": {
      "column": "9",
      "line": "2517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205668@macro@GPIO_MODER_MODER13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_1",
    "location": {
      "column": "9",
      "line": "2518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205768@macro@GPIO_MODER_MODER14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_Pos",
    "location": {
      "column": "9",
      "line": "2519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205849@macro@GPIO_MODER_MODER14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_Msk",
    "location": {
      "column": "9",
      "line": "2520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@205949@macro@GPIO_MODER_MODER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14",
    "location": {
      "column": "9",
      "line": "2521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206030@macro@GPIO_MODER_MODER14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_0",
    "location": {
      "column": "9",
      "line": "2522",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206130@macro@GPIO_MODER_MODER14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_1",
    "location": {
      "column": "9",
      "line": "2523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206230@macro@GPIO_MODER_MODER15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_Pos",
    "location": {
      "column": "9",
      "line": "2524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206311@macro@GPIO_MODER_MODER15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_Msk",
    "location": {
      "column": "9",
      "line": "2525",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206411@macro@GPIO_MODER_MODER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15",
    "location": {
      "column": "9",
      "line": "2526",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206492@macro@GPIO_MODER_MODER15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_0",
    "location": {
      "column": "9",
      "line": "2527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206592@macro@GPIO_MODER_MODER15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_1",
    "location": {
      "column": "9",
      "line": "2528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODER15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206716@macro@GPIO_MODER_MODE0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_Pos",
    "location": {
      "column": "9",
      "line": "2531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206814@macro@GPIO_MODER_MODE0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_Msk",
    "location": {
      "column": "9",
      "line": "2532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206878@macro@GPIO_MODER_MODE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0",
    "location": {
      "column": "9",
      "line": "2533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@206955@macro@GPIO_MODER_MODE0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_0",
    "location": {
      "column": "9",
      "line": "2534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207017@macro@GPIO_MODER_MODE0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_1",
    "location": {
      "column": "9",
      "line": "2535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207079@macro@GPIO_MODER_MODE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_Pos",
    "location": {
      "column": "9",
      "line": "2536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207177@macro@GPIO_MODER_MODE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_Msk",
    "location": {
      "column": "9",
      "line": "2537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207241@macro@GPIO_MODER_MODE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1",
    "location": {
      "column": "9",
      "line": "2538",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207319@macro@GPIO_MODER_MODE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_0",
    "location": {
      "column": "9",
      "line": "2539",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207381@macro@GPIO_MODER_MODE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_1",
    "location": {
      "column": "9",
      "line": "2540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207443@macro@GPIO_MODER_MODE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_Pos",
    "location": {
      "column": "9",
      "line": "2541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207507@macro@GPIO_MODER_MODE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_Msk",
    "location": {
      "column": "9",
      "line": "2542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207571@macro@GPIO_MODER_MODE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2",
    "location": {
      "column": "9",
      "line": "2543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207648@macro@GPIO_MODER_MODE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_0",
    "location": {
      "column": "9",
      "line": "2544",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207710@macro@GPIO_MODER_MODE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_1",
    "location": {
      "column": "9",
      "line": "2545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207772@macro@GPIO_MODER_MODE3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_Pos",
    "location": {
      "column": "9",
      "line": "2546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207868@macro@GPIO_MODER_MODE3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_Msk",
    "location": {
      "column": "9",
      "line": "2547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207932@macro@GPIO_MODER_MODE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3",
    "location": {
      "column": "9",
      "line": "2548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@207992@macro@GPIO_MODER_MODE3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_0",
    "location": {
      "column": "9",
      "line": "2549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208054@macro@GPIO_MODER_MODE3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_1",
    "location": {
      "column": "9",
      "line": "2550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208116@macro@GPIO_MODER_MODE4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_Pos",
    "location": {
      "column": "9",
      "line": "2551",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208180@macro@GPIO_MODER_MODE4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_Msk",
    "location": {
      "column": "9",
      "line": "2552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208244@macro@GPIO_MODER_MODE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4",
    "location": {
      "column": "9",
      "line": "2553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208304@macro@GPIO_MODER_MODE4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_0",
    "location": {
      "column": "9",
      "line": "2554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208366@macro@GPIO_MODER_MODE4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_1",
    "location": {
      "column": "9",
      "line": "2555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208428@macro@GPIO_MODER_MODE5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_Pos",
    "location": {
      "column": "9",
      "line": "2556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208492@macro@GPIO_MODER_MODE5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_Msk",
    "location": {
      "column": "9",
      "line": "2557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208556@macro@GPIO_MODER_MODE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5",
    "location": {
      "column": "9",
      "line": "2558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208616@macro@GPIO_MODER_MODE5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_0",
    "location": {
      "column": "9",
      "line": "2559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208678@macro@GPIO_MODER_MODE5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_1",
    "location": {
      "column": "9",
      "line": "2560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208740@macro@GPIO_MODER_MODE6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_Pos",
    "location": {
      "column": "9",
      "line": "2561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208804@macro@GPIO_MODER_MODE6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_Msk",
    "location": {
      "column": "9",
      "line": "2562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208868@macro@GPIO_MODER_MODE6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6",
    "location": {
      "column": "9",
      "line": "2563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208928@macro@GPIO_MODER_MODE6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_0",
    "location": {
      "column": "9",
      "line": "2564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@208990@macro@GPIO_MODER_MODE6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_1",
    "location": {
      "column": "9",
      "line": "2565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209052@macro@GPIO_MODER_MODE7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_Pos",
    "location": {
      "column": "9",
      "line": "2566",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209116@macro@GPIO_MODER_MODE7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_Msk",
    "location": {
      "column": "9",
      "line": "2567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209180@macro@GPIO_MODER_MODE7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7",
    "location": {
      "column": "9",
      "line": "2568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209240@macro@GPIO_MODER_MODE7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_0",
    "location": {
      "column": "9",
      "line": "2569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209302@macro@GPIO_MODER_MODE7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_1",
    "location": {
      "column": "9",
      "line": "2570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209364@macro@GPIO_MODER_MODE8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_Pos",
    "location": {
      "column": "9",
      "line": "2571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209428@macro@GPIO_MODER_MODE8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_Msk",
    "location": {
      "column": "9",
      "line": "2572",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209492@macro@GPIO_MODER_MODE8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8",
    "location": {
      "column": "9",
      "line": "2573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209552@macro@GPIO_MODER_MODE8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_0",
    "location": {
      "column": "9",
      "line": "2574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209614@macro@GPIO_MODER_MODE8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_1",
    "location": {
      "column": "9",
      "line": "2575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209676@macro@GPIO_MODER_MODE9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_Pos",
    "location": {
      "column": "9",
      "line": "2576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209740@macro@GPIO_MODER_MODE9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_Msk",
    "location": {
      "column": "9",
      "line": "2577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209804@macro@GPIO_MODER_MODE9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9",
    "location": {
      "column": "9",
      "line": "2578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209864@macro@GPIO_MODER_MODE9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_0",
    "location": {
      "column": "9",
      "line": "2579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209926@macro@GPIO_MODER_MODE9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_1",
    "location": {
      "column": "9",
      "line": "2580",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@209988@macro@GPIO_MODER_MODE10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_Pos",
    "location": {
      "column": "9",
      "line": "2581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210053@macro@GPIO_MODER_MODE10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_Msk",
    "location": {
      "column": "9",
      "line": "2582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210118@macro@GPIO_MODER_MODE10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10",
    "location": {
      "column": "9",
      "line": "2583",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210179@macro@GPIO_MODER_MODE10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_0",
    "location": {
      "column": "9",
      "line": "2584",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210242@macro@GPIO_MODER_MODE10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_1",
    "location": {
      "column": "9",
      "line": "2585",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210305@macro@GPIO_MODER_MODE11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_Pos",
    "location": {
      "column": "9",
      "line": "2586",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210370@macro@GPIO_MODER_MODE11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_Msk",
    "location": {
      "column": "9",
      "line": "2587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210435@macro@GPIO_MODER_MODE11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11",
    "location": {
      "column": "9",
      "line": "2588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210496@macro@GPIO_MODER_MODE11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_0",
    "location": {
      "column": "9",
      "line": "2589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210559@macro@GPIO_MODER_MODE11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_1",
    "location": {
      "column": "9",
      "line": "2590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210622@macro@GPIO_MODER_MODE12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_Pos",
    "location": {
      "column": "9",
      "line": "2591",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210687@macro@GPIO_MODER_MODE12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_Msk",
    "location": {
      "column": "9",
      "line": "2592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210752@macro@GPIO_MODER_MODE12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12",
    "location": {
      "column": "9",
      "line": "2593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210813@macro@GPIO_MODER_MODE12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_0",
    "location": {
      "column": "9",
      "line": "2594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210876@macro@GPIO_MODER_MODE12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_1",
    "location": {
      "column": "9",
      "line": "2595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@210939@macro@GPIO_MODER_MODE13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_Pos",
    "location": {
      "column": "9",
      "line": "2596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211004@macro@GPIO_MODER_MODE13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_Msk",
    "location": {
      "column": "9",
      "line": "2597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211069@macro@GPIO_MODER_MODE13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13",
    "location": {
      "column": "9",
      "line": "2598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211130@macro@GPIO_MODER_MODE13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_0",
    "location": {
      "column": "9",
      "line": "2599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211193@macro@GPIO_MODER_MODE13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_1",
    "location": {
      "column": "9",
      "line": "2600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211256@macro@GPIO_MODER_MODE14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_Pos",
    "location": {
      "column": "9",
      "line": "2601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211321@macro@GPIO_MODER_MODE14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_Msk",
    "location": {
      "column": "9",
      "line": "2602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211386@macro@GPIO_MODER_MODE14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14",
    "location": {
      "column": "9",
      "line": "2603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211447@macro@GPIO_MODER_MODE14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_0",
    "location": {
      "column": "9",
      "line": "2604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211510@macro@GPIO_MODER_MODE14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_1",
    "location": {
      "column": "9",
      "line": "2605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211573@macro@GPIO_MODER_MODE15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_Pos",
    "location": {
      "column": "9",
      "line": "2606",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211638@macro@GPIO_MODER_MODE15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_Msk",
    "location": {
      "column": "9",
      "line": "2607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211703@macro@GPIO_MODER_MODE15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15",
    "location": {
      "column": "9",
      "line": "2608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211764@macro@GPIO_MODER_MODE15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_0",
    "location": {
      "column": "9",
      "line": "2609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211827@macro@GPIO_MODER_MODE15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_1",
    "location": {
      "column": "9",
      "line": "2610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_MODER_MODE15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@211974@macro@GPIO_OTYPER_OT0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT0_Pos",
    "location": {
      "column": "9",
      "line": "2613",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212055@macro@GPIO_OTYPER_OT0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT0_Msk",
    "location": {
      "column": "9",
      "line": "2614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212155@macro@GPIO_OTYPER_OT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT0",
    "location": {
      "column": "9",
      "line": "2615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212236@macro@GPIO_OTYPER_OT1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT1_Pos",
    "location": {
      "column": "9",
      "line": "2616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212317@macro@GPIO_OTYPER_OT1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT1_Msk",
    "location": {
      "column": "9",
      "line": "2617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212417@macro@GPIO_OTYPER_OT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT1",
    "location": {
      "column": "9",
      "line": "2618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212498@macro@GPIO_OTYPER_OT2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT2_Pos",
    "location": {
      "column": "9",
      "line": "2619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212579@macro@GPIO_OTYPER_OT2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT2_Msk",
    "location": {
      "column": "9",
      "line": "2620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212679@macro@GPIO_OTYPER_OT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT2",
    "location": {
      "column": "9",
      "line": "2621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212760@macro@GPIO_OTYPER_OT3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT3_Pos",
    "location": {
      "column": "9",
      "line": "2622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212841@macro@GPIO_OTYPER_OT3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT3_Msk",
    "location": {
      "column": "9",
      "line": "2623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@212941@macro@GPIO_OTYPER_OT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT3",
    "location": {
      "column": "9",
      "line": "2624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213022@macro@GPIO_OTYPER_OT4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT4_Pos",
    "location": {
      "column": "9",
      "line": "2625",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213103@macro@GPIO_OTYPER_OT4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT4_Msk",
    "location": {
      "column": "9",
      "line": "2626",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213203@macro@GPIO_OTYPER_OT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT4",
    "location": {
      "column": "9",
      "line": "2627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213284@macro@GPIO_OTYPER_OT5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT5_Pos",
    "location": {
      "column": "9",
      "line": "2628",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213365@macro@GPIO_OTYPER_OT5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT5_Msk",
    "location": {
      "column": "9",
      "line": "2629",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213465@macro@GPIO_OTYPER_OT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT5",
    "location": {
      "column": "9",
      "line": "2630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213546@macro@GPIO_OTYPER_OT6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT6_Pos",
    "location": {
      "column": "9",
      "line": "2631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213627@macro@GPIO_OTYPER_OT6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT6_Msk",
    "location": {
      "column": "9",
      "line": "2632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213727@macro@GPIO_OTYPER_OT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT6",
    "location": {
      "column": "9",
      "line": "2633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213808@macro@GPIO_OTYPER_OT7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT7_Pos",
    "location": {
      "column": "9",
      "line": "2634",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213889@macro@GPIO_OTYPER_OT7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT7_Msk",
    "location": {
      "column": "9",
      "line": "2635",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@213989@macro@GPIO_OTYPER_OT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT7",
    "location": {
      "column": "9",
      "line": "2636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214070@macro@GPIO_OTYPER_OT8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT8_Pos",
    "location": {
      "column": "9",
      "line": "2637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214151@macro@GPIO_OTYPER_OT8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT8_Msk",
    "location": {
      "column": "9",
      "line": "2638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214251@macro@GPIO_OTYPER_OT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT8",
    "location": {
      "column": "9",
      "line": "2639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214332@macro@GPIO_OTYPER_OT9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT9_Pos",
    "location": {
      "column": "9",
      "line": "2640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214413@macro@GPIO_OTYPER_OT9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT9_Msk",
    "location": {
      "column": "9",
      "line": "2641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214513@macro@GPIO_OTYPER_OT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT9",
    "location": {
      "column": "9",
      "line": "2642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214594@macro@GPIO_OTYPER_OT10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT10_Pos",
    "location": {
      "column": "9",
      "line": "2643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214675@macro@GPIO_OTYPER_OT10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT10_Msk",
    "location": {
      "column": "9",
      "line": "2644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214775@macro@GPIO_OTYPER_OT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT10",
    "location": {
      "column": "9",
      "line": "2645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214856@macro@GPIO_OTYPER_OT11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT11_Pos",
    "location": {
      "column": "9",
      "line": "2646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@214937@macro@GPIO_OTYPER_OT11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT11_Msk",
    "location": {
      "column": "9",
      "line": "2647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215037@macro@GPIO_OTYPER_OT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT11",
    "location": {
      "column": "9",
      "line": "2648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215118@macro@GPIO_OTYPER_OT12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT12_Pos",
    "location": {
      "column": "9",
      "line": "2649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215199@macro@GPIO_OTYPER_OT12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT12_Msk",
    "location": {
      "column": "9",
      "line": "2650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215299@macro@GPIO_OTYPER_OT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT12",
    "location": {
      "column": "9",
      "line": "2651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215380@macro@GPIO_OTYPER_OT13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT13_Pos",
    "location": {
      "column": "9",
      "line": "2652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215461@macro@GPIO_OTYPER_OT13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT13_Msk",
    "location": {
      "column": "9",
      "line": "2653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215561@macro@GPIO_OTYPER_OT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT13",
    "location": {
      "column": "9",
      "line": "2654",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215642@macro@GPIO_OTYPER_OT14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT14_Pos",
    "location": {
      "column": "9",
      "line": "2655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215723@macro@GPIO_OTYPER_OT14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT14_Msk",
    "location": {
      "column": "9",
      "line": "2656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215823@macro@GPIO_OTYPER_OT14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT14",
    "location": {
      "column": "9",
      "line": "2657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215904@macro@GPIO_OTYPER_OT15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT15_Pos",
    "location": {
      "column": "9",
      "line": "2658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@215985@macro@GPIO_OTYPER_OT15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT15_Msk",
    "location": {
      "column": "9",
      "line": "2659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216085@macro@GPIO_OTYPER_OT15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT15",
    "location": {
      "column": "9",
      "line": "2660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216190@macro@GPIO_OTYPER_OT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_0",
    "location": {
      "column": "9",
      "line": "2663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216248@macro@GPIO_OTYPER_OT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_1",
    "location": {
      "column": "9",
      "line": "2664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216306@macro@GPIO_OTYPER_OT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_2",
    "location": {
      "column": "9",
      "line": "2665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216364@macro@GPIO_OTYPER_OT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_3",
    "location": {
      "column": "9",
      "line": "2666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216422@macro@GPIO_OTYPER_OT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_4",
    "location": {
      "column": "9",
      "line": "2667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216480@macro@GPIO_OTYPER_OT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_5",
    "location": {
      "column": "9",
      "line": "2668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216538@macro@GPIO_OTYPER_OT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_6",
    "location": {
      "column": "9",
      "line": "2669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216596@macro@GPIO_OTYPER_OT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_7",
    "location": {
      "column": "9",
      "line": "2670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216654@macro@GPIO_OTYPER_OT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_8",
    "location": {
      "column": "9",
      "line": "2671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216712@macro@GPIO_OTYPER_OT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_9",
    "location": {
      "column": "9",
      "line": "2672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216770@macro@GPIO_OTYPER_OT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_10",
    "location": {
      "column": "9",
      "line": "2673",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216829@macro@GPIO_OTYPER_OT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_11",
    "location": {
      "column": "9",
      "line": "2674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216888@macro@GPIO_OTYPER_OT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_12",
    "location": {
      "column": "9",
      "line": "2675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@216947@macro@GPIO_OTYPER_OT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_13",
    "location": {
      "column": "9",
      "line": "2676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217006@macro@GPIO_OTYPER_OT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_14",
    "location": {
      "column": "9",
      "line": "2677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217065@macro@GPIO_OTYPER_OT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_15",
    "location": {
      "column": "9",
      "line": "2678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OTYPER_OT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217208@macro@GPIO_OSPEEDR_OSPEED0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_Pos",
    "location": {
      "column": "9",
      "line": "2681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217289@macro@GPIO_OSPEEDR_OSPEED0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_Msk",
    "location": {
      "column": "9",
      "line": "2682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217389@macro@GPIO_OSPEEDR_OSPEED0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0",
    "location": {
      "column": "9",
      "line": "2683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217470@macro@GPIO_OSPEEDR_OSPEED0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_0",
    "location": {
      "column": "9",
      "line": "2684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217570@macro@GPIO_OSPEEDR_OSPEED0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_1",
    "location": {
      "column": "9",
      "line": "2685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217670@macro@GPIO_OSPEEDR_OSPEED1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_Pos",
    "location": {
      "column": "9",
      "line": "2686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217751@macro@GPIO_OSPEEDR_OSPEED1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_Msk",
    "location": {
      "column": "9",
      "line": "2687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217851@macro@GPIO_OSPEEDR_OSPEED1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1",
    "location": {
      "column": "9",
      "line": "2688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@217932@macro@GPIO_OSPEEDR_OSPEED1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_0",
    "location": {
      "column": "9",
      "line": "2689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218032@macro@GPIO_OSPEEDR_OSPEED1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_1",
    "location": {
      "column": "9",
      "line": "2690",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218132@macro@GPIO_OSPEEDR_OSPEED2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_Pos",
    "location": {
      "column": "9",
      "line": "2691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218213@macro@GPIO_OSPEEDR_OSPEED2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_Msk",
    "location": {
      "column": "9",
      "line": "2692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218313@macro@GPIO_OSPEEDR_OSPEED2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2",
    "location": {
      "column": "9",
      "line": "2693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218394@macro@GPIO_OSPEEDR_OSPEED2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_0",
    "location": {
      "column": "9",
      "line": "2694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218494@macro@GPIO_OSPEEDR_OSPEED2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_1",
    "location": {
      "column": "9",
      "line": "2695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218594@macro@GPIO_OSPEEDR_OSPEED3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_Pos",
    "location": {
      "column": "9",
      "line": "2696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218675@macro@GPIO_OSPEEDR_OSPEED3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_Msk",
    "location": {
      "column": "9",
      "line": "2697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218775@macro@GPIO_OSPEEDR_OSPEED3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3",
    "location": {
      "column": "9",
      "line": "2698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218856@macro@GPIO_OSPEEDR_OSPEED3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_0",
    "location": {
      "column": "9",
      "line": "2699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@218956@macro@GPIO_OSPEEDR_OSPEED3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_1",
    "location": {
      "column": "9",
      "line": "2700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219056@macro@GPIO_OSPEEDR_OSPEED4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_Pos",
    "location": {
      "column": "9",
      "line": "2701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219137@macro@GPIO_OSPEEDR_OSPEED4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_Msk",
    "location": {
      "column": "9",
      "line": "2702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219237@macro@GPIO_OSPEEDR_OSPEED4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4",
    "location": {
      "column": "9",
      "line": "2703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219318@macro@GPIO_OSPEEDR_OSPEED4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_0",
    "location": {
      "column": "9",
      "line": "2704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219418@macro@GPIO_OSPEEDR_OSPEED4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_1",
    "location": {
      "column": "9",
      "line": "2705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219518@macro@GPIO_OSPEEDR_OSPEED5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_Pos",
    "location": {
      "column": "9",
      "line": "2706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219599@macro@GPIO_OSPEEDR_OSPEED5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_Msk",
    "location": {
      "column": "9",
      "line": "2707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219699@macro@GPIO_OSPEEDR_OSPEED5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5",
    "location": {
      "column": "9",
      "line": "2708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219780@macro@GPIO_OSPEEDR_OSPEED5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_0",
    "location": {
      "column": "9",
      "line": "2709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219880@macro@GPIO_OSPEEDR_OSPEED5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_1",
    "location": {
      "column": "9",
      "line": "2710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@219980@macro@GPIO_OSPEEDR_OSPEED6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_Pos",
    "location": {
      "column": "9",
      "line": "2711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220061@macro@GPIO_OSPEEDR_OSPEED6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_Msk",
    "location": {
      "column": "9",
      "line": "2712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220161@macro@GPIO_OSPEEDR_OSPEED6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6",
    "location": {
      "column": "9",
      "line": "2713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220242@macro@GPIO_OSPEEDR_OSPEED6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_0",
    "location": {
      "column": "9",
      "line": "2714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220342@macro@GPIO_OSPEEDR_OSPEED6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_1",
    "location": {
      "column": "9",
      "line": "2715",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220442@macro@GPIO_OSPEEDR_OSPEED7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_Pos",
    "location": {
      "column": "9",
      "line": "2716",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220523@macro@GPIO_OSPEEDR_OSPEED7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_Msk",
    "location": {
      "column": "9",
      "line": "2717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220623@macro@GPIO_OSPEEDR_OSPEED7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7",
    "location": {
      "column": "9",
      "line": "2718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220704@macro@GPIO_OSPEEDR_OSPEED7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_0",
    "location": {
      "column": "9",
      "line": "2719",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220804@macro@GPIO_OSPEEDR_OSPEED7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_1",
    "location": {
      "column": "9",
      "line": "2720",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220904@macro@GPIO_OSPEEDR_OSPEED8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_Pos",
    "location": {
      "column": "9",
      "line": "2721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@220985@macro@GPIO_OSPEEDR_OSPEED8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_Msk",
    "location": {
      "column": "9",
      "line": "2722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221085@macro@GPIO_OSPEEDR_OSPEED8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8",
    "location": {
      "column": "9",
      "line": "2723",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221166@macro@GPIO_OSPEEDR_OSPEED8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_0",
    "location": {
      "column": "9",
      "line": "2724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221266@macro@GPIO_OSPEEDR_OSPEED8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_1",
    "location": {
      "column": "9",
      "line": "2725",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221366@macro@GPIO_OSPEEDR_OSPEED9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_Pos",
    "location": {
      "column": "9",
      "line": "2726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221447@macro@GPIO_OSPEEDR_OSPEED9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_Msk",
    "location": {
      "column": "9",
      "line": "2727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221547@macro@GPIO_OSPEEDR_OSPEED9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9",
    "location": {
      "column": "9",
      "line": "2728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221628@macro@GPIO_OSPEEDR_OSPEED9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_0",
    "location": {
      "column": "9",
      "line": "2729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221728@macro@GPIO_OSPEEDR_OSPEED9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_1",
    "location": {
      "column": "9",
      "line": "2730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221828@macro@GPIO_OSPEEDR_OSPEED10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_Pos",
    "location": {
      "column": "9",
      "line": "2731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@221909@macro@GPIO_OSPEEDR_OSPEED10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_Msk",
    "location": {
      "column": "9",
      "line": "2732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222009@macro@GPIO_OSPEEDR_OSPEED10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10",
    "location": {
      "column": "9",
      "line": "2733",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222090@macro@GPIO_OSPEEDR_OSPEED10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_0",
    "location": {
      "column": "9",
      "line": "2734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222190@macro@GPIO_OSPEEDR_OSPEED10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_1",
    "location": {
      "column": "9",
      "line": "2735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222290@macro@GPIO_OSPEEDR_OSPEED11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_Pos",
    "location": {
      "column": "9",
      "line": "2736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222371@macro@GPIO_OSPEEDR_OSPEED11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_Msk",
    "location": {
      "column": "9",
      "line": "2737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222471@macro@GPIO_OSPEEDR_OSPEED11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11",
    "location": {
      "column": "9",
      "line": "2738",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222552@macro@GPIO_OSPEEDR_OSPEED11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_0",
    "location": {
      "column": "9",
      "line": "2739",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222652@macro@GPIO_OSPEEDR_OSPEED11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_1",
    "location": {
      "column": "9",
      "line": "2740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222752@macro@GPIO_OSPEEDR_OSPEED12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_Pos",
    "location": {
      "column": "9",
      "line": "2741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222833@macro@GPIO_OSPEEDR_OSPEED12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_Msk",
    "location": {
      "column": "9",
      "line": "2742",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@222933@macro@GPIO_OSPEEDR_OSPEED12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12",
    "location": {
      "column": "9",
      "line": "2743",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223014@macro@GPIO_OSPEEDR_OSPEED12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_0",
    "location": {
      "column": "9",
      "line": "2744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223114@macro@GPIO_OSPEEDR_OSPEED12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_1",
    "location": {
      "column": "9",
      "line": "2745",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223214@macro@GPIO_OSPEEDR_OSPEED13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_Pos",
    "location": {
      "column": "9",
      "line": "2746",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223295@macro@GPIO_OSPEEDR_OSPEED13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_Msk",
    "location": {
      "column": "9",
      "line": "2747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223395@macro@GPIO_OSPEEDR_OSPEED13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13",
    "location": {
      "column": "9",
      "line": "2748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223476@macro@GPIO_OSPEEDR_OSPEED13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_0",
    "location": {
      "column": "9",
      "line": "2749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223576@macro@GPIO_OSPEEDR_OSPEED13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_1",
    "location": {
      "column": "9",
      "line": "2750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223676@macro@GPIO_OSPEEDR_OSPEED14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_Pos",
    "location": {
      "column": "9",
      "line": "2751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223757@macro@GPIO_OSPEEDR_OSPEED14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_Msk",
    "location": {
      "column": "9",
      "line": "2752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223857@macro@GPIO_OSPEEDR_OSPEED14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14",
    "location": {
      "column": "9",
      "line": "2753",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@223938@macro@GPIO_OSPEEDR_OSPEED14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_0",
    "location": {
      "column": "9",
      "line": "2754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224038@macro@GPIO_OSPEEDR_OSPEED14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_1",
    "location": {
      "column": "9",
      "line": "2755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224138@macro@GPIO_OSPEEDR_OSPEED15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_Pos",
    "location": {
      "column": "9",
      "line": "2756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224219@macro@GPIO_OSPEEDR_OSPEED15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_Msk",
    "location": {
      "column": "9",
      "line": "2757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224319@macro@GPIO_OSPEEDR_OSPEED15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15",
    "location": {
      "column": "9",
      "line": "2758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224400@macro@GPIO_OSPEEDR_OSPEED15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_0",
    "location": {
      "column": "9",
      "line": "2759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224500@macro@GPIO_OSPEEDR_OSPEED15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_1",
    "location": {
      "column": "9",
      "line": "2760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224624@macro@GPIO_OSPEEDER_OSPEEDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0",
    "location": {
      "column": "9",
      "line": "2763",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224687@macro@GPIO_OSPEEDER_OSPEEDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_0",
    "location": {
      "column": "9",
      "line": "2764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224752@macro@GPIO_OSPEEDER_OSPEEDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_1",
    "location": {
      "column": "9",
      "line": "2765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224817@macro@GPIO_OSPEEDER_OSPEEDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1",
    "location": {
      "column": "9",
      "line": "2766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224880@macro@GPIO_OSPEEDER_OSPEEDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_0",
    "location": {
      "column": "9",
      "line": "2767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@224945@macro@GPIO_OSPEEDER_OSPEEDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_1",
    "location": {
      "column": "9",
      "line": "2768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225010@macro@GPIO_OSPEEDER_OSPEEDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2",
    "location": {
      "column": "9",
      "line": "2769",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225073@macro@GPIO_OSPEEDER_OSPEEDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_0",
    "location": {
      "column": "9",
      "line": "2770",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225138@macro@GPIO_OSPEEDER_OSPEEDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_1",
    "location": {
      "column": "9",
      "line": "2771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225203@macro@GPIO_OSPEEDER_OSPEEDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3",
    "location": {
      "column": "9",
      "line": "2772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225266@macro@GPIO_OSPEEDER_OSPEEDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_0",
    "location": {
      "column": "9",
      "line": "2773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225331@macro@GPIO_OSPEEDER_OSPEEDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_1",
    "location": {
      "column": "9",
      "line": "2774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225396@macro@GPIO_OSPEEDER_OSPEEDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4",
    "location": {
      "column": "9",
      "line": "2775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225459@macro@GPIO_OSPEEDER_OSPEEDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_0",
    "location": {
      "column": "9",
      "line": "2776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225524@macro@GPIO_OSPEEDER_OSPEEDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_1",
    "location": {
      "column": "9",
      "line": "2777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225589@macro@GPIO_OSPEEDER_OSPEEDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5",
    "location": {
      "column": "9",
      "line": "2778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225652@macro@GPIO_OSPEEDER_OSPEEDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_0",
    "location": {
      "column": "9",
      "line": "2779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225717@macro@GPIO_OSPEEDER_OSPEEDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_1",
    "location": {
      "column": "9",
      "line": "2780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225782@macro@GPIO_OSPEEDER_OSPEEDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6",
    "location": {
      "column": "9",
      "line": "2781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225845@macro@GPIO_OSPEEDER_OSPEEDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_0",
    "location": {
      "column": "9",
      "line": "2782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225910@macro@GPIO_OSPEEDER_OSPEEDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_1",
    "location": {
      "column": "9",
      "line": "2783",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@225975@macro@GPIO_OSPEEDER_OSPEEDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7",
    "location": {
      "column": "9",
      "line": "2784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226038@macro@GPIO_OSPEEDER_OSPEEDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_0",
    "location": {
      "column": "9",
      "line": "2785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226103@macro@GPIO_OSPEEDER_OSPEEDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_1",
    "location": {
      "column": "9",
      "line": "2786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226168@macro@GPIO_OSPEEDER_OSPEEDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8",
    "location": {
      "column": "9",
      "line": "2787",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226231@macro@GPIO_OSPEEDER_OSPEEDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_0",
    "location": {
      "column": "9",
      "line": "2788",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226296@macro@GPIO_OSPEEDER_OSPEEDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_1",
    "location": {
      "column": "9",
      "line": "2789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226361@macro@GPIO_OSPEEDER_OSPEEDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9",
    "location": {
      "column": "9",
      "line": "2790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226424@macro@GPIO_OSPEEDER_OSPEEDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_0",
    "location": {
      "column": "9",
      "line": "2791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226489@macro@GPIO_OSPEEDER_OSPEEDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_1",
    "location": {
      "column": "9",
      "line": "2792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226554@macro@GPIO_OSPEEDER_OSPEEDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10",
    "location": {
      "column": "9",
      "line": "2793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226618@macro@GPIO_OSPEEDER_OSPEEDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_0",
    "location": {
      "column": "9",
      "line": "2794",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226684@macro@GPIO_OSPEEDER_OSPEEDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_1",
    "location": {
      "column": "9",
      "line": "2795",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226750@macro@GPIO_OSPEEDER_OSPEEDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11",
    "location": {
      "column": "9",
      "line": "2796",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226814@macro@GPIO_OSPEEDER_OSPEEDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_0",
    "location": {
      "column": "9",
      "line": "2797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226880@macro@GPIO_OSPEEDER_OSPEEDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_1",
    "location": {
      "column": "9",
      "line": "2798",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@226946@macro@GPIO_OSPEEDER_OSPEEDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12",
    "location": {
      "column": "9",
      "line": "2799",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227010@macro@GPIO_OSPEEDER_OSPEEDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_0",
    "location": {
      "column": "9",
      "line": "2800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227076@macro@GPIO_OSPEEDER_OSPEEDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_1",
    "location": {
      "column": "9",
      "line": "2801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227142@macro@GPIO_OSPEEDER_OSPEEDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13",
    "location": {
      "column": "9",
      "line": "2802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227206@macro@GPIO_OSPEEDER_OSPEEDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_0",
    "location": {
      "column": "9",
      "line": "2803",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227272@macro@GPIO_OSPEEDER_OSPEEDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_1",
    "location": {
      "column": "9",
      "line": "2804",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227338@macro@GPIO_OSPEEDER_OSPEEDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14",
    "location": {
      "column": "9",
      "line": "2805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227402@macro@GPIO_OSPEEDER_OSPEEDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_0",
    "location": {
      "column": "9",
      "line": "2806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227468@macro@GPIO_OSPEEDER_OSPEEDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_1",
    "location": {
      "column": "9",
      "line": "2807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227534@macro@GPIO_OSPEEDER_OSPEEDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15",
    "location": {
      "column": "9",
      "line": "2808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227598@macro@GPIO_OSPEEDER_OSPEEDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_0",
    "location": {
      "column": "9",
      "line": "2809",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227664@macro@GPIO_OSPEEDER_OSPEEDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_1",
    "location": {
      "column": "9",
      "line": "2810",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227814@macro@GPIO_PUPDR_PUPD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_Pos",
    "location": {
      "column": "9",
      "line": "2813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227895@macro@GPIO_PUPDR_PUPD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_Msk",
    "location": {
      "column": "9",
      "line": "2814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@227995@macro@GPIO_PUPDR_PUPD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0",
    "location": {
      "column": "9",
      "line": "2815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228076@macro@GPIO_PUPDR_PUPD0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_0",
    "location": {
      "column": "9",
      "line": "2816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228176@macro@GPIO_PUPDR_PUPD0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_1",
    "location": {
      "column": "9",
      "line": "2817",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228276@macro@GPIO_PUPDR_PUPD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_Pos",
    "location": {
      "column": "9",
      "line": "2818",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228357@macro@GPIO_PUPDR_PUPD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_Msk",
    "location": {
      "column": "9",
      "line": "2819",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228457@macro@GPIO_PUPDR_PUPD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1",
    "location": {
      "column": "9",
      "line": "2820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228538@macro@GPIO_PUPDR_PUPD1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_0",
    "location": {
      "column": "9",
      "line": "2821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228638@macro@GPIO_PUPDR_PUPD1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_1",
    "location": {
      "column": "9",
      "line": "2822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228738@macro@GPIO_PUPDR_PUPD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_Pos",
    "location": {
      "column": "9",
      "line": "2823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228819@macro@GPIO_PUPDR_PUPD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_Msk",
    "location": {
      "column": "9",
      "line": "2824",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@228919@macro@GPIO_PUPDR_PUPD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2",
    "location": {
      "column": "9",
      "line": "2825",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229000@macro@GPIO_PUPDR_PUPD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_0",
    "location": {
      "column": "9",
      "line": "2826",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229100@macro@GPIO_PUPDR_PUPD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_1",
    "location": {
      "column": "9",
      "line": "2827",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229200@macro@GPIO_PUPDR_PUPD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_Pos",
    "location": {
      "column": "9",
      "line": "2828",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229281@macro@GPIO_PUPDR_PUPD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_Msk",
    "location": {
      "column": "9",
      "line": "2829",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229381@macro@GPIO_PUPDR_PUPD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3",
    "location": {
      "column": "9",
      "line": "2830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229462@macro@GPIO_PUPDR_PUPD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_0",
    "location": {
      "column": "9",
      "line": "2831",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229562@macro@GPIO_PUPDR_PUPD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_1",
    "location": {
      "column": "9",
      "line": "2832",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229662@macro@GPIO_PUPDR_PUPD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_Pos",
    "location": {
      "column": "9",
      "line": "2833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229743@macro@GPIO_PUPDR_PUPD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_Msk",
    "location": {
      "column": "9",
      "line": "2834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229843@macro@GPIO_PUPDR_PUPD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4",
    "location": {
      "column": "9",
      "line": "2835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@229924@macro@GPIO_PUPDR_PUPD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_0",
    "location": {
      "column": "9",
      "line": "2836",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230024@macro@GPIO_PUPDR_PUPD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_1",
    "location": {
      "column": "9",
      "line": "2837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230124@macro@GPIO_PUPDR_PUPD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_Pos",
    "location": {
      "column": "9",
      "line": "2838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230205@macro@GPIO_PUPDR_PUPD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_Msk",
    "location": {
      "column": "9",
      "line": "2839",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230305@macro@GPIO_PUPDR_PUPD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5",
    "location": {
      "column": "9",
      "line": "2840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230386@macro@GPIO_PUPDR_PUPD5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_0",
    "location": {
      "column": "9",
      "line": "2841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230486@macro@GPIO_PUPDR_PUPD5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_1",
    "location": {
      "column": "9",
      "line": "2842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230586@macro@GPIO_PUPDR_PUPD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_Pos",
    "location": {
      "column": "9",
      "line": "2843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230667@macro@GPIO_PUPDR_PUPD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_Msk",
    "location": {
      "column": "9",
      "line": "2844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230767@macro@GPIO_PUPDR_PUPD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6",
    "location": {
      "column": "9",
      "line": "2845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230848@macro@GPIO_PUPDR_PUPD6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_0",
    "location": {
      "column": "9",
      "line": "2846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@230948@macro@GPIO_PUPDR_PUPD6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_1",
    "location": {
      "column": "9",
      "line": "2847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231048@macro@GPIO_PUPDR_PUPD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_Pos",
    "location": {
      "column": "9",
      "line": "2848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231129@macro@GPIO_PUPDR_PUPD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_Msk",
    "location": {
      "column": "9",
      "line": "2849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231229@macro@GPIO_PUPDR_PUPD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7",
    "location": {
      "column": "9",
      "line": "2850",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231310@macro@GPIO_PUPDR_PUPD7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_0",
    "location": {
      "column": "9",
      "line": "2851",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231410@macro@GPIO_PUPDR_PUPD7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_1",
    "location": {
      "column": "9",
      "line": "2852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231510@macro@GPIO_PUPDR_PUPD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_Pos",
    "location": {
      "column": "9",
      "line": "2853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231591@macro@GPIO_PUPDR_PUPD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_Msk",
    "location": {
      "column": "9",
      "line": "2854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231691@macro@GPIO_PUPDR_PUPD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8",
    "location": {
      "column": "9",
      "line": "2855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231772@macro@GPIO_PUPDR_PUPD8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_0",
    "location": {
      "column": "9",
      "line": "2856",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231872@macro@GPIO_PUPDR_PUPD8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_1",
    "location": {
      "column": "9",
      "line": "2857",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@231972@macro@GPIO_PUPDR_PUPD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_Pos",
    "location": {
      "column": "9",
      "line": "2858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232053@macro@GPIO_PUPDR_PUPD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_Msk",
    "location": {
      "column": "9",
      "line": "2859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232153@macro@GPIO_PUPDR_PUPD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9",
    "location": {
      "column": "9",
      "line": "2860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232234@macro@GPIO_PUPDR_PUPD9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_0",
    "location": {
      "column": "9",
      "line": "2861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232334@macro@GPIO_PUPDR_PUPD9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_1",
    "location": {
      "column": "9",
      "line": "2862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232434@macro@GPIO_PUPDR_PUPD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_Pos",
    "location": {
      "column": "9",
      "line": "2863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232515@macro@GPIO_PUPDR_PUPD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_Msk",
    "location": {
      "column": "9",
      "line": "2864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232615@macro@GPIO_PUPDR_PUPD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10",
    "location": {
      "column": "9",
      "line": "2865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232696@macro@GPIO_PUPDR_PUPD10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_0",
    "location": {
      "column": "9",
      "line": "2866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232796@macro@GPIO_PUPDR_PUPD10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_1",
    "location": {
      "column": "9",
      "line": "2867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232896@macro@GPIO_PUPDR_PUPD11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_Pos",
    "location": {
      "column": "9",
      "line": "2868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@232977@macro@GPIO_PUPDR_PUPD11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_Msk",
    "location": {
      "column": "9",
      "line": "2869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233077@macro@GPIO_PUPDR_PUPD11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11",
    "location": {
      "column": "9",
      "line": "2870",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233158@macro@GPIO_PUPDR_PUPD11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_0",
    "location": {
      "column": "9",
      "line": "2871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233258@macro@GPIO_PUPDR_PUPD11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_1",
    "location": {
      "column": "9",
      "line": "2872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233358@macro@GPIO_PUPDR_PUPD12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_Pos",
    "location": {
      "column": "9",
      "line": "2873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233439@macro@GPIO_PUPDR_PUPD12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_Msk",
    "location": {
      "column": "9",
      "line": "2874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233539@macro@GPIO_PUPDR_PUPD12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12",
    "location": {
      "column": "9",
      "line": "2875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233620@macro@GPIO_PUPDR_PUPD12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_0",
    "location": {
      "column": "9",
      "line": "2876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233720@macro@GPIO_PUPDR_PUPD12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_1",
    "location": {
      "column": "9",
      "line": "2877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233820@macro@GPIO_PUPDR_PUPD13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_Pos",
    "location": {
      "column": "9",
      "line": "2878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@233901@macro@GPIO_PUPDR_PUPD13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_Msk",
    "location": {
      "column": "9",
      "line": "2879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234001@macro@GPIO_PUPDR_PUPD13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13",
    "location": {
      "column": "9",
      "line": "2880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234082@macro@GPIO_PUPDR_PUPD13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_0",
    "location": {
      "column": "9",
      "line": "2881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234182@macro@GPIO_PUPDR_PUPD13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_1",
    "location": {
      "column": "9",
      "line": "2882",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234282@macro@GPIO_PUPDR_PUPD14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_Pos",
    "location": {
      "column": "9",
      "line": "2883",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234363@macro@GPIO_PUPDR_PUPD14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_Msk",
    "location": {
      "column": "9",
      "line": "2884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234463@macro@GPIO_PUPDR_PUPD14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14",
    "location": {
      "column": "9",
      "line": "2885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234544@macro@GPIO_PUPDR_PUPD14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_0",
    "location": {
      "column": "9",
      "line": "2886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234644@macro@GPIO_PUPDR_PUPD14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_1",
    "location": {
      "column": "9",
      "line": "2887",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234744@macro@GPIO_PUPDR_PUPD15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_Pos",
    "location": {
      "column": "9",
      "line": "2888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234825@macro@GPIO_PUPDR_PUPD15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_Msk",
    "location": {
      "column": "9",
      "line": "2889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@234925@macro@GPIO_PUPDR_PUPD15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15",
    "location": {
      "column": "9",
      "line": "2890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235006@macro@GPIO_PUPDR_PUPD15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_0",
    "location": {
      "column": "9",
      "line": "2891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235106@macro@GPIO_PUPDR_PUPD15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_1",
    "location": {
      "column": "9",
      "line": "2892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235230@macro@GPIO_PUPDR_PUPDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0",
    "location": {
      "column": "9",
      "line": "2895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235289@macro@GPIO_PUPDR_PUPDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_0",
    "location": {
      "column": "9",
      "line": "2896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235350@macro@GPIO_PUPDR_PUPDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_1",
    "location": {
      "column": "9",
      "line": "2897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235411@macro@GPIO_PUPDR_PUPDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1",
    "location": {
      "column": "9",
      "line": "2898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235470@macro@GPIO_PUPDR_PUPDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_0",
    "location": {
      "column": "9",
      "line": "2899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235531@macro@GPIO_PUPDR_PUPDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_1",
    "location": {
      "column": "9",
      "line": "2900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235592@macro@GPIO_PUPDR_PUPDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2",
    "location": {
      "column": "9",
      "line": "2901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235651@macro@GPIO_PUPDR_PUPDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_0",
    "location": {
      "column": "9",
      "line": "2902",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235712@macro@GPIO_PUPDR_PUPDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_1",
    "location": {
      "column": "9",
      "line": "2903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235773@macro@GPIO_PUPDR_PUPDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3",
    "location": {
      "column": "9",
      "line": "2904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235832@macro@GPIO_PUPDR_PUPDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_0",
    "location": {
      "column": "9",
      "line": "2905",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235893@macro@GPIO_PUPDR_PUPDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_1",
    "location": {
      "column": "9",
      "line": "2906",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@235954@macro@GPIO_PUPDR_PUPDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4",
    "location": {
      "column": "9",
      "line": "2907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236013@macro@GPIO_PUPDR_PUPDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_0",
    "location": {
      "column": "9",
      "line": "2908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236074@macro@GPIO_PUPDR_PUPDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_1",
    "location": {
      "column": "9",
      "line": "2909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236135@macro@GPIO_PUPDR_PUPDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5",
    "location": {
      "column": "9",
      "line": "2910",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236194@macro@GPIO_PUPDR_PUPDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_0",
    "location": {
      "column": "9",
      "line": "2911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236255@macro@GPIO_PUPDR_PUPDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_1",
    "location": {
      "column": "9",
      "line": "2912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236316@macro@GPIO_PUPDR_PUPDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6",
    "location": {
      "column": "9",
      "line": "2913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236375@macro@GPIO_PUPDR_PUPDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_0",
    "location": {
      "column": "9",
      "line": "2914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236436@macro@GPIO_PUPDR_PUPDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_1",
    "location": {
      "column": "9",
      "line": "2915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236497@macro@GPIO_PUPDR_PUPDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7",
    "location": {
      "column": "9",
      "line": "2916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236556@macro@GPIO_PUPDR_PUPDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_0",
    "location": {
      "column": "9",
      "line": "2917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236617@macro@GPIO_PUPDR_PUPDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_1",
    "location": {
      "column": "9",
      "line": "2918",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236678@macro@GPIO_PUPDR_PUPDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8",
    "location": {
      "column": "9",
      "line": "2919",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236737@macro@GPIO_PUPDR_PUPDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_0",
    "location": {
      "column": "9",
      "line": "2920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236798@macro@GPIO_PUPDR_PUPDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_1",
    "location": {
      "column": "9",
      "line": "2921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236859@macro@GPIO_PUPDR_PUPDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9",
    "location": {
      "column": "9",
      "line": "2922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236918@macro@GPIO_PUPDR_PUPDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_0",
    "location": {
      "column": "9",
      "line": "2923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@236979@macro@GPIO_PUPDR_PUPDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_1",
    "location": {
      "column": "9",
      "line": "2924",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237040@macro@GPIO_PUPDR_PUPDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10",
    "location": {
      "column": "9",
      "line": "2925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237100@macro@GPIO_PUPDR_PUPDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_0",
    "location": {
      "column": "9",
      "line": "2926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237162@macro@GPIO_PUPDR_PUPDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_1",
    "location": {
      "column": "9",
      "line": "2927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237224@macro@GPIO_PUPDR_PUPDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11",
    "location": {
      "column": "9",
      "line": "2928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237284@macro@GPIO_PUPDR_PUPDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_0",
    "location": {
      "column": "9",
      "line": "2929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237346@macro@GPIO_PUPDR_PUPDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_1",
    "location": {
      "column": "9",
      "line": "2930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237408@macro@GPIO_PUPDR_PUPDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12",
    "location": {
      "column": "9",
      "line": "2931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237468@macro@GPIO_PUPDR_PUPDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_0",
    "location": {
      "column": "9",
      "line": "2932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237530@macro@GPIO_PUPDR_PUPDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_1",
    "location": {
      "column": "9",
      "line": "2933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237592@macro@GPIO_PUPDR_PUPDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13",
    "location": {
      "column": "9",
      "line": "2934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237652@macro@GPIO_PUPDR_PUPDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_0",
    "location": {
      "column": "9",
      "line": "2935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237714@macro@GPIO_PUPDR_PUPDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_1",
    "location": {
      "column": "9",
      "line": "2936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237776@macro@GPIO_PUPDR_PUPDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14",
    "location": {
      "column": "9",
      "line": "2937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237836@macro@GPIO_PUPDR_PUPDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_0",
    "location": {
      "column": "9",
      "line": "2938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237898@macro@GPIO_PUPDR_PUPDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_1",
    "location": {
      "column": "9",
      "line": "2939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@237960@macro@GPIO_PUPDR_PUPDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15",
    "location": {
      "column": "9",
      "line": "2940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238020@macro@GPIO_PUPDR_PUPDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_0",
    "location": {
      "column": "9",
      "line": "2941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238082@macro@GPIO_PUPDR_PUPDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_1",
    "location": {
      "column": "9",
      "line": "2942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238228@macro@GPIO_IDR_ID0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID0_Pos",
    "location": {
      "column": "9",
      "line": "2945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238309@macro@GPIO_IDR_ID0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID0_Msk",
    "location": {
      "column": "9",
      "line": "2946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238409@macro@GPIO_IDR_ID0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID0",
    "location": {
      "column": "9",
      "line": "2947",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238490@macro@GPIO_IDR_ID1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID1_Pos",
    "location": {
      "column": "9",
      "line": "2948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238571@macro@GPIO_IDR_ID1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID1_Msk",
    "location": {
      "column": "9",
      "line": "2949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238671@macro@GPIO_IDR_ID1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID1",
    "location": {
      "column": "9",
      "line": "2950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238752@macro@GPIO_IDR_ID2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID2_Pos",
    "location": {
      "column": "9",
      "line": "2951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238833@macro@GPIO_IDR_ID2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID2_Msk",
    "location": {
      "column": "9",
      "line": "2952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@238933@macro@GPIO_IDR_ID2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID2",
    "location": {
      "column": "9",
      "line": "2953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239014@macro@GPIO_IDR_ID3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID3_Pos",
    "location": {
      "column": "9",
      "line": "2954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239095@macro@GPIO_IDR_ID3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID3_Msk",
    "location": {
      "column": "9",
      "line": "2955",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239195@macro@GPIO_IDR_ID3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID3",
    "location": {
      "column": "9",
      "line": "2956",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239276@macro@GPIO_IDR_ID4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID4_Pos",
    "location": {
      "column": "9",
      "line": "2957",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239357@macro@GPIO_IDR_ID4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID4_Msk",
    "location": {
      "column": "9",
      "line": "2958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239457@macro@GPIO_IDR_ID4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID4",
    "location": {
      "column": "9",
      "line": "2959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239538@macro@GPIO_IDR_ID5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID5_Pos",
    "location": {
      "column": "9",
      "line": "2960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239619@macro@GPIO_IDR_ID5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID5_Msk",
    "location": {
      "column": "9",
      "line": "2961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239719@macro@GPIO_IDR_ID5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID5",
    "location": {
      "column": "9",
      "line": "2962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239800@macro@GPIO_IDR_ID6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID6_Pos",
    "location": {
      "column": "9",
      "line": "2963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239881@macro@GPIO_IDR_ID6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID6_Msk",
    "location": {
      "column": "9",
      "line": "2964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@239981@macro@GPIO_IDR_ID6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID6",
    "location": {
      "column": "9",
      "line": "2965",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240062@macro@GPIO_IDR_ID7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID7_Pos",
    "location": {
      "column": "9",
      "line": "2966",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240143@macro@GPIO_IDR_ID7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID7_Msk",
    "location": {
      "column": "9",
      "line": "2967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240243@macro@GPIO_IDR_ID7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID7",
    "location": {
      "column": "9",
      "line": "2968",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240324@macro@GPIO_IDR_ID8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID8_Pos",
    "location": {
      "column": "9",
      "line": "2969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240405@macro@GPIO_IDR_ID8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID8_Msk",
    "location": {
      "column": "9",
      "line": "2970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240505@macro@GPIO_IDR_ID8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID8",
    "location": {
      "column": "9",
      "line": "2971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240586@macro@GPIO_IDR_ID9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID9_Pos",
    "location": {
      "column": "9",
      "line": "2972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240667@macro@GPIO_IDR_ID9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID9_Msk",
    "location": {
      "column": "9",
      "line": "2973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240767@macro@GPIO_IDR_ID9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID9",
    "location": {
      "column": "9",
      "line": "2974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240848@macro@GPIO_IDR_ID10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID10_Pos",
    "location": {
      "column": "9",
      "line": "2975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@240929@macro@GPIO_IDR_ID10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID10_Msk",
    "location": {
      "column": "9",
      "line": "2976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241029@macro@GPIO_IDR_ID10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID10",
    "location": {
      "column": "9",
      "line": "2977",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241110@macro@GPIO_IDR_ID11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID11_Pos",
    "location": {
      "column": "9",
      "line": "2978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241191@macro@GPIO_IDR_ID11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID11_Msk",
    "location": {
      "column": "9",
      "line": "2979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241291@macro@GPIO_IDR_ID11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID11",
    "location": {
      "column": "9",
      "line": "2980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241372@macro@GPIO_IDR_ID12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID12_Pos",
    "location": {
      "column": "9",
      "line": "2981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241453@macro@GPIO_IDR_ID12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID12_Msk",
    "location": {
      "column": "9",
      "line": "2982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241553@macro@GPIO_IDR_ID12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID12",
    "location": {
      "column": "9",
      "line": "2983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241634@macro@GPIO_IDR_ID13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID13_Pos",
    "location": {
      "column": "9",
      "line": "2984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241715@macro@GPIO_IDR_ID13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID13_Msk",
    "location": {
      "column": "9",
      "line": "2985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241815@macro@GPIO_IDR_ID13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID13",
    "location": {
      "column": "9",
      "line": "2986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241896@macro@GPIO_IDR_ID14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID14_Pos",
    "location": {
      "column": "9",
      "line": "2987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@241977@macro@GPIO_IDR_ID14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID14_Msk",
    "location": {
      "column": "9",
      "line": "2988",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242077@macro@GPIO_IDR_ID14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID14",
    "location": {
      "column": "9",
      "line": "2989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242158@macro@GPIO_IDR_ID15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID15_Pos",
    "location": {
      "column": "9",
      "line": "2990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242239@macro@GPIO_IDR_ID15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID15_Msk",
    "location": {
      "column": "9",
      "line": "2991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242339@macro@GPIO_IDR_ID15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID15",
    "location": {
      "column": "9",
      "line": "2992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_ID15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242444@macro@GPIO_IDR_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_0",
    "location": {
      "column": "9",
      "line": "2995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242499@macro@GPIO_IDR_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_1",
    "location": {
      "column": "9",
      "line": "2996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242554@macro@GPIO_IDR_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_2",
    "location": {
      "column": "9",
      "line": "2997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242609@macro@GPIO_IDR_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_3",
    "location": {
      "column": "9",
      "line": "2998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242664@macro@GPIO_IDR_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_4",
    "location": {
      "column": "9",
      "line": "2999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242719@macro@GPIO_IDR_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_5",
    "location": {
      "column": "9",
      "line": "3000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242774@macro@GPIO_IDR_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_6",
    "location": {
      "column": "9",
      "line": "3001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242829@macro@GPIO_IDR_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_7",
    "location": {
      "column": "9",
      "line": "3002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242884@macro@GPIO_IDR_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_8",
    "location": {
      "column": "9",
      "line": "3003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242939@macro@GPIO_IDR_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_9",
    "location": {
      "column": "9",
      "line": "3004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@242994@macro@GPIO_IDR_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_10",
    "location": {
      "column": "9",
      "line": "3005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243050@macro@GPIO_IDR_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_11",
    "location": {
      "column": "9",
      "line": "3006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243106@macro@GPIO_IDR_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_12",
    "location": {
      "column": "9",
      "line": "3007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243162@macro@GPIO_IDR_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_13",
    "location": {
      "column": "9",
      "line": "3008",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243218@macro@GPIO_IDR_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_14",
    "location": {
      "column": "9",
      "line": "3009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243274@macro@GPIO_IDR_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_15",
    "location": {
      "column": "9",
      "line": "3010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_IDR_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243414@macro@GPIO_ODR_OD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD0_Pos",
    "location": {
      "column": "9",
      "line": "3013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243495@macro@GPIO_ODR_OD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD0_Msk",
    "location": {
      "column": "9",
      "line": "3014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243595@macro@GPIO_ODR_OD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD0",
    "location": {
      "column": "9",
      "line": "3015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243676@macro@GPIO_ODR_OD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD1_Pos",
    "location": {
      "column": "9",
      "line": "3016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243757@macro@GPIO_ODR_OD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD1_Msk",
    "location": {
      "column": "9",
      "line": "3017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243857@macro@GPIO_ODR_OD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD1",
    "location": {
      "column": "9",
      "line": "3018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@243938@macro@GPIO_ODR_OD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD2_Pos",
    "location": {
      "column": "9",
      "line": "3019",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244019@macro@GPIO_ODR_OD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD2_Msk",
    "location": {
      "column": "9",
      "line": "3020",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244119@macro@GPIO_ODR_OD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD2",
    "location": {
      "column": "9",
      "line": "3021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244200@macro@GPIO_ODR_OD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD3_Pos",
    "location": {
      "column": "9",
      "line": "3022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244281@macro@GPIO_ODR_OD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD3_Msk",
    "location": {
      "column": "9",
      "line": "3023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244381@macro@GPIO_ODR_OD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD3",
    "location": {
      "column": "9",
      "line": "3024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244462@macro@GPIO_ODR_OD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD4_Pos",
    "location": {
      "column": "9",
      "line": "3025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244543@macro@GPIO_ODR_OD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD4_Msk",
    "location": {
      "column": "9",
      "line": "3026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244643@macro@GPIO_ODR_OD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD4",
    "location": {
      "column": "9",
      "line": "3027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244724@macro@GPIO_ODR_OD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD5_Pos",
    "location": {
      "column": "9",
      "line": "3028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244805@macro@GPIO_ODR_OD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD5_Msk",
    "location": {
      "column": "9",
      "line": "3029",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244905@macro@GPIO_ODR_OD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD5",
    "location": {
      "column": "9",
      "line": "3030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@244986@macro@GPIO_ODR_OD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD6_Pos",
    "location": {
      "column": "9",
      "line": "3031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245067@macro@GPIO_ODR_OD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD6_Msk",
    "location": {
      "column": "9",
      "line": "3032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245167@macro@GPIO_ODR_OD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD6",
    "location": {
      "column": "9",
      "line": "3033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245248@macro@GPIO_ODR_OD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD7_Pos",
    "location": {
      "column": "9",
      "line": "3034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245329@macro@GPIO_ODR_OD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD7_Msk",
    "location": {
      "column": "9",
      "line": "3035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245429@macro@GPIO_ODR_OD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD7",
    "location": {
      "column": "9",
      "line": "3036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245510@macro@GPIO_ODR_OD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD8_Pos",
    "location": {
      "column": "9",
      "line": "3037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245591@macro@GPIO_ODR_OD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD8_Msk",
    "location": {
      "column": "9",
      "line": "3038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245691@macro@GPIO_ODR_OD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD8",
    "location": {
      "column": "9",
      "line": "3039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245772@macro@GPIO_ODR_OD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD9_Pos",
    "location": {
      "column": "9",
      "line": "3040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245853@macro@GPIO_ODR_OD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD9_Msk",
    "location": {
      "column": "9",
      "line": "3041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@245953@macro@GPIO_ODR_OD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD9",
    "location": {
      "column": "9",
      "line": "3042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246034@macro@GPIO_ODR_OD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD10_Pos",
    "location": {
      "column": "9",
      "line": "3043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246115@macro@GPIO_ODR_OD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD10_Msk",
    "location": {
      "column": "9",
      "line": "3044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246215@macro@GPIO_ODR_OD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD10",
    "location": {
      "column": "9",
      "line": "3045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246296@macro@GPIO_ODR_OD11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD11_Pos",
    "location": {
      "column": "9",
      "line": "3046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246377@macro@GPIO_ODR_OD11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD11_Msk",
    "location": {
      "column": "9",
      "line": "3047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246477@macro@GPIO_ODR_OD11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD11",
    "location": {
      "column": "9",
      "line": "3048",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246558@macro@GPIO_ODR_OD12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD12_Pos",
    "location": {
      "column": "9",
      "line": "3049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246639@macro@GPIO_ODR_OD12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD12_Msk",
    "location": {
      "column": "9",
      "line": "3050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246739@macro@GPIO_ODR_OD12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD12",
    "location": {
      "column": "9",
      "line": "3051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246820@macro@GPIO_ODR_OD13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD13_Pos",
    "location": {
      "column": "9",
      "line": "3052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@246901@macro@GPIO_ODR_OD13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD13_Msk",
    "location": {
      "column": "9",
      "line": "3053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247001@macro@GPIO_ODR_OD13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD13",
    "location": {
      "column": "9",
      "line": "3054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247082@macro@GPIO_ODR_OD14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD14_Pos",
    "location": {
      "column": "9",
      "line": "3055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247163@macro@GPIO_ODR_OD14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD14_Msk",
    "location": {
      "column": "9",
      "line": "3056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247263@macro@GPIO_ODR_OD14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD14",
    "location": {
      "column": "9",
      "line": "3057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247344@macro@GPIO_ODR_OD15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD15_Pos",
    "location": {
      "column": "9",
      "line": "3058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247425@macro@GPIO_ODR_OD15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD15_Msk",
    "location": {
      "column": "9",
      "line": "3059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247525@macro@GPIO_ODR_OD15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD15",
    "location": {
      "column": "9",
      "line": "3060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_OD15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247628@macro@GPIO_ODR_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_0",
    "location": {
      "column": "9",
      "line": "3062",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247683@macro@GPIO_ODR_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_1",
    "location": {
      "column": "9",
      "line": "3063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247738@macro@GPIO_ODR_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_2",
    "location": {
      "column": "9",
      "line": "3064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247793@macro@GPIO_ODR_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_3",
    "location": {
      "column": "9",
      "line": "3065",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247848@macro@GPIO_ODR_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_4",
    "location": {
      "column": "9",
      "line": "3066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247903@macro@GPIO_ODR_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_5",
    "location": {
      "column": "9",
      "line": "3067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@247958@macro@GPIO_ODR_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_6",
    "location": {
      "column": "9",
      "line": "3068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248013@macro@GPIO_ODR_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_7",
    "location": {
      "column": "9",
      "line": "3069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248068@macro@GPIO_ODR_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_8",
    "location": {
      "column": "9",
      "line": "3070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248123@macro@GPIO_ODR_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_9",
    "location": {
      "column": "9",
      "line": "3071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248178@macro@GPIO_ODR_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_10",
    "location": {
      "column": "9",
      "line": "3072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248234@macro@GPIO_ODR_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_11",
    "location": {
      "column": "9",
      "line": "3073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248290@macro@GPIO_ODR_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_12",
    "location": {
      "column": "9",
      "line": "3074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248346@macro@GPIO_ODR_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_13",
    "location": {
      "column": "9",
      "line": "3075",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248402@macro@GPIO_ODR_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_14",
    "location": {
      "column": "9",
      "line": "3076",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248458@macro@GPIO_ODR_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_15",
    "location": {
      "column": "9",
      "line": "3077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_ODR_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248598@macro@GPIO_BSRR_BS0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0_Pos",
    "location": {
      "column": "9",
      "line": "3080",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248679@macro@GPIO_BSRR_BS0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0_Msk",
    "location": {
      "column": "9",
      "line": "3081",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248779@macro@GPIO_BSRR_BS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0",
    "location": {
      "column": "9",
      "line": "3082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248860@macro@GPIO_BSRR_BS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1_Pos",
    "location": {
      "column": "9",
      "line": "3083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@248941@macro@GPIO_BSRR_BS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1_Msk",
    "location": {
      "column": "9",
      "line": "3084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249041@macro@GPIO_BSRR_BS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1",
    "location": {
      "column": "9",
      "line": "3085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249122@macro@GPIO_BSRR_BS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2_Pos",
    "location": {
      "column": "9",
      "line": "3086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249203@macro@GPIO_BSRR_BS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2_Msk",
    "location": {
      "column": "9",
      "line": "3087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249303@macro@GPIO_BSRR_BS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2",
    "location": {
      "column": "9",
      "line": "3088",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249384@macro@GPIO_BSRR_BS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3_Pos",
    "location": {
      "column": "9",
      "line": "3089",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249465@macro@GPIO_BSRR_BS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3_Msk",
    "location": {
      "column": "9",
      "line": "3090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249565@macro@GPIO_BSRR_BS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3",
    "location": {
      "column": "9",
      "line": "3091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249646@macro@GPIO_BSRR_BS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4_Pos",
    "location": {
      "column": "9",
      "line": "3092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249727@macro@GPIO_BSRR_BS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4_Msk",
    "location": {
      "column": "9",
      "line": "3093",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249827@macro@GPIO_BSRR_BS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4",
    "location": {
      "column": "9",
      "line": "3094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249908@macro@GPIO_BSRR_BS5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5_Pos",
    "location": {
      "column": "9",
      "line": "3095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@249989@macro@GPIO_BSRR_BS5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5_Msk",
    "location": {
      "column": "9",
      "line": "3096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250089@macro@GPIO_BSRR_BS5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5",
    "location": {
      "column": "9",
      "line": "3097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250170@macro@GPIO_BSRR_BS6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6_Pos",
    "location": {
      "column": "9",
      "line": "3098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250251@macro@GPIO_BSRR_BS6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6_Msk",
    "location": {
      "column": "9",
      "line": "3099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250351@macro@GPIO_BSRR_BS6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6",
    "location": {
      "column": "9",
      "line": "3100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250432@macro@GPIO_BSRR_BS7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7_Pos",
    "location": {
      "column": "9",
      "line": "3101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250513@macro@GPIO_BSRR_BS7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7_Msk",
    "location": {
      "column": "9",
      "line": "3102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250613@macro@GPIO_BSRR_BS7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7",
    "location": {
      "column": "9",
      "line": "3103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250694@macro@GPIO_BSRR_BS8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8_Pos",
    "location": {
      "column": "9",
      "line": "3104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250775@macro@GPIO_BSRR_BS8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8_Msk",
    "location": {
      "column": "9",
      "line": "3105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250875@macro@GPIO_BSRR_BS8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8",
    "location": {
      "column": "9",
      "line": "3106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@250956@macro@GPIO_BSRR_BS9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9_Pos",
    "location": {
      "column": "9",
      "line": "3107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251037@macro@GPIO_BSRR_BS9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9_Msk",
    "location": {
      "column": "9",
      "line": "3108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251137@macro@GPIO_BSRR_BS9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9",
    "location": {
      "column": "9",
      "line": "3109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251218@macro@GPIO_BSRR_BS10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10_Pos",
    "location": {
      "column": "9",
      "line": "3110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251299@macro@GPIO_BSRR_BS10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10_Msk",
    "location": {
      "column": "9",
      "line": "3111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251399@macro@GPIO_BSRR_BS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10",
    "location": {
      "column": "9",
      "line": "3112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251480@macro@GPIO_BSRR_BS11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11_Pos",
    "location": {
      "column": "9",
      "line": "3113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251561@macro@GPIO_BSRR_BS11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11_Msk",
    "location": {
      "column": "9",
      "line": "3114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251661@macro@GPIO_BSRR_BS11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11",
    "location": {
      "column": "9",
      "line": "3115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251742@macro@GPIO_BSRR_BS12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12_Pos",
    "location": {
      "column": "9",
      "line": "3116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251823@macro@GPIO_BSRR_BS12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12_Msk",
    "location": {
      "column": "9",
      "line": "3117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@251923@macro@GPIO_BSRR_BS12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12",
    "location": {
      "column": "9",
      "line": "3118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252004@macro@GPIO_BSRR_BS13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13_Pos",
    "location": {
      "column": "9",
      "line": "3119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252085@macro@GPIO_BSRR_BS13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13_Msk",
    "location": {
      "column": "9",
      "line": "3120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252185@macro@GPIO_BSRR_BS13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13",
    "location": {
      "column": "9",
      "line": "3121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252266@macro@GPIO_BSRR_BS14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14_Pos",
    "location": {
      "column": "9",
      "line": "3122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252347@macro@GPIO_BSRR_BS14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14_Msk",
    "location": {
      "column": "9",
      "line": "3123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252447@macro@GPIO_BSRR_BS14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14",
    "location": {
      "column": "9",
      "line": "3124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252528@macro@GPIO_BSRR_BS15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15_Pos",
    "location": {
      "column": "9",
      "line": "3125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252609@macro@GPIO_BSRR_BS15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15_Msk",
    "location": {
      "column": "9",
      "line": "3126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252709@macro@GPIO_BSRR_BS15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15",
    "location": {
      "column": "9",
      "line": "3127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252790@macro@GPIO_BSRR_BR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0_Pos",
    "location": {
      "column": "9",
      "line": "3128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252871@macro@GPIO_BSRR_BR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0_Msk",
    "location": {
      "column": "9",
      "line": "3129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@252971@macro@GPIO_BSRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0",
    "location": {
      "column": "9",
      "line": "3130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253052@macro@GPIO_BSRR_BR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1_Pos",
    "location": {
      "column": "9",
      "line": "3131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253133@macro@GPIO_BSRR_BR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1_Msk",
    "location": {
      "column": "9",
      "line": "3132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253233@macro@GPIO_BSRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1",
    "location": {
      "column": "9",
      "line": "3133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253314@macro@GPIO_BSRR_BR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2_Pos",
    "location": {
      "column": "9",
      "line": "3134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253395@macro@GPIO_BSRR_BR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2_Msk",
    "location": {
      "column": "9",
      "line": "3135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253495@macro@GPIO_BSRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2",
    "location": {
      "column": "9",
      "line": "3136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253576@macro@GPIO_BSRR_BR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3_Pos",
    "location": {
      "column": "9",
      "line": "3137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253657@macro@GPIO_BSRR_BR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3_Msk",
    "location": {
      "column": "9",
      "line": "3138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253757@macro@GPIO_BSRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3",
    "location": {
      "column": "9",
      "line": "3139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253838@macro@GPIO_BSRR_BR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4_Pos",
    "location": {
      "column": "9",
      "line": "3140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@253919@macro@GPIO_BSRR_BR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4_Msk",
    "location": {
      "column": "9",
      "line": "3141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254019@macro@GPIO_BSRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4",
    "location": {
      "column": "9",
      "line": "3142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254100@macro@GPIO_BSRR_BR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5_Pos",
    "location": {
      "column": "9",
      "line": "3143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254181@macro@GPIO_BSRR_BR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5_Msk",
    "location": {
      "column": "9",
      "line": "3144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254281@macro@GPIO_BSRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5",
    "location": {
      "column": "9",
      "line": "3145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254362@macro@GPIO_BSRR_BR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6_Pos",
    "location": {
      "column": "9",
      "line": "3146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254443@macro@GPIO_BSRR_BR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6_Msk",
    "location": {
      "column": "9",
      "line": "3147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254543@macro@GPIO_BSRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6",
    "location": {
      "column": "9",
      "line": "3148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254624@macro@GPIO_BSRR_BR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7_Pos",
    "location": {
      "column": "9",
      "line": "3149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254705@macro@GPIO_BSRR_BR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7_Msk",
    "location": {
      "column": "9",
      "line": "3150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254805@macro@GPIO_BSRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7",
    "location": {
      "column": "9",
      "line": "3151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254886@macro@GPIO_BSRR_BR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8_Pos",
    "location": {
      "column": "9",
      "line": "3152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@254967@macro@GPIO_BSRR_BR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8_Msk",
    "location": {
      "column": "9",
      "line": "3153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255067@macro@GPIO_BSRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8",
    "location": {
      "column": "9",
      "line": "3154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255148@macro@GPIO_BSRR_BR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9_Pos",
    "location": {
      "column": "9",
      "line": "3155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255229@macro@GPIO_BSRR_BR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9_Msk",
    "location": {
      "column": "9",
      "line": "3156",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255329@macro@GPIO_BSRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9",
    "location": {
      "column": "9",
      "line": "3157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255410@macro@GPIO_BSRR_BR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10_Pos",
    "location": {
      "column": "9",
      "line": "3158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255491@macro@GPIO_BSRR_BR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10_Msk",
    "location": {
      "column": "9",
      "line": "3159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255591@macro@GPIO_BSRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10",
    "location": {
      "column": "9",
      "line": "3160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255672@macro@GPIO_BSRR_BR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11_Pos",
    "location": {
      "column": "9",
      "line": "3161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255753@macro@GPIO_BSRR_BR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11_Msk",
    "location": {
      "column": "9",
      "line": "3162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255853@macro@GPIO_BSRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11",
    "location": {
      "column": "9",
      "line": "3163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@255934@macro@GPIO_BSRR_BR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12_Pos",
    "location": {
      "column": "9",
      "line": "3164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256015@macro@GPIO_BSRR_BR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12_Msk",
    "location": {
      "column": "9",
      "line": "3165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256115@macro@GPIO_BSRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12",
    "location": {
      "column": "9",
      "line": "3166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256196@macro@GPIO_BSRR_BR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13_Pos",
    "location": {
      "column": "9",
      "line": "3167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256277@macro@GPIO_BSRR_BR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13_Msk",
    "location": {
      "column": "9",
      "line": "3168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256377@macro@GPIO_BSRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13",
    "location": {
      "column": "9",
      "line": "3169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256458@macro@GPIO_BSRR_BR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14_Pos",
    "location": {
      "column": "9",
      "line": "3170",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256539@macro@GPIO_BSRR_BR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14_Msk",
    "location": {
      "column": "9",
      "line": "3171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256639@macro@GPIO_BSRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14",
    "location": {
      "column": "9",
      "line": "3172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256720@macro@GPIO_BSRR_BR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15_Pos",
    "location": {
      "column": "9",
      "line": "3173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256801@macro@GPIO_BSRR_BR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15_Msk",
    "location": {
      "column": "9",
      "line": "3174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@256901@macro@GPIO_BSRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15",
    "location": {
      "column": "9",
      "line": "3175",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257006@macro@GPIO_BSRR_BS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_0",
    "location": {
      "column": "9",
      "line": "3178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257062@macro@GPIO_BSRR_BS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_1",
    "location": {
      "column": "9",
      "line": "3179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257118@macro@GPIO_BSRR_BS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_2",
    "location": {
      "column": "9",
      "line": "3180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257174@macro@GPIO_BSRR_BS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_3",
    "location": {
      "column": "9",
      "line": "3181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257230@macro@GPIO_BSRR_BS_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_4",
    "location": {
      "column": "9",
      "line": "3182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257286@macro@GPIO_BSRR_BS_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_5",
    "location": {
      "column": "9",
      "line": "3183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257342@macro@GPIO_BSRR_BS_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_6",
    "location": {
      "column": "9",
      "line": "3184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257398@macro@GPIO_BSRR_BS_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_7",
    "location": {
      "column": "9",
      "line": "3185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257454@macro@GPIO_BSRR_BS_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_8",
    "location": {
      "column": "9",
      "line": "3186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257510@macro@GPIO_BSRR_BS_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_9",
    "location": {
      "column": "9",
      "line": "3187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257566@macro@GPIO_BSRR_BS_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_10",
    "location": {
      "column": "9",
      "line": "3188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257623@macro@GPIO_BSRR_BS_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_11",
    "location": {
      "column": "9",
      "line": "3189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257680@macro@GPIO_BSRR_BS_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_12",
    "location": {
      "column": "9",
      "line": "3190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257737@macro@GPIO_BSRR_BS_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_13",
    "location": {
      "column": "9",
      "line": "3191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257794@macro@GPIO_BSRR_BS_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_14",
    "location": {
      "column": "9",
      "line": "3192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257851@macro@GPIO_BSRR_BS_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_15",
    "location": {
      "column": "9",
      "line": "3193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BS_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257908@macro@GPIO_BSRR_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_0",
    "location": {
      "column": "9",
      "line": "3194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@257964@macro@GPIO_BSRR_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_1",
    "location": {
      "column": "9",
      "line": "3195",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258020@macro@GPIO_BSRR_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_2",
    "location": {
      "column": "9",
      "line": "3196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258076@macro@GPIO_BSRR_BR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_3",
    "location": {
      "column": "9",
      "line": "3197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258132@macro@GPIO_BSRR_BR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_4",
    "location": {
      "column": "9",
      "line": "3198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258188@macro@GPIO_BSRR_BR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_5",
    "location": {
      "column": "9",
      "line": "3199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258244@macro@GPIO_BSRR_BR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_6",
    "location": {
      "column": "9",
      "line": "3200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258300@macro@GPIO_BSRR_BR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_7",
    "location": {
      "column": "9",
      "line": "3201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258356@macro@GPIO_BSRR_BR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_8",
    "location": {
      "column": "9",
      "line": "3202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258412@macro@GPIO_BSRR_BR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_9",
    "location": {
      "column": "9",
      "line": "3203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258468@macro@GPIO_BSRR_BR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_10",
    "location": {
      "column": "9",
      "line": "3204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258525@macro@GPIO_BSRR_BR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_11",
    "location": {
      "column": "9",
      "line": "3205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258582@macro@GPIO_BSRR_BR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_12",
    "location": {
      "column": "9",
      "line": "3206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258639@macro@GPIO_BSRR_BR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_13",
    "location": {
      "column": "9",
      "line": "3207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258696@macro@GPIO_BSRR_BR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_14",
    "location": {
      "column": "9",
      "line": "3208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258753@macro@GPIO_BSRR_BR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_15",
    "location": {
      "column": "9",
      "line": "3209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BSRR_BR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258810@macro@GPIO_BRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0",
    "location": {
      "column": "9",
      "line": "3210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258866@macro@GPIO_BRR_BR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0_Pos",
    "location": {
      "column": "9",
      "line": "3211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258926@macro@GPIO_BRR_BR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0_Msk",
    "location": {
      "column": "9",
      "line": "3212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@258986@macro@GPIO_BRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1",
    "location": {
      "column": "9",
      "line": "3213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259042@macro@GPIO_BRR_BR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1_Pos",
    "location": {
      "column": "9",
      "line": "3214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259102@macro@GPIO_BRR_BR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1_Msk",
    "location": {
      "column": "9",
      "line": "3215",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259162@macro@GPIO_BRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2",
    "location": {
      "column": "9",
      "line": "3216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259218@macro@GPIO_BRR_BR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2_Pos",
    "location": {
      "column": "9",
      "line": "3217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259278@macro@GPIO_BRR_BR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2_Msk",
    "location": {
      "column": "9",
      "line": "3218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259338@macro@GPIO_BRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3",
    "location": {
      "column": "9",
      "line": "3219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259394@macro@GPIO_BRR_BR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3_Pos",
    "location": {
      "column": "9",
      "line": "3220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259454@macro@GPIO_BRR_BR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3_Msk",
    "location": {
      "column": "9",
      "line": "3221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259514@macro@GPIO_BRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4",
    "location": {
      "column": "9",
      "line": "3222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259570@macro@GPIO_BRR_BR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4_Pos",
    "location": {
      "column": "9",
      "line": "3223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259630@macro@GPIO_BRR_BR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4_Msk",
    "location": {
      "column": "9",
      "line": "3224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259690@macro@GPIO_BRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5",
    "location": {
      "column": "9",
      "line": "3225",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259746@macro@GPIO_BRR_BR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5_Pos",
    "location": {
      "column": "9",
      "line": "3226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259806@macro@GPIO_BRR_BR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5_Msk",
    "location": {
      "column": "9",
      "line": "3227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259866@macro@GPIO_BRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6",
    "location": {
      "column": "9",
      "line": "3228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259922@macro@GPIO_BRR_BR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6_Pos",
    "location": {
      "column": "9",
      "line": "3229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@259982@macro@GPIO_BRR_BR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6_Msk",
    "location": {
      "column": "9",
      "line": "3230",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260042@macro@GPIO_BRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7",
    "location": {
      "column": "9",
      "line": "3231",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260098@macro@GPIO_BRR_BR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7_Pos",
    "location": {
      "column": "9",
      "line": "3232",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260158@macro@GPIO_BRR_BR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7_Msk",
    "location": {
      "column": "9",
      "line": "3233",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260218@macro@GPIO_BRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8",
    "location": {
      "column": "9",
      "line": "3234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260274@macro@GPIO_BRR_BR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8_Pos",
    "location": {
      "column": "9",
      "line": "3235",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260334@macro@GPIO_BRR_BR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8_Msk",
    "location": {
      "column": "9",
      "line": "3236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260394@macro@GPIO_BRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9",
    "location": {
      "column": "9",
      "line": "3237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260450@macro@GPIO_BRR_BR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9_Pos",
    "location": {
      "column": "9",
      "line": "3238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260510@macro@GPIO_BRR_BR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9_Msk",
    "location": {
      "column": "9",
      "line": "3239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260570@macro@GPIO_BRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10",
    "location": {
      "column": "9",
      "line": "3240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260627@macro@GPIO_BRR_BR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10_Pos",
    "location": {
      "column": "9",
      "line": "3241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260688@macro@GPIO_BRR_BR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10_Msk",
    "location": {
      "column": "9",
      "line": "3242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260749@macro@GPIO_BRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11",
    "location": {
      "column": "9",
      "line": "3243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260806@macro@GPIO_BRR_BR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11_Pos",
    "location": {
      "column": "9",
      "line": "3244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260867@macro@GPIO_BRR_BR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11_Msk",
    "location": {
      "column": "9",
      "line": "3245",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260928@macro@GPIO_BRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12",
    "location": {
      "column": "9",
      "line": "3246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@260985@macro@GPIO_BRR_BR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12_Pos",
    "location": {
      "column": "9",
      "line": "3247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261046@macro@GPIO_BRR_BR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12_Msk",
    "location": {
      "column": "9",
      "line": "3248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261107@macro@GPIO_BRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13",
    "location": {
      "column": "9",
      "line": "3249",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261164@macro@GPIO_BRR_BR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13_Pos",
    "location": {
      "column": "9",
      "line": "3250",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261225@macro@GPIO_BRR_BR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13_Msk",
    "location": {
      "column": "9",
      "line": "3251",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261286@macro@GPIO_BRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14",
    "location": {
      "column": "9",
      "line": "3252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261343@macro@GPIO_BRR_BR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14_Pos",
    "location": {
      "column": "9",
      "line": "3253",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261404@macro@GPIO_BRR_BR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14_Msk",
    "location": {
      "column": "9",
      "line": "3254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261465@macro@GPIO_BRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15",
    "location": {
      "column": "9",
      "line": "3255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261522@macro@GPIO_BRR_BR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15_Pos",
    "location": {
      "column": "9",
      "line": "3256",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261583@macro@GPIO_BRR_BR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15_Msk",
    "location": {
      "column": "9",
      "line": "3257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_BRR_BR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261727@macro@GPIO_LCKR_LCK0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0_Pos",
    "location": {
      "column": "9",
      "line": "3259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261808@macro@GPIO_LCKR_LCK0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0_Msk",
    "location": {
      "column": "9",
      "line": "3260",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261908@macro@GPIO_LCKR_LCK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0",
    "location": {
      "column": "9",
      "line": "3261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@261989@macro@GPIO_LCKR_LCK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1_Pos",
    "location": {
      "column": "9",
      "line": "3262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262070@macro@GPIO_LCKR_LCK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1_Msk",
    "location": {
      "column": "9",
      "line": "3263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262170@macro@GPIO_LCKR_LCK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1",
    "location": {
      "column": "9",
      "line": "3264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262251@macro@GPIO_LCKR_LCK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2_Pos",
    "location": {
      "column": "9",
      "line": "3265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262332@macro@GPIO_LCKR_LCK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2_Msk",
    "location": {
      "column": "9",
      "line": "3266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262432@macro@GPIO_LCKR_LCK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2",
    "location": {
      "column": "9",
      "line": "3267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262513@macro@GPIO_LCKR_LCK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3_Pos",
    "location": {
      "column": "9",
      "line": "3268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262594@macro@GPIO_LCKR_LCK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3_Msk",
    "location": {
      "column": "9",
      "line": "3269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262694@macro@GPIO_LCKR_LCK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3",
    "location": {
      "column": "9",
      "line": "3270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262775@macro@GPIO_LCKR_LCK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4_Pos",
    "location": {
      "column": "9",
      "line": "3271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262856@macro@GPIO_LCKR_LCK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4_Msk",
    "location": {
      "column": "9",
      "line": "3272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@262956@macro@GPIO_LCKR_LCK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4",
    "location": {
      "column": "9",
      "line": "3273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263037@macro@GPIO_LCKR_LCK5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5_Pos",
    "location": {
      "column": "9",
      "line": "3274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263118@macro@GPIO_LCKR_LCK5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5_Msk",
    "location": {
      "column": "9",
      "line": "3275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263218@macro@GPIO_LCKR_LCK5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5",
    "location": {
      "column": "9",
      "line": "3276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263299@macro@GPIO_LCKR_LCK6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6_Pos",
    "location": {
      "column": "9",
      "line": "3277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263380@macro@GPIO_LCKR_LCK6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6_Msk",
    "location": {
      "column": "9",
      "line": "3278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263480@macro@GPIO_LCKR_LCK6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6",
    "location": {
      "column": "9",
      "line": "3279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263561@macro@GPIO_LCKR_LCK7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7_Pos",
    "location": {
      "column": "9",
      "line": "3280",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263642@macro@GPIO_LCKR_LCK7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7_Msk",
    "location": {
      "column": "9",
      "line": "3281",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263742@macro@GPIO_LCKR_LCK7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7",
    "location": {
      "column": "9",
      "line": "3282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263823@macro@GPIO_LCKR_LCK8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8_Pos",
    "location": {
      "column": "9",
      "line": "3283",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@263904@macro@GPIO_LCKR_LCK8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8_Msk",
    "location": {
      "column": "9",
      "line": "3284",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264004@macro@GPIO_LCKR_LCK8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8",
    "location": {
      "column": "9",
      "line": "3285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264085@macro@GPIO_LCKR_LCK9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9_Pos",
    "location": {
      "column": "9",
      "line": "3286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264166@macro@GPIO_LCKR_LCK9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9_Msk",
    "location": {
      "column": "9",
      "line": "3287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264266@macro@GPIO_LCKR_LCK9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9",
    "location": {
      "column": "9",
      "line": "3288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264347@macro@GPIO_LCKR_LCK10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10_Pos",
    "location": {
      "column": "9",
      "line": "3289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264428@macro@GPIO_LCKR_LCK10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10_Msk",
    "location": {
      "column": "9",
      "line": "3290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264528@macro@GPIO_LCKR_LCK10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10",
    "location": {
      "column": "9",
      "line": "3291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264609@macro@GPIO_LCKR_LCK11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11_Pos",
    "location": {
      "column": "9",
      "line": "3292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264690@macro@GPIO_LCKR_LCK11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11_Msk",
    "location": {
      "column": "9",
      "line": "3293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264790@macro@GPIO_LCKR_LCK11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11",
    "location": {
      "column": "9",
      "line": "3294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264871@macro@GPIO_LCKR_LCK12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12_Pos",
    "location": {
      "column": "9",
      "line": "3295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@264952@macro@GPIO_LCKR_LCK12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12_Msk",
    "location": {
      "column": "9",
      "line": "3296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265052@macro@GPIO_LCKR_LCK12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12",
    "location": {
      "column": "9",
      "line": "3297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265133@macro@GPIO_LCKR_LCK13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13_Pos",
    "location": {
      "column": "9",
      "line": "3298",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265214@macro@GPIO_LCKR_LCK13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13_Msk",
    "location": {
      "column": "9",
      "line": "3299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265314@macro@GPIO_LCKR_LCK13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13",
    "location": {
      "column": "9",
      "line": "3300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265395@macro@GPIO_LCKR_LCK14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14_Pos",
    "location": {
      "column": "9",
      "line": "3301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265476@macro@GPIO_LCKR_LCK14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14_Msk",
    "location": {
      "column": "9",
      "line": "3302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265576@macro@GPIO_LCKR_LCK14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14",
    "location": {
      "column": "9",
      "line": "3303",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265657@macro@GPIO_LCKR_LCK15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15_Pos",
    "location": {
      "column": "9",
      "line": "3304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265738@macro@GPIO_LCKR_LCK15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15_Msk",
    "location": {
      "column": "9",
      "line": "3305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265838@macro@GPIO_LCKR_LCK15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15",
    "location": {
      "column": "9",
      "line": "3306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCK15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@265919@macro@GPIO_LCKR_LCKK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK_Pos",
    "location": {
      "column": "9",
      "line": "3307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCKK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266000@macro@GPIO_LCKR_LCKK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK_Msk",
    "location": {
      "column": "9",
      "line": "3308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCKK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266100@macro@GPIO_LCKR_LCKK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK",
    "location": {
      "column": "9",
      "line": "3309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_LCKR_LCKK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266263@macro@GPIO_AFRL_AFSEL0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_Pos",
    "location": {
      "column": "9",
      "line": "3311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266344@macro@GPIO_AFRL_AFSEL0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_Msk",
    "location": {
      "column": "9",
      "line": "3312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266444@macro@GPIO_AFRL_AFSEL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0",
    "location": {
      "column": "9",
      "line": "3313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266525@macro@GPIO_AFRL_AFSEL0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_0",
    "location": {
      "column": "9",
      "line": "3314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266625@macro@GPIO_AFRL_AFSEL0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_1",
    "location": {
      "column": "9",
      "line": "3315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266725@macro@GPIO_AFRL_AFSEL0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_2",
    "location": {
      "column": "9",
      "line": "3316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266825@macro@GPIO_AFRL_AFSEL0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_3",
    "location": {
      "column": "9",
      "line": "3317",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@266925@macro@GPIO_AFRL_AFSEL1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_Pos",
    "location": {
      "column": "9",
      "line": "3318",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267006@macro@GPIO_AFRL_AFSEL1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_Msk",
    "location": {
      "column": "9",
      "line": "3319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267106@macro@GPIO_AFRL_AFSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1",
    "location": {
      "column": "9",
      "line": "3320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267187@macro@GPIO_AFRL_AFSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_0",
    "location": {
      "column": "9",
      "line": "3321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267287@macro@GPIO_AFRL_AFSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_1",
    "location": {
      "column": "9",
      "line": "3322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267387@macro@GPIO_AFRL_AFSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_2",
    "location": {
      "column": "9",
      "line": "3323",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267487@macro@GPIO_AFRL_AFSEL1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_3",
    "location": {
      "column": "9",
      "line": "3324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267587@macro@GPIO_AFRL_AFSEL2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_Pos",
    "location": {
      "column": "9",
      "line": "3325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267668@macro@GPIO_AFRL_AFSEL2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_Msk",
    "location": {
      "column": "9",
      "line": "3326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267768@macro@GPIO_AFRL_AFSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2",
    "location": {
      "column": "9",
      "line": "3327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267849@macro@GPIO_AFRL_AFSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_0",
    "location": {
      "column": "9",
      "line": "3328",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@267949@macro@GPIO_AFRL_AFSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_1",
    "location": {
      "column": "9",
      "line": "3329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268049@macro@GPIO_AFRL_AFSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_2",
    "location": {
      "column": "9",
      "line": "3330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268149@macro@GPIO_AFRL_AFSEL2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_3",
    "location": {
      "column": "9",
      "line": "3331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268249@macro@GPIO_AFRL_AFSEL3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_Pos",
    "location": {
      "column": "9",
      "line": "3332",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268330@macro@GPIO_AFRL_AFSEL3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_Msk",
    "location": {
      "column": "9",
      "line": "3333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268430@macro@GPIO_AFRL_AFSEL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3",
    "location": {
      "column": "9",
      "line": "3334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268511@macro@GPIO_AFRL_AFSEL3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_0",
    "location": {
      "column": "9",
      "line": "3335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268611@macro@GPIO_AFRL_AFSEL3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_1",
    "location": {
      "column": "9",
      "line": "3336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268711@macro@GPIO_AFRL_AFSEL3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_2",
    "location": {
      "column": "9",
      "line": "3337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268811@macro@GPIO_AFRL_AFSEL3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_3",
    "location": {
      "column": "9",
      "line": "3338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268911@macro@GPIO_AFRL_AFSEL4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_Pos",
    "location": {
      "column": "9",
      "line": "3339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@268992@macro@GPIO_AFRL_AFSEL4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_Msk",
    "location": {
      "column": "9",
      "line": "3340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269092@macro@GPIO_AFRL_AFSEL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4",
    "location": {
      "column": "9",
      "line": "3341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269173@macro@GPIO_AFRL_AFSEL4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_0",
    "location": {
      "column": "9",
      "line": "3342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269273@macro@GPIO_AFRL_AFSEL4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_1",
    "location": {
      "column": "9",
      "line": "3343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269373@macro@GPIO_AFRL_AFSEL4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_2",
    "location": {
      "column": "9",
      "line": "3344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269473@macro@GPIO_AFRL_AFSEL4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_3",
    "location": {
      "column": "9",
      "line": "3345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269573@macro@GPIO_AFRL_AFSEL5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_Pos",
    "location": {
      "column": "9",
      "line": "3346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269654@macro@GPIO_AFRL_AFSEL5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_Msk",
    "location": {
      "column": "9",
      "line": "3347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269754@macro@GPIO_AFRL_AFSEL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5",
    "location": {
      "column": "9",
      "line": "3348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269835@macro@GPIO_AFRL_AFSEL5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_0",
    "location": {
      "column": "9",
      "line": "3349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@269935@macro@GPIO_AFRL_AFSEL5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_1",
    "location": {
      "column": "9",
      "line": "3350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270035@macro@GPIO_AFRL_AFSEL5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_2",
    "location": {
      "column": "9",
      "line": "3351",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270135@macro@GPIO_AFRL_AFSEL5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_3",
    "location": {
      "column": "9",
      "line": "3352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270235@macro@GPIO_AFRL_AFSEL6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_Pos",
    "location": {
      "column": "9",
      "line": "3353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270316@macro@GPIO_AFRL_AFSEL6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_Msk",
    "location": {
      "column": "9",
      "line": "3354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270416@macro@GPIO_AFRL_AFSEL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6",
    "location": {
      "column": "9",
      "line": "3355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270497@macro@GPIO_AFRL_AFSEL6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_0",
    "location": {
      "column": "9",
      "line": "3356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270597@macro@GPIO_AFRL_AFSEL6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_1",
    "location": {
      "column": "9",
      "line": "3357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270697@macro@GPIO_AFRL_AFSEL6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_2",
    "location": {
      "column": "9",
      "line": "3358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270797@macro@GPIO_AFRL_AFSEL6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_3",
    "location": {
      "column": "9",
      "line": "3359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270897@macro@GPIO_AFRL_AFSEL7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_Pos",
    "location": {
      "column": "9",
      "line": "3360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@270978@macro@GPIO_AFRL_AFSEL7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_Msk",
    "location": {
      "column": "9",
      "line": "3361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271078@macro@GPIO_AFRL_AFSEL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7",
    "location": {
      "column": "9",
      "line": "3362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271159@macro@GPIO_AFRL_AFSEL7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_0",
    "location": {
      "column": "9",
      "line": "3363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271259@macro@GPIO_AFRL_AFSEL7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_1",
    "location": {
      "column": "9",
      "line": "3364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271359@macro@GPIO_AFRL_AFSEL7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_2",
    "location": {
      "column": "9",
      "line": "3365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271459@macro@GPIO_AFRL_AFSEL7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_3",
    "location": {
      "column": "9",
      "line": "3366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271583@macro@GPIO_AFRL_AFRL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0",
    "location": {
      "column": "9",
      "line": "3369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271642@macro@GPIO_AFRL_AFRL0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_0",
    "location": {
      "column": "9",
      "line": "3370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271703@macro@GPIO_AFRL_AFRL0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_1",
    "location": {
      "column": "9",
      "line": "3371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271764@macro@GPIO_AFRL_AFRL0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_2",
    "location": {
      "column": "9",
      "line": "3372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271825@macro@GPIO_AFRL_AFRL0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_3",
    "location": {
      "column": "9",
      "line": "3373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271886@macro@GPIO_AFRL_AFRL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1",
    "location": {
      "column": "9",
      "line": "3374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@271945@macro@GPIO_AFRL_AFRL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_0",
    "location": {
      "column": "9",
      "line": "3375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272006@macro@GPIO_AFRL_AFRL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_1",
    "location": {
      "column": "9",
      "line": "3376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272067@macro@GPIO_AFRL_AFRL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_2",
    "location": {
      "column": "9",
      "line": "3377",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272128@macro@GPIO_AFRL_AFRL1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_3",
    "location": {
      "column": "9",
      "line": "3378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272189@macro@GPIO_AFRL_AFRL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2",
    "location": {
      "column": "9",
      "line": "3379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272248@macro@GPIO_AFRL_AFRL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_0",
    "location": {
      "column": "9",
      "line": "3380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272309@macro@GPIO_AFRL_AFRL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_1",
    "location": {
      "column": "9",
      "line": "3381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272370@macro@GPIO_AFRL_AFRL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_2",
    "location": {
      "column": "9",
      "line": "3382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272431@macro@GPIO_AFRL_AFRL2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_3",
    "location": {
      "column": "9",
      "line": "3383",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272492@macro@GPIO_AFRL_AFRL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3",
    "location": {
      "column": "9",
      "line": "3384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272551@macro@GPIO_AFRL_AFRL3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_0",
    "location": {
      "column": "9",
      "line": "3385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272612@macro@GPIO_AFRL_AFRL3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_1",
    "location": {
      "column": "9",
      "line": "3386",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272673@macro@GPIO_AFRL_AFRL3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_2",
    "location": {
      "column": "9",
      "line": "3387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272734@macro@GPIO_AFRL_AFRL3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_3",
    "location": {
      "column": "9",
      "line": "3388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272795@macro@GPIO_AFRL_AFRL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4",
    "location": {
      "column": "9",
      "line": "3389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272854@macro@GPIO_AFRL_AFRL4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_0",
    "location": {
      "column": "9",
      "line": "3390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272915@macro@GPIO_AFRL_AFRL4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_1",
    "location": {
      "column": "9",
      "line": "3391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@272976@macro@GPIO_AFRL_AFRL4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_2",
    "location": {
      "column": "9",
      "line": "3392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273037@macro@GPIO_AFRL_AFRL4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_3",
    "location": {
      "column": "9",
      "line": "3393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273098@macro@GPIO_AFRL_AFRL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5",
    "location": {
      "column": "9",
      "line": "3394",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273157@macro@GPIO_AFRL_AFRL5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_0",
    "location": {
      "column": "9",
      "line": "3395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273218@macro@GPIO_AFRL_AFRL5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_1",
    "location": {
      "column": "9",
      "line": "3396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273279@macro@GPIO_AFRL_AFRL5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_2",
    "location": {
      "column": "9",
      "line": "3397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273340@macro@GPIO_AFRL_AFRL5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_3",
    "location": {
      "column": "9",
      "line": "3398",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273401@macro@GPIO_AFRL_AFRL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6",
    "location": {
      "column": "9",
      "line": "3399",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273460@macro@GPIO_AFRL_AFRL6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_0",
    "location": {
      "column": "9",
      "line": "3400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273521@macro@GPIO_AFRL_AFRL6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_1",
    "location": {
      "column": "9",
      "line": "3401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273582@macro@GPIO_AFRL_AFRL6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_2",
    "location": {
      "column": "9",
      "line": "3402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273643@macro@GPIO_AFRL_AFRL6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_3",
    "location": {
      "column": "9",
      "line": "3403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273704@macro@GPIO_AFRL_AFRL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7",
    "location": {
      "column": "9",
      "line": "3404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273763@macro@GPIO_AFRL_AFRL7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_0",
    "location": {
      "column": "9",
      "line": "3405",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273824@macro@GPIO_AFRL_AFRL7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_1",
    "location": {
      "column": "9",
      "line": "3406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273885@macro@GPIO_AFRL_AFRL7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_2",
    "location": {
      "column": "9",
      "line": "3407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@273946@macro@GPIO_AFRL_AFRL7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_3",
    "location": {
      "column": "9",
      "line": "3408",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274091@macro@GPIO_AFRH_AFSEL8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_Pos",
    "location": {
      "column": "9",
      "line": "3411",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274172@macro@GPIO_AFRH_AFSEL8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_Msk",
    "location": {
      "column": "9",
      "line": "3412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274272@macro@GPIO_AFRH_AFSEL8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8",
    "location": {
      "column": "9",
      "line": "3413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274353@macro@GPIO_AFRH_AFSEL8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_0",
    "location": {
      "column": "9",
      "line": "3414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274453@macro@GPIO_AFRH_AFSEL8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_1",
    "location": {
      "column": "9",
      "line": "3415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274553@macro@GPIO_AFRH_AFSEL8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_2",
    "location": {
      "column": "9",
      "line": "3416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274653@macro@GPIO_AFRH_AFSEL8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_3",
    "location": {
      "column": "9",
      "line": "3417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274753@macro@GPIO_AFRH_AFSEL9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_Pos",
    "location": {
      "column": "9",
      "line": "3418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274834@macro@GPIO_AFRH_AFSEL9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_Msk",
    "location": {
      "column": "9",
      "line": "3419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@274934@macro@GPIO_AFRH_AFSEL9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9",
    "location": {
      "column": "9",
      "line": "3420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275015@macro@GPIO_AFRH_AFSEL9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_0",
    "location": {
      "column": "9",
      "line": "3421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275115@macro@GPIO_AFRH_AFSEL9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_1",
    "location": {
      "column": "9",
      "line": "3422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275215@macro@GPIO_AFRH_AFSEL9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_2",
    "location": {
      "column": "9",
      "line": "3423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275315@macro@GPIO_AFRH_AFSEL9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_3",
    "location": {
      "column": "9",
      "line": "3424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275415@macro@GPIO_AFRH_AFSEL10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_Pos",
    "location": {
      "column": "9",
      "line": "3425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275496@macro@GPIO_AFRH_AFSEL10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_Msk",
    "location": {
      "column": "9",
      "line": "3426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275596@macro@GPIO_AFRH_AFSEL10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10",
    "location": {
      "column": "9",
      "line": "3427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275677@macro@GPIO_AFRH_AFSEL10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_0",
    "location": {
      "column": "9",
      "line": "3428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275777@macro@GPIO_AFRH_AFSEL10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_1",
    "location": {
      "column": "9",
      "line": "3429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275877@macro@GPIO_AFRH_AFSEL10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_2",
    "location": {
      "column": "9",
      "line": "3430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@275977@macro@GPIO_AFRH_AFSEL10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_3",
    "location": {
      "column": "9",
      "line": "3431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276077@macro@GPIO_AFRH_AFSEL11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_Pos",
    "location": {
      "column": "9",
      "line": "3432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276158@macro@GPIO_AFRH_AFSEL11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_Msk",
    "location": {
      "column": "9",
      "line": "3433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276258@macro@GPIO_AFRH_AFSEL11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11",
    "location": {
      "column": "9",
      "line": "3434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276339@macro@GPIO_AFRH_AFSEL11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_0",
    "location": {
      "column": "9",
      "line": "3435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276439@macro@GPIO_AFRH_AFSEL11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_1",
    "location": {
      "column": "9",
      "line": "3436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276539@macro@GPIO_AFRH_AFSEL11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_2",
    "location": {
      "column": "9",
      "line": "3437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276639@macro@GPIO_AFRH_AFSEL11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_3",
    "location": {
      "column": "9",
      "line": "3438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276739@macro@GPIO_AFRH_AFSEL12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_Pos",
    "location": {
      "column": "9",
      "line": "3439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276820@macro@GPIO_AFRH_AFSEL12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_Msk",
    "location": {
      "column": "9",
      "line": "3440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@276920@macro@GPIO_AFRH_AFSEL12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12",
    "location": {
      "column": "9",
      "line": "3441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277001@macro@GPIO_AFRH_AFSEL12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_0",
    "location": {
      "column": "9",
      "line": "3442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277101@macro@GPIO_AFRH_AFSEL12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_1",
    "location": {
      "column": "9",
      "line": "3443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277201@macro@GPIO_AFRH_AFSEL12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_2",
    "location": {
      "column": "9",
      "line": "3444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277301@macro@GPIO_AFRH_AFSEL12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_3",
    "location": {
      "column": "9",
      "line": "3445",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277401@macro@GPIO_AFRH_AFSEL13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_Pos",
    "location": {
      "column": "9",
      "line": "3446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277482@macro@GPIO_AFRH_AFSEL13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_Msk",
    "location": {
      "column": "9",
      "line": "3447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277582@macro@GPIO_AFRH_AFSEL13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13",
    "location": {
      "column": "9",
      "line": "3448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277663@macro@GPIO_AFRH_AFSEL13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_0",
    "location": {
      "column": "9",
      "line": "3449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277763@macro@GPIO_AFRH_AFSEL13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_1",
    "location": {
      "column": "9",
      "line": "3450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277863@macro@GPIO_AFRH_AFSEL13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_2",
    "location": {
      "column": "9",
      "line": "3451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@277963@macro@GPIO_AFRH_AFSEL13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_3",
    "location": {
      "column": "9",
      "line": "3452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278063@macro@GPIO_AFRH_AFSEL14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_Pos",
    "location": {
      "column": "9",
      "line": "3453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278144@macro@GPIO_AFRH_AFSEL14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_Msk",
    "location": {
      "column": "9",
      "line": "3454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278244@macro@GPIO_AFRH_AFSEL14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14",
    "location": {
      "column": "9",
      "line": "3455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278325@macro@GPIO_AFRH_AFSEL14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_0",
    "location": {
      "column": "9",
      "line": "3456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278425@macro@GPIO_AFRH_AFSEL14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_1",
    "location": {
      "column": "9",
      "line": "3457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278525@macro@GPIO_AFRH_AFSEL14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_2",
    "location": {
      "column": "9",
      "line": "3458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278625@macro@GPIO_AFRH_AFSEL14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_3",
    "location": {
      "column": "9",
      "line": "3459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278725@macro@GPIO_AFRH_AFSEL15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_Pos",
    "location": {
      "column": "9",
      "line": "3460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278806@macro@GPIO_AFRH_AFSEL15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_Msk",
    "location": {
      "column": "9",
      "line": "3461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278906@macro@GPIO_AFRH_AFSEL15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15",
    "location": {
      "column": "9",
      "line": "3462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@278987@macro@GPIO_AFRH_AFSEL15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_0",
    "location": {
      "column": "9",
      "line": "3463",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279087@macro@GPIO_AFRH_AFSEL15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_1",
    "location": {
      "column": "9",
      "line": "3464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279187@macro@GPIO_AFRH_AFSEL15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_2",
    "location": {
      "column": "9",
      "line": "3465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279287@macro@GPIO_AFRH_AFSEL15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_3",
    "location": {
      "column": "9",
      "line": "3466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279411@macro@GPIO_AFRH_AFRH0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0",
    "location": {
      "column": "9",
      "line": "3469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279470@macro@GPIO_AFRH_AFRH0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_0",
    "location": {
      "column": "9",
      "line": "3470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279531@macro@GPIO_AFRH_AFRH0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_1",
    "location": {
      "column": "9",
      "line": "3471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279592@macro@GPIO_AFRH_AFRH0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_2",
    "location": {
      "column": "9",
      "line": "3472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279653@macro@GPIO_AFRH_AFRH0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_3",
    "location": {
      "column": "9",
      "line": "3473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279714@macro@GPIO_AFRH_AFRH1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1",
    "location": {
      "column": "9",
      "line": "3474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279773@macro@GPIO_AFRH_AFRH1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_0",
    "location": {
      "column": "9",
      "line": "3475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279834@macro@GPIO_AFRH_AFRH1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_1",
    "location": {
      "column": "9",
      "line": "3476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279895@macro@GPIO_AFRH_AFRH1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_2",
    "location": {
      "column": "9",
      "line": "3477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@279956@macro@GPIO_AFRH_AFRH1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_3",
    "location": {
      "column": "9",
      "line": "3478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280017@macro@GPIO_AFRH_AFRH2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2",
    "location": {
      "column": "9",
      "line": "3479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280077@macro@GPIO_AFRH_AFRH2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_0",
    "location": {
      "column": "9",
      "line": "3480",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280139@macro@GPIO_AFRH_AFRH2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_1",
    "location": {
      "column": "9",
      "line": "3481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280201@macro@GPIO_AFRH_AFRH2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_2",
    "location": {
      "column": "9",
      "line": "3482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280263@macro@GPIO_AFRH_AFRH2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_3",
    "location": {
      "column": "9",
      "line": "3483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280325@macro@GPIO_AFRH_AFRH3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3",
    "location": {
      "column": "9",
      "line": "3484",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280385@macro@GPIO_AFRH_AFRH3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_0",
    "location": {
      "column": "9",
      "line": "3485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280447@macro@GPIO_AFRH_AFRH3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_1",
    "location": {
      "column": "9",
      "line": "3486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280509@macro@GPIO_AFRH_AFRH3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_2",
    "location": {
      "column": "9",
      "line": "3487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280571@macro@GPIO_AFRH_AFRH3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_3",
    "location": {
      "column": "9",
      "line": "3488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280633@macro@GPIO_AFRH_AFRH4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4",
    "location": {
      "column": "9",
      "line": "3489",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280693@macro@GPIO_AFRH_AFRH4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_0",
    "location": {
      "column": "9",
      "line": "3490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280755@macro@GPIO_AFRH_AFRH4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_1",
    "location": {
      "column": "9",
      "line": "3491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280817@macro@GPIO_AFRH_AFRH4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_2",
    "location": {
      "column": "9",
      "line": "3492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280879@macro@GPIO_AFRH_AFRH4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_3",
    "location": {
      "column": "9",
      "line": "3493",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@280941@macro@GPIO_AFRH_AFRH5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5",
    "location": {
      "column": "9",
      "line": "3494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281001@macro@GPIO_AFRH_AFRH5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_0",
    "location": {
      "column": "9",
      "line": "3495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281063@macro@GPIO_AFRH_AFRH5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_1",
    "location": {
      "column": "9",
      "line": "3496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281125@macro@GPIO_AFRH_AFRH5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_2",
    "location": {
      "column": "9",
      "line": "3497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281187@macro@GPIO_AFRH_AFRH5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_3",
    "location": {
      "column": "9",
      "line": "3498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281249@macro@GPIO_AFRH_AFRH6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6",
    "location": {
      "column": "9",
      "line": "3499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281309@macro@GPIO_AFRH_AFRH6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_0",
    "location": {
      "column": "9",
      "line": "3500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281371@macro@GPIO_AFRH_AFRH6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_1",
    "location": {
      "column": "9",
      "line": "3501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281433@macro@GPIO_AFRH_AFRH6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_2",
    "location": {
      "column": "9",
      "line": "3502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281495@macro@GPIO_AFRH_AFRH6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_3",
    "location": {
      "column": "9",
      "line": "3503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281557@macro@GPIO_AFRH_AFRH7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7",
    "location": {
      "column": "9",
      "line": "3504",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281617@macro@GPIO_AFRH_AFRH7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_0",
    "location": {
      "column": "9",
      "line": "3505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281679@macro@GPIO_AFRH_AFRH7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_1",
    "location": {
      "column": "9",
      "line": "3506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281741@macro@GPIO_AFRH_AFRH7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_2",
    "location": {
      "column": "9",
      "line": "3507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@281803@macro@GPIO_AFRH_AFRH7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_3",
    "location": {
      "column": "9",
      "line": "3508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282361@macro@I2C_CR1_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE_Pos",
    "location": {
      "column": "9",
      "line": "3517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282442@macro@I2C_CR1_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE_Msk",
    "location": {
      "column": "9",
      "line": "3518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282542@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "9",
      "line": "3519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282675@macro@I2C_CR1_SMBUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS_Pos",
    "location": {
      "column": "9",
      "line": "3520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SMBUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282756@macro@I2C_CR1_SMBUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS_Msk",
    "location": {
      "column": "9",
      "line": "3521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SMBUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282856@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "9",
      "line": "3522",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@282989@macro@I2C_CR1_SMBTYPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE_Pos",
    "location": {
      "column": "9",
      "line": "3523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SMBTYPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283070@macro@I2C_CR1_SMBTYPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE_Msk",
    "location": {
      "column": "9",
      "line": "3524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SMBTYPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283170@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "9",
      "line": "3525",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283303@macro@I2C_CR1_ENARP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP_Pos",
    "location": {
      "column": "9",
      "line": "3526",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENARP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283384@macro@I2C_CR1_ENARP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP_Msk",
    "location": {
      "column": "9",
      "line": "3527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENARP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283484@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "9",
      "line": "3528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283617@macro@I2C_CR1_ENPEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC_Pos",
    "location": {
      "column": "9",
      "line": "3529",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENPEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283698@macro@I2C_CR1_ENPEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC_Msk",
    "location": {
      "column": "9",
      "line": "3530",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENPEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283798@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "9",
      "line": "3531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@283931@macro@I2C_CR1_ENGC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC_Pos",
    "location": {
      "column": "9",
      "line": "3532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENGC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284012@macro@I2C_CR1_ENGC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC_Msk",
    "location": {
      "column": "9",
      "line": "3533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENGC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284112@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "9",
      "line": "3534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284245@macro@I2C_CR1_NOSTRETCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH_Pos",
    "location": {
      "column": "9",
      "line": "3535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284326@macro@I2C_CR1_NOSTRETCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH_Msk",
    "location": {
      "column": "9",
      "line": "3536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284426@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "9",
      "line": "3537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284559@macro@I2C_CR1_START_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START_Pos",
    "location": {
      "column": "9",
      "line": "3538",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_START_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284640@macro@I2C_CR1_START_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START_Msk",
    "location": {
      "column": "9",
      "line": "3539",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_START_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284740@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "9",
      "line": "3540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284873@macro@I2C_CR1_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP_Pos",
    "location": {
      "column": "9",
      "line": "3541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@284954@macro@I2C_CR1_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP_Msk",
    "location": {
      "column": "9",
      "line": "3542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285054@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "9",
      "line": "3543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285187@macro@I2C_CR1_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK_Pos",
    "location": {
      "column": "9",
      "line": "3544",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285268@macro@I2C_CR1_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK_Msk",
    "location": {
      "column": "9",
      "line": "3545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285368@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "9",
      "line": "3546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285501@macro@I2C_CR1_POS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS_Pos",
    "location": {
      "column": "9",
      "line": "3547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_POS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285582@macro@I2C_CR1_POS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS_Msk",
    "location": {
      "column": "9",
      "line": "3548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_POS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285682@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "9",
      "line": "3549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285815@macro@I2C_CR1_PEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC_Pos",
    "location": {
      "column": "9",
      "line": "3550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_PEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285896@macro@I2C_CR1_PEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC_Msk",
    "location": {
      "column": "9",
      "line": "3551",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_PEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@285996@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "9",
      "line": "3552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286129@macro@I2C_CR1_ALERT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT_Pos",
    "location": {
      "column": "9",
      "line": "3553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ALERT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286210@macro@I2C_CR1_ALERT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT_Msk",
    "location": {
      "column": "9",
      "line": "3554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ALERT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286310@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "9",
      "line": "3555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286443@macro@I2C_CR1_SWRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST_Pos",
    "location": {
      "column": "9",
      "line": "3556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SWRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286524@macro@I2C_CR1_SWRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST_Msk",
    "location": {
      "column": "9",
      "line": "3557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SWRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286624@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "9",
      "line": "3558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286841@macro@I2C_CR2_FREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_Pos",
    "location": {
      "column": "9",
      "line": "3561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@286922@macro@I2C_CR2_FREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_Msk",
    "location": {
      "column": "9",
      "line": "3562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287022@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "9",
      "line": "3563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287155@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "9",
      "line": "3564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287255@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "9",
      "line": "3565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287355@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "9",
      "line": "3566",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287455@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "9",
      "line": "3567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287555@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "9",
      "line": "3568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287655@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "9",
      "line": "3569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287757@macro@I2C_CR2_ITERREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN_Pos",
    "location": {
      "column": "9",
      "line": "3571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITERREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287838@macro@I2C_CR2_ITERREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN_Msk",
    "location": {
      "column": "9",
      "line": "3572",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITERREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@287938@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "9",
      "line": "3573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288049@macro@I2C_CR2_ITEVTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN_Pos",
    "location": {
      "column": "9",
      "line": "3574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITEVTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288130@macro@I2C_CR2_ITEVTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN_Msk",
    "location": {
      "column": "9",
      "line": "3575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITEVTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288230@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "9",
      "line": "3576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288341@macro@I2C_CR2_ITBUFEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN_Pos",
    "location": {
      "column": "9",
      "line": "3577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITBUFEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288422@macro@I2C_CR2_ITBUFEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN_Msk",
    "location": {
      "column": "9",
      "line": "3578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITBUFEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288522@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "9",
      "line": "3579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288633@macro@I2C_CR2_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "3580",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288714@macro@I2C_CR2_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "3581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288814@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "9",
      "line": "3582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@288925@macro@I2C_CR2_LAST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST_Pos",
    "location": {
      "column": "9",
      "line": "3583",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_LAST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289006@macro@I2C_CR2_LAST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST_Msk",
    "location": {
      "column": "9",
      "line": "3584",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_LAST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289106@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "9",
      "line": "3585",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289301@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "9",
      "line": "3588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289406@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "9",
      "line": "3589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289513@macro@I2C_OAR1_ADD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0_Pos",
    "location": {
      "column": "9",
      "line": "3591",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289594@macro@I2C_OAR1_ADD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0_Msk",
    "location": {
      "column": "9",
      "line": "3592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289694@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "9",
      "line": "3593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289787@macro@I2C_OAR1_ADD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_Pos",
    "location": {
      "column": "9",
      "line": "3594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289868@macro@I2C_OAR1_ADD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_Msk",
    "location": {
      "column": "9",
      "line": "3595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@289968@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "9",
      "line": "3596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290061@macro@I2C_OAR1_ADD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2_Pos",
    "location": {
      "column": "9",
      "line": "3597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290142@macro@I2C_OAR1_ADD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2_Msk",
    "location": {
      "column": "9",
      "line": "3598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290242@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "9",
      "line": "3599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290335@macro@I2C_OAR1_ADD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3_Pos",
    "location": {
      "column": "9",
      "line": "3600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290416@macro@I2C_OAR1_ADD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3_Msk",
    "location": {
      "column": "9",
      "line": "3601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290516@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "9",
      "line": "3602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290609@macro@I2C_OAR1_ADD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4_Pos",
    "location": {
      "column": "9",
      "line": "3603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290690@macro@I2C_OAR1_ADD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4_Msk",
    "location": {
      "column": "9",
      "line": "3604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290790@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "9",
      "line": "3605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290883@macro@I2C_OAR1_ADD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5_Pos",
    "location": {
      "column": "9",
      "line": "3606",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@290964@macro@I2C_OAR1_ADD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5_Msk",
    "location": {
      "column": "9",
      "line": "3607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291064@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "9",
      "line": "3608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291157@macro@I2C_OAR1_ADD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6_Pos",
    "location": {
      "column": "9",
      "line": "3609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291238@macro@I2C_OAR1_ADD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6_Msk",
    "location": {
      "column": "9",
      "line": "3610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291338@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "9",
      "line": "3611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291431@macro@I2C_OAR1_ADD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7_Pos",
    "location": {
      "column": "9",
      "line": "3612",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291512@macro@I2C_OAR1_ADD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7_Msk",
    "location": {
      "column": "9",
      "line": "3613",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291612@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "9",
      "line": "3614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291705@macro@I2C_OAR1_ADD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_Pos",
    "location": {
      "column": "9",
      "line": "3615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291786@macro@I2C_OAR1_ADD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_Msk",
    "location": {
      "column": "9",
      "line": "3616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291886@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "9",
      "line": "3617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@291979@macro@I2C_OAR1_ADD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9_Pos",
    "location": {
      "column": "9",
      "line": "3618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292060@macro@I2C_OAR1_ADD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9_Msk",
    "location": {
      "column": "9",
      "line": "3619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292160@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "9",
      "line": "3620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292255@macro@I2C_OAR1_ADDMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE_Pos",
    "location": {
      "column": "9",
      "line": "3622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADDMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292336@macro@I2C_OAR1_ADDMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE_Msk",
    "location": {
      "column": "9",
      "line": "3623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADDMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292436@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "9",
      "line": "3624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292636@macro@I2C_OAR2_ENDUAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL_Pos",
    "location": {
      "column": "9",
      "line": "3627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR2_ENDUAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292717@macro@I2C_OAR2_ENDUAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL_Msk",
    "location": {
      "column": "9",
      "line": "3628",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR2_ENDUAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292817@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "9",
      "line": "3629",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@292932@macro@I2C_OAR2_ADD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2_Pos",
    "location": {
      "column": "9",
      "line": "3630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR2_ADD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293013@macro@I2C_OAR2_ADD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2_Msk",
    "location": {
      "column": "9",
      "line": "3631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR2_ADD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293113@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "9",
      "line": "3632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293312@macro@I2C_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "3635",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293393@macro@I2C_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "3636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293493@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "9",
      "line": "3637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293692@macro@I2C_SR1_SB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB_Pos",
    "location": {
      "column": "9",
      "line": "3640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_SB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293773@macro@I2C_SR1_SB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB_Msk",
    "location": {
      "column": "9",
      "line": "3641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_SB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@293873@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "9",
      "line": "3642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294008@macro@I2C_SR1_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "3643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294089@macro@I2C_SR1_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "3644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294189@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "9",
      "line": "3645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294324@macro@I2C_SR1_BTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF_Pos",
    "location": {
      "column": "9",
      "line": "3646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_BTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294405@macro@I2C_SR1_BTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF_Msk",
    "location": {
      "column": "9",
      "line": "3647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_BTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294505@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "9",
      "line": "3648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294640@macro@I2C_SR1_ADD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10_Pos",
    "location": {
      "column": "9",
      "line": "3649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ADD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294721@macro@I2C_SR1_ADD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10_Msk",
    "location": {
      "column": "9",
      "line": "3650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ADD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294821@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "9",
      "line": "3651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@294956@macro@I2C_SR1_STOPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF_Pos",
    "location": {
      "column": "9",
      "line": "3652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_STOPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295037@macro@I2C_SR1_STOPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF_Msk",
    "location": {
      "column": "9",
      "line": "3653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_STOPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295137@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "9",
      "line": "3654",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295272@macro@I2C_SR1_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "3655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295353@macro@I2C_SR1_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "3656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295453@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "9",
      "line": "3657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295588@macro@I2C_SR1_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE_Pos",
    "location": {
      "column": "9",
      "line": "3658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295669@macro@I2C_SR1_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE_Msk",
    "location": {
      "column": "9",
      "line": "3659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295769@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "9",
      "line": "3660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295904@macro@I2C_SR1_BERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR_Pos",
    "location": {
      "column": "9",
      "line": "3661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_BERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@295985@macro@I2C_SR1_BERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR_Msk",
    "location": {
      "column": "9",
      "line": "3662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_BERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296085@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "9",
      "line": "3663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296220@macro@I2C_SR1_ARLO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO_Pos",
    "location": {
      "column": "9",
      "line": "3664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ARLO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296301@macro@I2C_SR1_ARLO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO_Msk",
    "location": {
      "column": "9",
      "line": "3665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ARLO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296401@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "9",
      "line": "3666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296536@macro@I2C_SR1_AF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF_Pos",
    "location": {
      "column": "9",
      "line": "3667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_AF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296617@macro@I2C_SR1_AF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF_Msk",
    "location": {
      "column": "9",
      "line": "3668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_AF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296717@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "9",
      "line": "3669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296852@macro@I2C_SR1_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR_Pos",
    "location": {
      "column": "9",
      "line": "3670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@296933@macro@I2C_SR1_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR_Msk",
    "location": {
      "column": "9",
      "line": "3671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297033@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "9",
      "line": "3672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297168@macro@I2C_SR1_PECERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR_Pos",
    "location": {
      "column": "9",
      "line": "3673",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_PECERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297249@macro@I2C_SR1_PECERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR_Msk",
    "location": {
      "column": "9",
      "line": "3674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_PECERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297349@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "9",
      "line": "3675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297484@macro@I2C_SR1_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "3676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297565@macro@I2C_SR1_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "3677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297665@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "9",
      "line": "3678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297800@macro@I2C_SR1_SMBALERT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT_Pos",
    "location": {
      "column": "9",
      "line": "3679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_SMBALERT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297881@macro@I2C_SR1_SMBALERT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT_Msk",
    "location": {
      "column": "9",
      "line": "3680",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_SMBALERT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@297981@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "9",
      "line": "3681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298200@macro@I2C_SR2_MSL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL_Pos",
    "location": {
      "column": "9",
      "line": "3684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_MSL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298281@macro@I2C_SR2_MSL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL_Msk",
    "location": {
      "column": "9",
      "line": "3685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_MSL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298381@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "9",
      "line": "3686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298516@macro@I2C_SR2_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "3687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298597@macro@I2C_SR2_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "3688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298697@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "9",
      "line": "3689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298832@macro@I2C_SR2_TRA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA_Pos",
    "location": {
      "column": "9",
      "line": "3690",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_TRA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@298913@macro@I2C_SR2_TRA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA_Msk",
    "location": {
      "column": "9",
      "line": "3691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_TRA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299013@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "9",
      "line": "3692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299148@macro@I2C_SR2_GENCALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL_Pos",
    "location": {
      "column": "9",
      "line": "3693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_GENCALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299229@macro@I2C_SR2_GENCALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL_Msk",
    "location": {
      "column": "9",
      "line": "3694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_GENCALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299329@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "9",
      "line": "3695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299464@macro@I2C_SR2_SMBDEFAULT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT_Pos",
    "location": {
      "column": "9",
      "line": "3696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299545@macro@I2C_SR2_SMBDEFAULT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT_Msk",
    "location": {
      "column": "9",
      "line": "3697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299645@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "9",
      "line": "3698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299780@macro@I2C_SR2_SMBHOST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST_Pos",
    "location": {
      "column": "9",
      "line": "3699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_SMBHOST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299861@macro@I2C_SR2_SMBHOST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST_Msk",
    "location": {
      "column": "9",
      "line": "3700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_SMBHOST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@299961@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "9",
      "line": "3701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300096@macro@I2C_SR2_DUALF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF_Pos",
    "location": {
      "column": "9",
      "line": "3702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_DUALF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300177@macro@I2C_SR2_DUALF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF_Msk",
    "location": {
      "column": "9",
      "line": "3703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_DUALF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300277@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "9",
      "line": "3704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300412@macro@I2C_SR2_PEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC_Pos",
    "location": {
      "column": "9",
      "line": "3705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_PEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300493@macro@I2C_SR2_PEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC_Msk",
    "location": {
      "column": "9",
      "line": "3706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_PEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300593@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "9",
      "line": "3707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300812@macro@I2C_CCR_CCR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR_Pos",
    "location": {
      "column": "9",
      "line": "3710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_CCR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300893@macro@I2C_CCR_CCR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR_Msk",
    "location": {
      "column": "9",
      "line": "3711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_CCR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@300993@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "9",
      "line": "3712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301139@macro@I2C_CCR_DUTY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY_Pos",
    "location": {
      "column": "9",
      "line": "3713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_DUTY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301220@macro@I2C_CCR_DUTY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY_Msk",
    "location": {
      "column": "9",
      "line": "3714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_DUTY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301320@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "9",
      "line": "3715",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301466@macro@I2C_CCR_FS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS_Pos",
    "location": {
      "column": "9",
      "line": "3716",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_FS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301547@macro@I2C_CCR_FS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS_Msk",
    "location": {
      "column": "9",
      "line": "3717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_FS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301647@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "9",
      "line": "3718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301877@macro@I2C_TRISE_TRISE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE_Pos",
    "location": {
      "column": "9",
      "line": "3721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_TRISE_TRISE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@301958@macro@I2C_TRISE_TRISE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE_Msk",
    "location": {
      "column": "9",
      "line": "3722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_TRISE_TRISE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302058@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "9",
      "line": "3723",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302282@macro@I2C_FLTR_DNF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF_Pos",
    "location": {
      "column": "9",
      "line": "3726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_FLTR_DNF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302363@macro@I2C_FLTR_DNF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF_Msk",
    "location": {
      "column": "9",
      "line": "3727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_FLTR_DNF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302463@macro@I2C_FLTR_DNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF",
    "location": {
      "column": "9",
      "line": "3728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_FLTR_DNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302571@macro@I2C_FLTR_ANOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF_Pos",
    "location": {
      "column": "9",
      "line": "3729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_FLTR_ANOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302652@macro@I2C_FLTR_ANOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF_Msk",
    "location": {
      "column": "9",
      "line": "3730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_FLTR_ANOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@302752@macro@I2C_FLTR_ANOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF",
    "location": {
      "column": "9",
      "line": "3731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "I2C_FLTR_ANOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@303357@macro@IWDG_KR_KEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY_Pos",
    "location": {
      "column": "9",
      "line": "3739",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_KR_KEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@303438@macro@IWDG_KR_KEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY_Msk",
    "location": {
      "column": "9",
      "line": "3740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_KR_KEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@303538@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "9",
      "line": "3741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@303745@macro@IWDG_PR_PR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_Pos",
    "location": {
      "column": "9",
      "line": "3744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_PR_PR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@303826@macro@IWDG_PR_PR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_Msk",
    "location": {
      "column": "9",
      "line": "3745",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_PR_PR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@303926@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "9",
      "line": "3746",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304049@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "9",
      "line": "3747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304143@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "9",
      "line": "3748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304237@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "9",
      "line": "3749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304415@macro@IWDG_RLR_RL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL_Pos",
    "location": {
      "column": "9",
      "line": "3752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_RLR_RL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304496@macro@IWDG_RLR_RL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL_Msk",
    "location": {
      "column": "9",
      "line": "3753",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_RLR_RL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304596@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "9",
      "line": "3754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304804@macro@IWDG_SR_PVU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU_Pos",
    "location": {
      "column": "9",
      "line": "3757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_SR_PVU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304885@macro@IWDG_SR_PVU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU_Msk",
    "location": {
      "column": "9",
      "line": "3758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_SR_PVU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@304985@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "9",
      "line": "3759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@305109@macro@IWDG_SR_RVU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU_Pos",
    "location": {
      "column": "9",
      "line": "3760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_SR_RVU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@305190@macro@IWDG_SR_RVU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU_Msk",
    "location": {
      "column": "9",
      "line": "3761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_SR_RVU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@305290@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "9",
      "line": "3762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@305912@macro@PWR_CR_LPDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS_Pos",
    "location": {
      "column": "9",
      "line": "3772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_LPDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@305993@macro@PWR_CR_LPDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS_Msk",
    "location": {
      "column": "9",
      "line": "3773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_LPDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306093@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "9",
      "line": "3774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306217@macro@PWR_CR_PDDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS_Pos",
    "location": {
      "column": "9",
      "line": "3775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PDDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306298@macro@PWR_CR_PDDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS_Msk",
    "location": {
      "column": "9",
      "line": "3776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PDDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306398@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "9",
      "line": "3777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306522@macro@PWR_CR_CWUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF_Pos",
    "location": {
      "column": "9",
      "line": "3778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_CWUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306603@macro@PWR_CR_CWUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF_Msk",
    "location": {
      "column": "9",
      "line": "3779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_CWUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306703@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "9",
      "line": "3780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306827@macro@PWR_CR_CSBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF_Pos",
    "location": {
      "column": "9",
      "line": "3781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_CSBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@306908@macro@PWR_CR_CSBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF_Msk",
    "location": {
      "column": "9",
      "line": "3782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_CSBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307008@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "9",
      "line": "3783",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307132@macro@PWR_CR_PVDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE_Pos",
    "location": {
      "column": "9",
      "line": "3784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PVDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307213@macro@PWR_CR_PVDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE_Msk",
    "location": {
      "column": "9",
      "line": "3785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PVDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307313@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "9",
      "line": "3786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307439@macro@PWR_CR_PLS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_Pos",
    "location": {
      "column": "9",
      "line": "3788",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307520@macro@PWR_CR_PLS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_Msk",
    "location": {
      "column": "9",
      "line": "3789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307620@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "9",
      "line": "3790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307744@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "9",
      "line": "3791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307844@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "9",
      "line": "3792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@307944@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "9",
      "line": "3793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308079@macro@PWR_CR_PLS_LEV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV0",
    "location": {
      "column": "9",
      "line": "3796",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308179@macro@PWR_CR_PLS_LEV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV1",
    "location": {
      "column": "9",
      "line": "3797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308279@macro@PWR_CR_PLS_LEV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV2",
    "location": {
      "column": "9",
      "line": "3798",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308379@macro@PWR_CR_PLS_LEV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV3",
    "location": {
      "column": "9",
      "line": "3799",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308479@macro@PWR_CR_PLS_LEV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV4",
    "location": {
      "column": "9",
      "line": "3800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308579@macro@PWR_CR_PLS_LEV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV5",
    "location": {
      "column": "9",
      "line": "3801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308679@macro@PWR_CR_PLS_LEV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV6",
    "location": {
      "column": "9",
      "line": "3802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308779@macro@PWR_CR_PLS_LEV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV7",
    "location": {
      "column": "9",
      "line": "3803",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PLS_LEV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308879@macro@PWR_CR_DBP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP_Pos",
    "location": {
      "column": "9",
      "line": "3804",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_DBP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@308960@macro@PWR_CR_DBP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP_Msk",
    "location": {
      "column": "9",
      "line": "3805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_DBP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309060@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "9",
      "line": "3806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309207@macro@PWR_CR_FPDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS_Pos",
    "location": {
      "column": "9",
      "line": "3807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_FPDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309288@macro@PWR_CR_FPDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS_Msk",
    "location": {
      "column": "9",
      "line": "3808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_FPDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309388@macro@PWR_CR_FPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS",
    "location": {
      "column": "9",
      "line": "3809",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_FPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309535@macro@PWR_CR_LPLVDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS_Pos",
    "location": {
      "column": "9",
      "line": "3810",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_LPLVDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309616@macro@PWR_CR_LPLVDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS_Msk",
    "location": {
      "column": "9",
      "line": "3811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_LPLVDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309716@macro@PWR_CR_LPLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS",
    "location": {
      "column": "9",
      "line": "3812",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_LPLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309863@macro@PWR_CR_MRLVDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS_Pos",
    "location": {
      "column": "9",
      "line": "3813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_MRLVDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@309944@macro@PWR_CR_MRLVDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS_Msk",
    "location": {
      "column": "9",
      "line": "3814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_MRLVDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310044@macro@PWR_CR_MRLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS",
    "location": {
      "column": "9",
      "line": "3815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_MRLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310191@macro@PWR_CR_ADCDC1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1_Pos",
    "location": {
      "column": "9",
      "line": "3816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_ADCDC1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310272@macro@PWR_CR_ADCDC1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1_Msk",
    "location": {
      "column": "9",
      "line": "3817",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_ADCDC1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310372@macro@PWR_CR_ADCDC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1",
    "location": {
      "column": "9",
      "line": "3818",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_ADCDC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310520@macro@PWR_CR_VOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_Pos",
    "location": {
      "column": "9",
      "line": "3819",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_VOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310601@macro@PWR_CR_VOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_Msk",
    "location": {
      "column": "9",
      "line": "3820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_VOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310701@macro@PWR_CR_VOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS",
    "location": {
      "column": "9",
      "line": "3821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_VOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310848@macro@PWR_CR_VOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_0",
    "location": {
      "column": "9",
      "line": "3822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_VOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@310942@macro@PWR_CR_VOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_1",
    "location": {
      "column": "9",
      "line": "3823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_VOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311060@macro@PWR_CR_PMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PMODE",
    "location": {
      "column": "10",
      "line": "3826",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CR_PMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311200@macro@PWR_CSR_WUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF_Pos",
    "location": {
      "column": "9",
      "line": "3829",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_WUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311281@macro@PWR_CSR_WUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF_Msk",
    "location": {
      "column": "9",
      "line": "3830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_WUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311381@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "9",
      "line": "3831",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311518@macro@PWR_CSR_SBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF_Pos",
    "location": {
      "column": "9",
      "line": "3832",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_SBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311599@macro@PWR_CSR_SBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF_Msk",
    "location": {
      "column": "9",
      "line": "3833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_SBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311699@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "9",
      "line": "3834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311836@macro@PWR_CSR_PVDO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO_Pos",
    "location": {
      "column": "9",
      "line": "3835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_PVDO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@311917@macro@PWR_CSR_PVDO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO_Msk",
    "location": {
      "column": "9",
      "line": "3836",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_PVDO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312017@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "9",
      "line": "3837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312154@macro@PWR_CSR_BRR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR_Pos",
    "location": {
      "column": "9",
      "line": "3838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_BRR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312235@macro@PWR_CSR_BRR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR_Msk",
    "location": {
      "column": "9",
      "line": "3839",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_BRR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312335@macro@PWR_CSR_BRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR",
    "location": {
      "column": "9",
      "line": "3840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_BRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312472@macro@PWR_CSR_EWUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP_Pos",
    "location": {
      "column": "9",
      "line": "3841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_EWUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312553@macro@PWR_CSR_EWUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP_Msk",
    "location": {
      "column": "9",
      "line": "3842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_EWUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312653@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "9",
      "line": "3843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312790@macro@PWR_CSR_BRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE_Pos",
    "location": {
      "column": "9",
      "line": "3844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_BRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312871@macro@PWR_CSR_BRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE_Msk",
    "location": {
      "column": "9",
      "line": "3845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_BRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@312971@macro@PWR_CSR_BRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE",
    "location": {
      "column": "9",
      "line": "3846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_BRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@313108@macro@PWR_CSR_VOSRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY_Pos",
    "location": {
      "column": "9",
      "line": "3847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_VOSRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@313189@macro@PWR_CSR_VOSRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY_Msk",
    "location": {
      "column": "9",
      "line": "3848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_VOSRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@313289@macro@PWR_CSR_VOSRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY",
    "location": {
      "column": "9",
      "line": "3849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_VOSRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@313450@macro@PWR_CSR_REGRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_REGRDY",
    "location": {
      "column": "10",
      "line": "3852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "PWR_CSR_REGRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314004@macro@RCC_CR_HSION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_Pos",
    "location": {
      "column": "9",
      "line": "3860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314085@macro@RCC_CR_HSION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_Msk",
    "location": {
      "column": "9",
      "line": "3861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314185@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "9",
      "line": "3862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314266@macro@RCC_CR_HSIRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY_Pos",
    "location": {
      "column": "9",
      "line": "3863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSIRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314347@macro@RCC_CR_HSIRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY_Msk",
    "location": {
      "column": "9",
      "line": "3864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSIRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314447@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "9",
      "line": "3865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314530@macro@RCC_CR_HSITRIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_Pos",
    "location": {
      "column": "9",
      "line": "3867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314611@macro@RCC_CR_HSITRIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_Msk",
    "location": {
      "column": "9",
      "line": "3868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314711@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "9",
      "line": "3869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314792@macro@RCC_CR_HSITRIM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_0",
    "location": {
      "column": "9",
      "line": "3870",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314892@macro@RCC_CR_HSITRIM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_1",
    "location": {
      "column": "9",
      "line": "3871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@314992@macro@RCC_CR_HSITRIM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_2",
    "location": {
      "column": "9",
      "line": "3872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315092@macro@RCC_CR_HSITRIM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_3",
    "location": {
      "column": "9",
      "line": "3873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315192@macro@RCC_CR_HSITRIM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_4",
    "location": {
      "column": "9",
      "line": "3874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSITRIM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315294@macro@RCC_CR_HSICAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_Pos",
    "location": {
      "column": "9",
      "line": "3876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315375@macro@RCC_CR_HSICAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_Msk",
    "location": {
      "column": "9",
      "line": "3877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315475@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "9",
      "line": "3878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315556@macro@RCC_CR_HSICAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_0",
    "location": {
      "column": "9",
      "line": "3879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315656@macro@RCC_CR_HSICAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_1",
    "location": {
      "column": "9",
      "line": "3880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315756@macro@RCC_CR_HSICAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_2",
    "location": {
      "column": "9",
      "line": "3881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315856@macro@RCC_CR_HSICAL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_3",
    "location": {
      "column": "9",
      "line": "3882",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@315956@macro@RCC_CR_HSICAL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_4",
    "location": {
      "column": "9",
      "line": "3883",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316056@macro@RCC_CR_HSICAL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_5",
    "location": {
      "column": "9",
      "line": "3884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316156@macro@RCC_CR_HSICAL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_6",
    "location": {
      "column": "9",
      "line": "3885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316256@macro@RCC_CR_HSICAL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_7",
    "location": {
      "column": "9",
      "line": "3886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSICAL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316358@macro@RCC_CR_HSEON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_Pos",
    "location": {
      "column": "9",
      "line": "3888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSEON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316439@macro@RCC_CR_HSEON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_Msk",
    "location": {
      "column": "9",
      "line": "3889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSEON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316539@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "9",
      "line": "3890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316620@macro@RCC_CR_HSERDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY_Pos",
    "location": {
      "column": "9",
      "line": "3891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSERDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316701@macro@RCC_CR_HSERDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY_Msk",
    "location": {
      "column": "9",
      "line": "3892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSERDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316801@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "9",
      "line": "3893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316882@macro@RCC_CR_HSEBYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP_Pos",
    "location": {
      "column": "9",
      "line": "3894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSEBYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@316963@macro@RCC_CR_HSEBYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP_Msk",
    "location": {
      "column": "9",
      "line": "3895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSEBYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317063@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "9",
      "line": "3896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317144@macro@RCC_CR_CSSON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_Pos",
    "location": {
      "column": "9",
      "line": "3897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_CSSON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317225@macro@RCC_CR_CSSON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_Msk",
    "location": {
      "column": "9",
      "line": "3898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_CSSON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317325@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "9",
      "line": "3899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317406@macro@RCC_CR_PLLON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_Pos",
    "location": {
      "column": "9",
      "line": "3900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317487@macro@RCC_CR_PLLON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_Msk",
    "location": {
      "column": "9",
      "line": "3901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317587@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "9",
      "line": "3902",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317668@macro@RCC_CR_PLLRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY_Pos",
    "location": {
      "column": "9",
      "line": "3903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317749@macro@RCC_CR_PLLRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY_Msk",
    "location": {
      "column": "9",
      "line": "3904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@317849@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "9",
      "line": "3905",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318036@macro@RCC_PLLI2S_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2S_SUPPORT",
    "location": {
      "column": "9",
      "line": "3909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2S_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318152@macro@RCC_CR_PLLI2SON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON_Pos",
    "location": {
      "column": "9",
      "line": "3911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLI2SON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318233@macro@RCC_CR_PLLI2SON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON_Msk",
    "location": {
      "column": "9",
      "line": "3912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLI2SON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318333@macro@RCC_CR_PLLI2SON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON",
    "location": {
      "column": "9",
      "line": "3913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLI2SON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318414@macro@RCC_CR_PLLI2SRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY_Pos",
    "location": {
      "column": "9",
      "line": "3914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLI2SRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318495@macro@RCC_CR_PLLI2SRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY_Msk",
    "location": {
      "column": "9",
      "line": "3915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLI2SRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318595@macro@RCC_CR_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY",
    "location": {
      "column": "9",
      "line": "3916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CR_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318760@macro@RCC_PLLCFGR_PLLM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_Pos",
    "location": {
      "column": "9",
      "line": "3919",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318841@macro@RCC_PLLCFGR_PLLM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_Msk",
    "location": {
      "column": "9",
      "line": "3920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@318941@macro@RCC_PLLCFGR_PLLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM",
    "location": {
      "column": "9",
      "line": "3921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319022@macro@RCC_PLLCFGR_PLLM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_0",
    "location": {
      "column": "9",
      "line": "3922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319122@macro@RCC_PLLCFGR_PLLM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_1",
    "location": {
      "column": "9",
      "line": "3923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319222@macro@RCC_PLLCFGR_PLLM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_2",
    "location": {
      "column": "9",
      "line": "3924",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319322@macro@RCC_PLLCFGR_PLLM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_3",
    "location": {
      "column": "9",
      "line": "3925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319422@macro@RCC_PLLCFGR_PLLM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_4",
    "location": {
      "column": "9",
      "line": "3926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319522@macro@RCC_PLLCFGR_PLLM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_5",
    "location": {
      "column": "9",
      "line": "3927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319624@macro@RCC_PLLCFGR_PLLN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_Pos",
    "location": {
      "column": "9",
      "line": "3929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319705@macro@RCC_PLLCFGR_PLLN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_Msk",
    "location": {
      "column": "9",
      "line": "3930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319805@macro@RCC_PLLCFGR_PLLN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN",
    "location": {
      "column": "9",
      "line": "3931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319886@macro@RCC_PLLCFGR_PLLN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_0",
    "location": {
      "column": "9",
      "line": "3932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@319986@macro@RCC_PLLCFGR_PLLN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_1",
    "location": {
      "column": "9",
      "line": "3933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320086@macro@RCC_PLLCFGR_PLLN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_2",
    "location": {
      "column": "9",
      "line": "3934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320186@macro@RCC_PLLCFGR_PLLN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_3",
    "location": {
      "column": "9",
      "line": "3935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320286@macro@RCC_PLLCFGR_PLLN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_4",
    "location": {
      "column": "9",
      "line": "3936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320386@macro@RCC_PLLCFGR_PLLN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_5",
    "location": {
      "column": "9",
      "line": "3937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320486@macro@RCC_PLLCFGR_PLLN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_6",
    "location": {
      "column": "9",
      "line": "3938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320586@macro@RCC_PLLCFGR_PLLN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_7",
    "location": {
      "column": "9",
      "line": "3939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320686@macro@RCC_PLLCFGR_PLLN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_8",
    "location": {
      "column": "9",
      "line": "3940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320788@macro@RCC_PLLCFGR_PLLP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_Pos",
    "location": {
      "column": "9",
      "line": "3942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320869@macro@RCC_PLLCFGR_PLLP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_Msk",
    "location": {
      "column": "9",
      "line": "3943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@320969@macro@RCC_PLLCFGR_PLLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP",
    "location": {
      "column": "9",
      "line": "3944",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321050@macro@RCC_PLLCFGR_PLLP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_0",
    "location": {
      "column": "9",
      "line": "3945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321150@macro@RCC_PLLCFGR_PLLP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_1",
    "location": {
      "column": "9",
      "line": "3946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321252@macro@RCC_PLLCFGR_PLLSRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_Pos",
    "location": {
      "column": "9",
      "line": "3948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321333@macro@RCC_PLLCFGR_PLLSRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_Msk",
    "location": {
      "column": "9",
      "line": "3949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321433@macro@RCC_PLLCFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC",
    "location": {
      "column": "9",
      "line": "3950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321514@macro@RCC_PLLCFGR_PLLSRC_HSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE_Pos",
    "location": {
      "column": "9",
      "line": "3951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321595@macro@RCC_PLLCFGR_PLLSRC_HSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE_Msk",
    "location": {
      "column": "9",
      "line": "3952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321696@macro@RCC_PLLCFGR_PLLSRC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE",
    "location": {
      "column": "9",
      "line": "3953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321777@macro@RCC_PLLCFGR_PLLSRC_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSI",
    "location": {
      "column": "9",
      "line": "3954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321860@macro@RCC_PLLCFGR_PLLQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_Pos",
    "location": {
      "column": "9",
      "line": "3956",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@321941@macro@RCC_PLLCFGR_PLLQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_Msk",
    "location": {
      "column": "9",
      "line": "3957",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322041@macro@RCC_PLLCFGR_PLLQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ",
    "location": {
      "column": "9",
      "line": "3958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322122@macro@RCC_PLLCFGR_PLLQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_0",
    "location": {
      "column": "9",
      "line": "3959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322222@macro@RCC_PLLCFGR_PLLQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_1",
    "location": {
      "column": "9",
      "line": "3960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322322@macro@RCC_PLLCFGR_PLLQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_2",
    "location": {
      "column": "9",
      "line": "3961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322422@macro@RCC_PLLCFGR_PLLQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_3",
    "location": {
      "column": "9",
      "line": "3962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322634@macro@RCC_CFGR_SW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_Pos",
    "location": {
      "column": "9",
      "line": "3967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322715@macro@RCC_CFGR_SW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_Msk",
    "location": {
      "column": "9",
      "line": "3968",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322815@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "9",
      "line": "3969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@322938@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "9",
      "line": "3970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323038@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "9",
      "line": "3971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323140@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "9",
      "line": "3973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323257@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "9",
      "line": "3974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323374@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "9",
      "line": "3975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323520@macro@RCC_CFGR_SWS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_Pos",
    "location": {
      "column": "9",
      "line": "3978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323601@macro@RCC_CFGR_SWS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_Msk",
    "location": {
      "column": "9",
      "line": "3979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323701@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "9",
      "line": "3980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323832@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "9",
      "line": "3981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@323932@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "9",
      "line": "3982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324034@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "9",
      "line": "3984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324165@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "9",
      "line": "3985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324296@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "9",
      "line": "3986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324457@macro@RCC_CFGR_HPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_Pos",
    "location": {
      "column": "9",
      "line": "3989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324538@macro@RCC_CFGR_HPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_Msk",
    "location": {
      "column": "9",
      "line": "3990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324638@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "9",
      "line": "3991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324757@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "9",
      "line": "3992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324857@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "9",
      "line": "3993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@324957@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "9",
      "line": "3994",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325057@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "9",
      "line": "3995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325159@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "9",
      "line": "3997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325269@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "9",
      "line": "3998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325379@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "9",
      "line": "3999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325489@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "9",
      "line": "4000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325599@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "9",
      "line": "4001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325709@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "9",
      "line": "4002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325819@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "9",
      "line": "4003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@325929@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "9",
      "line": "4004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326039@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "9",
      "line": "4005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326180@macro@RCC_CFGR_PPRE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_Pos",
    "location": {
      "column": "9",
      "line": "4008",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326261@macro@RCC_CFGR_PPRE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_Msk",
    "location": {
      "column": "9",
      "line": "4009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326361@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "9",
      "line": "4010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326481@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "9",
      "line": "4011",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326581@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "9",
      "line": "4012",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326681@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "9",
      "line": "4013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326783@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "9",
      "line": "4015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326890@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "9",
      "line": "4016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@326997@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "9",
      "line": "4017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327104@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "9",
      "line": "4018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327211@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "9",
      "line": "4019",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327349@macro@RCC_CFGR_PPRE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_Pos",
    "location": {
      "column": "9",
      "line": "4022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327430@macro@RCC_CFGR_PPRE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_Msk",
    "location": {
      "column": "9",
      "line": "4023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327530@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "9",
      "line": "4024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327650@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "9",
      "line": "4025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327750@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "9",
      "line": "4026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327850@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "9",
      "line": "4027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@327952@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "9",
      "line": "4029",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328059@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "9",
      "line": "4030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328166@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "9",
      "line": "4031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328273@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "9",
      "line": "4032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328380@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "9",
      "line": "4033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328519@macro@RCC_CFGR_RTCPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_Pos",
    "location": {
      "column": "9",
      "line": "4036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328600@macro@RCC_CFGR_RTCPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_Msk",
    "location": {
      "column": "9",
      "line": "4037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328700@macro@RCC_CFGR_RTCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE",
    "location": {
      "column": "9",
      "line": "4038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328781@macro@RCC_CFGR_RTCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_0",
    "location": {
      "column": "9",
      "line": "4039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328881@macro@RCC_CFGR_RTCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_1",
    "location": {
      "column": "9",
      "line": "4040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@328981@macro@RCC_CFGR_RTCPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_2",
    "location": {
      "column": "9",
      "line": "4041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329081@macro@RCC_CFGR_RTCPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_3",
    "location": {
      "column": "9",
      "line": "4042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329181@macro@RCC_CFGR_RTCPRE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_4",
    "location": {
      "column": "9",
      "line": "4043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329311@macro@RCC_CFGR_MCO1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_Pos",
    "location": {
      "column": "9",
      "line": "4046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329392@macro@RCC_CFGR_MCO1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_Msk",
    "location": {
      "column": "9",
      "line": "4047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329492@macro@RCC_CFGR_MCO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1",
    "location": {
      "column": "9",
      "line": "4048",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329573@macro@RCC_CFGR_MCO1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_0",
    "location": {
      "column": "9",
      "line": "4049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329673@macro@RCC_CFGR_MCO1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_1",
    "location": {
      "column": "9",
      "line": "4050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329775@macro@RCC_CFGR_I2SSRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC_Pos",
    "location": {
      "column": "9",
      "line": "4052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_I2SSRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329856@macro@RCC_CFGR_I2SSRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC_Msk",
    "location": {
      "column": "9",
      "line": "4053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_I2SSRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@329956@macro@RCC_CFGR_I2SSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC",
    "location": {
      "column": "9",
      "line": "4054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_I2SSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330039@macro@RCC_CFGR_MCO1PRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_Pos",
    "location": {
      "column": "9",
      "line": "4056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330120@macro@RCC_CFGR_MCO1PRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_Msk",
    "location": {
      "column": "9",
      "line": "4057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330220@macro@RCC_CFGR_MCO1PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE",
    "location": {
      "column": "9",
      "line": "4058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330301@macro@RCC_CFGR_MCO1PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_0",
    "location": {
      "column": "9",
      "line": "4059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330401@macro@RCC_CFGR_MCO1PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_1",
    "location": {
      "column": "9",
      "line": "4060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330501@macro@RCC_CFGR_MCO1PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_2",
    "location": {
      "column": "9",
      "line": "4061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330603@macro@RCC_CFGR_MCO2PRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_Pos",
    "location": {
      "column": "9",
      "line": "4063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330684@macro@RCC_CFGR_MCO2PRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_Msk",
    "location": {
      "column": "9",
      "line": "4064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330784@macro@RCC_CFGR_MCO2PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE",
    "location": {
      "column": "9",
      "line": "4065",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330865@macro@RCC_CFGR_MCO2PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_0",
    "location": {
      "column": "9",
      "line": "4066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@330965@macro@RCC_CFGR_MCO2PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_1",
    "location": {
      "column": "9",
      "line": "4067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331065@macro@RCC_CFGR_MCO2PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_2",
    "location": {
      "column": "9",
      "line": "4068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331167@macro@RCC_CFGR_MCO2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_Pos",
    "location": {
      "column": "9",
      "line": "4070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331248@macro@RCC_CFGR_MCO2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_Msk",
    "location": {
      "column": "9",
      "line": "4071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331348@macro@RCC_CFGR_MCO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2",
    "location": {
      "column": "9",
      "line": "4072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331429@macro@RCC_CFGR_MCO2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_0",
    "location": {
      "column": "9",
      "line": "4073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331529@macro@RCC_CFGR_MCO2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_1",
    "location": {
      "column": "9",
      "line": "4074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CFGR_MCO2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331713@macro@RCC_CIR_LSIRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331794@macro@RCC_CIR_LSIRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4078",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331894@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "9",
      "line": "4079",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@331975@macro@RCC_CIR_LSERDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF_Pos",
    "location": {
      "column": "9",
      "line": "4080",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332056@macro@RCC_CIR_LSERDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF_Msk",
    "location": {
      "column": "9",
      "line": "4081",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332156@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "9",
      "line": "4082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332237@macro@RCC_CIR_HSIRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332318@macro@RCC_CIR_HSIRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332418@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "9",
      "line": "4085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332499@macro@RCC_CIR_HSERDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF_Pos",
    "location": {
      "column": "9",
      "line": "4086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332580@macro@RCC_CIR_HSERDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF_Msk",
    "location": {
      "column": "9",
      "line": "4087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332680@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "9",
      "line": "4088",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332761@macro@RCC_CIR_PLLRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4089",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332842@macro@RCC_CIR_PLLRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@332942@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "9",
      "line": "4091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333023@macro@RCC_CIR_PLLI2SRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333104@macro@RCC_CIR_PLLI2SRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4093",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333204@macro@RCC_CIR_PLLI2SRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF",
    "location": {
      "column": "9",
      "line": "4094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333287@macro@RCC_CIR_CSSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF_Pos",
    "location": {
      "column": "9",
      "line": "4096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_CSSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333368@macro@RCC_CIR_CSSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF_Msk",
    "location": {
      "column": "9",
      "line": "4097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_CSSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333468@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "9",
      "line": "4098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333549@macro@RCC_CIR_LSIRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333630@macro@RCC_CIR_LSIRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333730@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "9",
      "line": "4101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333811@macro@RCC_CIR_LSERDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333892@macro@RCC_CIR_LSERDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@333992@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "9",
      "line": "4104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334073@macro@RCC_CIR_HSIRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334154@macro@RCC_CIR_HSIRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334254@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "9",
      "line": "4107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334335@macro@RCC_CIR_HSERDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334416@macro@RCC_CIR_HSERDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334516@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "9",
      "line": "4110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334597@macro@RCC_CIR_PLLRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334678@macro@RCC_CIR_PLLRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334778@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "9",
      "line": "4113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334859@macro@RCC_CIR_PLLI2SRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@334940@macro@RCC_CIR_PLLI2SRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335040@macro@RCC_CIR_PLLI2SRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE",
    "location": {
      "column": "9",
      "line": "4116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335123@macro@RCC_CIR_LSIRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335204@macro@RCC_CIR_LSIRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335304@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "9",
      "line": "4120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335385@macro@RCC_CIR_LSERDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC_Pos",
    "location": {
      "column": "9",
      "line": "4121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335466@macro@RCC_CIR_LSERDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC_Msk",
    "location": {
      "column": "9",
      "line": "4122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335566@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "9",
      "line": "4123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335647@macro@RCC_CIR_HSIRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335728@macro@RCC_CIR_HSIRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335828@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "9",
      "line": "4126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335909@macro@RCC_CIR_HSERDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC_Pos",
    "location": {
      "column": "9",
      "line": "4127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@335990@macro@RCC_CIR_HSERDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC_Msk",
    "location": {
      "column": "9",
      "line": "4128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336090@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "9",
      "line": "4129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336171@macro@RCC_CIR_PLLRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336252@macro@RCC_CIR_PLLRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336352@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "9",
      "line": "4132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336433@macro@RCC_CIR_PLLI2SRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336514@macro@RCC_CIR_PLLI2SRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336614@macro@RCC_CIR_PLLI2SRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC",
    "location": {
      "column": "9",
      "line": "4135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336697@macro@RCC_CIR_CSSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC_Pos",
    "location": {
      "column": "9",
      "line": "4137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_CSSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336778@macro@RCC_CIR_CSSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC_Msk",
    "location": {
      "column": "9",
      "line": "4138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_CSSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@336878@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "9",
      "line": "4139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337043@macro@RCC_AHB1RSTR_GPIOARST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST_Pos",
    "location": {
      "column": "9",
      "line": "4142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337124@macro@RCC_AHB1RSTR_GPIOARST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST_Msk",
    "location": {
      "column": "9",
      "line": "4143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337224@macro@RCC_AHB1RSTR_GPIOARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST",
    "location": {
      "column": "9",
      "line": "4144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337305@macro@RCC_AHB1RSTR_GPIOBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST_Pos",
    "location": {
      "column": "9",
      "line": "4145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337386@macro@RCC_AHB1RSTR_GPIOBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST_Msk",
    "location": {
      "column": "9",
      "line": "4146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337486@macro@RCC_AHB1RSTR_GPIOBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST",
    "location": {
      "column": "9",
      "line": "4147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337567@macro@RCC_AHB1RSTR_GPIOCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST_Pos",
    "location": {
      "column": "9",
      "line": "4148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337648@macro@RCC_AHB1RSTR_GPIOCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST_Msk",
    "location": {
      "column": "9",
      "line": "4149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337748@macro@RCC_AHB1RSTR_GPIOCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST",
    "location": {
      "column": "9",
      "line": "4150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337829@macro@RCC_AHB1RSTR_GPIODRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST_Pos",
    "location": {
      "column": "9",
      "line": "4151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@337910@macro@RCC_AHB1RSTR_GPIODRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST_Msk",
    "location": {
      "column": "9",
      "line": "4152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338010@macro@RCC_AHB1RSTR_GPIODRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST",
    "location": {
      "column": "9",
      "line": "4153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338091@macro@RCC_AHB1RSTR_GPIOERST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST_Pos",
    "location": {
      "column": "9",
      "line": "4154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338172@macro@RCC_AHB1RSTR_GPIOERST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST_Msk",
    "location": {
      "column": "9",
      "line": "4155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338272@macro@RCC_AHB1RSTR_GPIOERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST",
    "location": {
      "column": "9",
      "line": "4156",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338353@macro@RCC_AHB1RSTR_GPIOHRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST_Pos",
    "location": {
      "column": "9",
      "line": "4157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338434@macro@RCC_AHB1RSTR_GPIOHRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST_Msk",
    "location": {
      "column": "9",
      "line": "4158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338534@macro@RCC_AHB1RSTR_GPIOHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST",
    "location": {
      "column": "9",
      "line": "4159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338615@macro@RCC_AHB1RSTR_CRCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST_Pos",
    "location": {
      "column": "9",
      "line": "4160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338696@macro@RCC_AHB1RSTR_CRCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST_Msk",
    "location": {
      "column": "9",
      "line": "4161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338796@macro@RCC_AHB1RSTR_CRCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST",
    "location": {
      "column": "9",
      "line": "4162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338877@macro@RCC_AHB1RSTR_DMA1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST_Pos",
    "location": {
      "column": "9",
      "line": "4163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@338958@macro@RCC_AHB1RSTR_DMA1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST_Msk",
    "location": {
      "column": "9",
      "line": "4164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339058@macro@RCC_AHB1RSTR_DMA1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST",
    "location": {
      "column": "9",
      "line": "4165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339139@macro@RCC_AHB1RSTR_DMA2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST_Pos",
    "location": {
      "column": "9",
      "line": "4166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339220@macro@RCC_AHB1RSTR_DMA2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST_Msk",
    "location": {
      "column": "9",
      "line": "4167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339320@macro@RCC_AHB1RSTR_DMA2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST",
    "location": {
      "column": "9",
      "line": "4168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339485@macro@RCC_AHB2RSTR_OTGFSRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST_Pos",
    "location": {
      "column": "9",
      "line": "4171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339566@macro@RCC_AHB2RSTR_OTGFSRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST_Msk",
    "location": {
      "column": "9",
      "line": "4172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339666@macro@RCC_AHB2RSTR_OTGFSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST",
    "location": {
      "column": "9",
      "line": "4173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339915@macro@RCC_APB1RSTR_TIM2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST_Pos",
    "location": {
      "column": "9",
      "line": "4178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@339996@macro@RCC_APB1RSTR_TIM2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST_Msk",
    "location": {
      "column": "9",
      "line": "4179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340096@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "9",
      "line": "4180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340177@macro@RCC_APB1RSTR_TIM3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST_Pos",
    "location": {
      "column": "9",
      "line": "4181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340258@macro@RCC_APB1RSTR_TIM3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST_Msk",
    "location": {
      "column": "9",
      "line": "4182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340358@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "9",
      "line": "4183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340439@macro@RCC_APB1RSTR_TIM4RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST_Pos",
    "location": {
      "column": "9",
      "line": "4184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340520@macro@RCC_APB1RSTR_TIM4RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST_Msk",
    "location": {
      "column": "9",
      "line": "4185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340620@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "9",
      "line": "4186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340701@macro@RCC_APB1RSTR_TIM5RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST_Pos",
    "location": {
      "column": "9",
      "line": "4187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340782@macro@RCC_APB1RSTR_TIM5RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST_Msk",
    "location": {
      "column": "9",
      "line": "4188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340882@macro@RCC_APB1RSTR_TIM5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST",
    "location": {
      "column": "9",
      "line": "4189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@340963@macro@RCC_APB1RSTR_WWDGRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST_Pos",
    "location": {
      "column": "9",
      "line": "4190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341044@macro@RCC_APB1RSTR_WWDGRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST_Msk",
    "location": {
      "column": "9",
      "line": "4191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341144@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "9",
      "line": "4192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341225@macro@RCC_APB1RSTR_SPI2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST_Pos",
    "location": {
      "column": "9",
      "line": "4193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341306@macro@RCC_APB1RSTR_SPI2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST_Msk",
    "location": {
      "column": "9",
      "line": "4194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341406@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "9",
      "line": "4195",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341487@macro@RCC_APB1RSTR_SPI3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST_Pos",
    "location": {
      "column": "9",
      "line": "4196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341568@macro@RCC_APB1RSTR_SPI3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST_Msk",
    "location": {
      "column": "9",
      "line": "4197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341668@macro@RCC_APB1RSTR_SPI3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST",
    "location": {
      "column": "9",
      "line": "4198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341749@macro@RCC_APB1RSTR_USART2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST_Pos",
    "location": {
      "column": "9",
      "line": "4199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341830@macro@RCC_APB1RSTR_USART2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST_Msk",
    "location": {
      "column": "9",
      "line": "4200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@341931@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "9",
      "line": "4201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342012@macro@RCC_APB1RSTR_I2C1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST_Pos",
    "location": {
      "column": "9",
      "line": "4202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342093@macro@RCC_APB1RSTR_I2C1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST_Msk",
    "location": {
      "column": "9",
      "line": "4203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342193@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "9",
      "line": "4204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342274@macro@RCC_APB1RSTR_I2C2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST_Pos",
    "location": {
      "column": "9",
      "line": "4205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342355@macro@RCC_APB1RSTR_I2C2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST_Msk",
    "location": {
      "column": "9",
      "line": "4206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342455@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "9",
      "line": "4207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342536@macro@RCC_APB1RSTR_I2C3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST_Pos",
    "location": {
      "column": "9",
      "line": "4208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342617@macro@RCC_APB1RSTR_I2C3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST_Msk",
    "location": {
      "column": "9",
      "line": "4209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342717@macro@RCC_APB1RSTR_I2C3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST",
    "location": {
      "column": "9",
      "line": "4210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342798@macro@RCC_APB1RSTR_PWRRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST_Pos",
    "location": {
      "column": "9",
      "line": "4211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342879@macro@RCC_APB1RSTR_PWRRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST_Msk",
    "location": {
      "column": "9",
      "line": "4212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@342979@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "9",
      "line": "4213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343144@macro@RCC_APB2RSTR_TIM1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST_Pos",
    "location": {
      "column": "9",
      "line": "4216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343225@macro@RCC_APB2RSTR_TIM1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST_Msk",
    "location": {
      "column": "9",
      "line": "4217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343325@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "9",
      "line": "4218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343406@macro@RCC_APB2RSTR_USART1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST_Pos",
    "location": {
      "column": "9",
      "line": "4219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343487@macro@RCC_APB2RSTR_USART1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST_Msk",
    "location": {
      "column": "9",
      "line": "4220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343588@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "9",
      "line": "4221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343669@macro@RCC_APB2RSTR_USART6RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST_Pos",
    "location": {
      "column": "9",
      "line": "4222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_USART6RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343750@macro@RCC_APB2RSTR_USART6RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST_Msk",
    "location": {
      "column": "9",
      "line": "4223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_USART6RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343851@macro@RCC_APB2RSTR_USART6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST",
    "location": {
      "column": "9",
      "line": "4224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_USART6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@343932@macro@RCC_APB2RSTR_ADCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST_Pos",
    "location": {
      "column": "9",
      "line": "4225",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_ADCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344013@macro@RCC_APB2RSTR_ADCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST_Msk",
    "location": {
      "column": "9",
      "line": "4226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_ADCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344113@macro@RCC_APB2RSTR_ADCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST",
    "location": {
      "column": "9",
      "line": "4227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_ADCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344194@macro@RCC_APB2RSTR_SDIORST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST_Pos",
    "location": {
      "column": "9",
      "line": "4228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SDIORST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344275@macro@RCC_APB2RSTR_SDIORST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST_Msk",
    "location": {
      "column": "9",
      "line": "4229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SDIORST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344375@macro@RCC_APB2RSTR_SDIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST",
    "location": {
      "column": "9",
      "line": "4230",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SDIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344456@macro@RCC_APB2RSTR_SPI1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST_Pos",
    "location": {
      "column": "9",
      "line": "4231",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344537@macro@RCC_APB2RSTR_SPI1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST_Msk",
    "location": {
      "column": "9",
      "line": "4232",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344637@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "9",
      "line": "4233",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344718@macro@RCC_APB2RSTR_SPI4RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST_Pos",
    "location": {
      "column": "9",
      "line": "4234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344799@macro@RCC_APB2RSTR_SPI4RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST_Msk",
    "location": {
      "column": "9",
      "line": "4235",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344899@macro@RCC_APB2RSTR_SPI4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST",
    "location": {
      "column": "9",
      "line": "4236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@344980@macro@RCC_APB2RSTR_SYSCFGRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST_Pos",
    "location": {
      "column": "9",
      "line": "4237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345061@macro@RCC_APB2RSTR_SYSCFGRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST_Msk",
    "location": {
      "column": "9",
      "line": "4238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345162@macro@RCC_APB2RSTR_SYSCFGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST",
    "location": {
      "column": "9",
      "line": "4239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345243@macro@RCC_APB2RSTR_TIM9RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST_Pos",
    "location": {
      "column": "9",
      "line": "4240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345324@macro@RCC_APB2RSTR_TIM9RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST_Msk",
    "location": {
      "column": "9",
      "line": "4241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345424@macro@RCC_APB2RSTR_TIM9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST",
    "location": {
      "column": "9",
      "line": "4242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345505@macro@RCC_APB2RSTR_TIM10RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST_Pos",
    "location": {
      "column": "9",
      "line": "4243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345586@macro@RCC_APB2RSTR_TIM10RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST_Msk",
    "location": {
      "column": "9",
      "line": "4244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345686@macro@RCC_APB2RSTR_TIM10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST",
    "location": {
      "column": "9",
      "line": "4245",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345767@macro@RCC_APB2RSTR_TIM11RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST_Pos",
    "location": {
      "column": "9",
      "line": "4246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345848@macro@RCC_APB2RSTR_TIM11RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST_Msk",
    "location": {
      "column": "9",
      "line": "4247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@345948@macro@RCC_APB2RSTR_TIM11RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST",
    "location": {
      "column": "9",
      "line": "4248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346097@macro@RCC_APB2RSTR_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1",
    "location": {
      "column": "10",
      "line": "4251",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346247@macro@RCC_AHB1ENR_GPIOAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN_Pos",
    "location": {
      "column": "9",
      "line": "4254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346328@macro@RCC_AHB1ENR_GPIOAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN_Msk",
    "location": {
      "column": "9",
      "line": "4255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346428@macro@RCC_AHB1ENR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN",
    "location": {
      "column": "9",
      "line": "4256",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346509@macro@RCC_AHB1ENR_GPIOBEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN_Pos",
    "location": {
      "column": "9",
      "line": "4257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346590@macro@RCC_AHB1ENR_GPIOBEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN_Msk",
    "location": {
      "column": "9",
      "line": "4258",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346690@macro@RCC_AHB1ENR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN",
    "location": {
      "column": "9",
      "line": "4259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346771@macro@RCC_AHB1ENR_GPIOCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN_Pos",
    "location": {
      "column": "9",
      "line": "4260",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346852@macro@RCC_AHB1ENR_GPIOCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN_Msk",
    "location": {
      "column": "9",
      "line": "4261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@346952@macro@RCC_AHB1ENR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN",
    "location": {
      "column": "9",
      "line": "4262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347033@macro@RCC_AHB1ENR_GPIODEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN_Pos",
    "location": {
      "column": "9",
      "line": "4263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347114@macro@RCC_AHB1ENR_GPIODEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN_Msk",
    "location": {
      "column": "9",
      "line": "4264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347214@macro@RCC_AHB1ENR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN",
    "location": {
      "column": "9",
      "line": "4265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347295@macro@RCC_AHB1ENR_GPIOEEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN_Pos",
    "location": {
      "column": "9",
      "line": "4266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347376@macro@RCC_AHB1ENR_GPIOEEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN_Msk",
    "location": {
      "column": "9",
      "line": "4267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347476@macro@RCC_AHB1ENR_GPIOEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN",
    "location": {
      "column": "9",
      "line": "4268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347557@macro@RCC_AHB1ENR_GPIOHEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN_Pos",
    "location": {
      "column": "9",
      "line": "4269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347638@macro@RCC_AHB1ENR_GPIOHEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN_Msk",
    "location": {
      "column": "9",
      "line": "4270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347738@macro@RCC_AHB1ENR_GPIOHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN",
    "location": {
      "column": "9",
      "line": "4271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347819@macro@RCC_AHB1ENR_CRCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN_Pos",
    "location": {
      "column": "9",
      "line": "4272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_CRCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@347900@macro@RCC_AHB1ENR_CRCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN_Msk",
    "location": {
      "column": "9",
      "line": "4273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_CRCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348000@macro@RCC_AHB1ENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN",
    "location": {
      "column": "9",
      "line": "4274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348081@macro@RCC_AHB1ENR_DMA1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN_Pos",
    "location": {
      "column": "9",
      "line": "4275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348162@macro@RCC_AHB1ENR_DMA1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN_Msk",
    "location": {
      "column": "9",
      "line": "4276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348262@macro@RCC_AHB1ENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN",
    "location": {
      "column": "9",
      "line": "4277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348343@macro@RCC_AHB1ENR_DMA2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN_Pos",
    "location": {
      "column": "9",
      "line": "4278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348424@macro@RCC_AHB1ENR_DMA2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN_Msk",
    "location": {
      "column": "9",
      "line": "4279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348524@macro@RCC_AHB1ENR_DMA2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN",
    "location": {
      "column": "9",
      "line": "4280",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348793@macro@RCC_AHB2_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2_SUPPORT",
    "location": {
      "column": "9",
      "line": "4285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348869@macro@RCC_AHB2ENR_OTGFSEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN_Pos",
    "location": {
      "column": "9",
      "line": "4287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@348950@macro@RCC_AHB2ENR_OTGFSEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN_Msk",
    "location": {
      "column": "9",
      "line": "4288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349050@macro@RCC_AHB2ENR_OTGFSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN",
    "location": {
      "column": "9",
      "line": "4289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349215@macro@RCC_APB1ENR_TIM2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN_Pos",
    "location": {
      "column": "9",
      "line": "4292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349296@macro@RCC_APB1ENR_TIM2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN_Msk",
    "location": {
      "column": "9",
      "line": "4293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349396@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "9",
      "line": "4294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349477@macro@RCC_APB1ENR_TIM3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN_Pos",
    "location": {
      "column": "9",
      "line": "4295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349558@macro@RCC_APB1ENR_TIM3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN_Msk",
    "location": {
      "column": "9",
      "line": "4296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349658@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "9",
      "line": "4297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349739@macro@RCC_APB1ENR_TIM4EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN_Pos",
    "location": {
      "column": "9",
      "line": "4298",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349820@macro@RCC_APB1ENR_TIM4EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN_Msk",
    "location": {
      "column": "9",
      "line": "4299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@349920@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "9",
      "line": "4300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350001@macro@RCC_APB1ENR_TIM5EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN_Pos",
    "location": {
      "column": "9",
      "line": "4301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350082@macro@RCC_APB1ENR_TIM5EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN_Msk",
    "location": {
      "column": "9",
      "line": "4302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350182@macro@RCC_APB1ENR_TIM5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN",
    "location": {
      "column": "9",
      "line": "4303",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350263@macro@RCC_APB1ENR_WWDGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN_Pos",
    "location": {
      "column": "9",
      "line": "4304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350344@macro@RCC_APB1ENR_WWDGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN_Msk",
    "location": {
      "column": "9",
      "line": "4305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350444@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "9",
      "line": "4306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350525@macro@RCC_APB1ENR_SPI2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN_Pos",
    "location": {
      "column": "9",
      "line": "4307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350606@macro@RCC_APB1ENR_SPI2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN_Msk",
    "location": {
      "column": "9",
      "line": "4308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350706@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "9",
      "line": "4309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350787@macro@RCC_APB1ENR_SPI3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN_Pos",
    "location": {
      "column": "9",
      "line": "4310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350868@macro@RCC_APB1ENR_SPI3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN_Msk",
    "location": {
      "column": "9",
      "line": "4311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@350968@macro@RCC_APB1ENR_SPI3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN",
    "location": {
      "column": "9",
      "line": "4312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351049@macro@RCC_APB1ENR_USART2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN_Pos",
    "location": {
      "column": "9",
      "line": "4313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351130@macro@RCC_APB1ENR_USART2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN_Msk",
    "location": {
      "column": "9",
      "line": "4314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351230@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "9",
      "line": "4315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351311@macro@RCC_APB1ENR_I2C1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN_Pos",
    "location": {
      "column": "9",
      "line": "4316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351392@macro@RCC_APB1ENR_I2C1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN_Msk",
    "location": {
      "column": "9",
      "line": "4317",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351492@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "9",
      "line": "4318",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351573@macro@RCC_APB1ENR_I2C2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN_Pos",
    "location": {
      "column": "9",
      "line": "4319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351654@macro@RCC_APB1ENR_I2C2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN_Msk",
    "location": {
      "column": "9",
      "line": "4320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351754@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "9",
      "line": "4321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351835@macro@RCC_APB1ENR_I2C3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN_Pos",
    "location": {
      "column": "9",
      "line": "4322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@351916@macro@RCC_APB1ENR_I2C3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN_Msk",
    "location": {
      "column": "9",
      "line": "4323",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352016@macro@RCC_APB1ENR_I2C3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN",
    "location": {
      "column": "9",
      "line": "4324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_I2C3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352097@macro@RCC_APB1ENR_PWREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN_Pos",
    "location": {
      "column": "9",
      "line": "4325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_PWREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352178@macro@RCC_APB1ENR_PWREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN_Msk",
    "location": {
      "column": "9",
      "line": "4326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_PWREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352278@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "9",
      "line": "4327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352443@macro@RCC_APB2ENR_TIM1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN_Pos",
    "location": {
      "column": "9",
      "line": "4330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352524@macro@RCC_APB2ENR_TIM1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN_Msk",
    "location": {
      "column": "9",
      "line": "4331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352624@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "9",
      "line": "4332",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352705@macro@RCC_APB2ENR_USART1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN_Pos",
    "location": {
      "column": "9",
      "line": "4333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352786@macro@RCC_APB2ENR_USART1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN_Msk",
    "location": {
      "column": "9",
      "line": "4334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352886@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "9",
      "line": "4335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@352967@macro@RCC_APB2ENR_USART6EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN_Pos",
    "location": {
      "column": "9",
      "line": "4336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_USART6EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353048@macro@RCC_APB2ENR_USART6EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN_Msk",
    "location": {
      "column": "9",
      "line": "4337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_USART6EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353148@macro@RCC_APB2ENR_USART6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN",
    "location": {
      "column": "9",
      "line": "4338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_USART6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353229@macro@RCC_APB2ENR_ADC1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN_Pos",
    "location": {
      "column": "9",
      "line": "4339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353310@macro@RCC_APB2ENR_ADC1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN_Msk",
    "location": {
      "column": "9",
      "line": "4340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353410@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "9",
      "line": "4341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353491@macro@RCC_APB2ENR_SDIOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN_Pos",
    "location": {
      "column": "9",
      "line": "4342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SDIOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353572@macro@RCC_APB2ENR_SDIOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN_Msk",
    "location": {
      "column": "9",
      "line": "4343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SDIOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353672@macro@RCC_APB2ENR_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN",
    "location": {
      "column": "9",
      "line": "4344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353753@macro@RCC_APB2ENR_SPI1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN_Pos",
    "location": {
      "column": "9",
      "line": "4345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353834@macro@RCC_APB2ENR_SPI1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN_Msk",
    "location": {
      "column": "9",
      "line": "4346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@353934@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "9",
      "line": "4347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354015@macro@RCC_APB2ENR_SPI4EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN_Pos",
    "location": {
      "column": "9",
      "line": "4348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SPI4EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354096@macro@RCC_APB2ENR_SPI4EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN_Msk",
    "location": {
      "column": "9",
      "line": "4349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SPI4EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354196@macro@RCC_APB2ENR_SPI4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN",
    "location": {
      "column": "9",
      "line": "4350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SPI4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354277@macro@RCC_APB2ENR_SYSCFGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN_Pos",
    "location": {
      "column": "9",
      "line": "4351",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354358@macro@RCC_APB2ENR_SYSCFGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN_Msk",
    "location": {
      "column": "9",
      "line": "4352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354458@macro@RCC_APB2ENR_SYSCFGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN",
    "location": {
      "column": "9",
      "line": "4353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354539@macro@RCC_APB2ENR_TIM9EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN_Pos",
    "location": {
      "column": "9",
      "line": "4354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM9EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354620@macro@RCC_APB2ENR_TIM9EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN_Msk",
    "location": {
      "column": "9",
      "line": "4355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM9EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354720@macro@RCC_APB2ENR_TIM9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN",
    "location": {
      "column": "9",
      "line": "4356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354801@macro@RCC_APB2ENR_TIM10EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN_Pos",
    "location": {
      "column": "9",
      "line": "4357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM10EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354882@macro@RCC_APB2ENR_TIM10EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN_Msk",
    "location": {
      "column": "9",
      "line": "4358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM10EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@354982@macro@RCC_APB2ENR_TIM10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN",
    "location": {
      "column": "9",
      "line": "4359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355063@macro@RCC_APB2ENR_TIM11EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN_Pos",
    "location": {
      "column": "9",
      "line": "4360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM11EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355144@macro@RCC_APB2ENR_TIM11EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN_Msk",
    "location": {
      "column": "9",
      "line": "4361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM11EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355244@macro@RCC_APB2ENR_TIM11EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN",
    "location": {
      "column": "9",
      "line": "4362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2ENR_TIM11EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355409@macro@RCC_AHB1LPENR_GPIOALPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN_Pos",
    "location": {
      "column": "9",
      "line": "4365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355490@macro@RCC_AHB1LPENR_GPIOALPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN_Msk",
    "location": {
      "column": "9",
      "line": "4366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355592@macro@RCC_AHB1LPENR_GPIOALPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN",
    "location": {
      "column": "9",
      "line": "4367",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355673@macro@RCC_AHB1LPENR_GPIOBLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355754@macro@RCC_AHB1LPENR_GPIOBLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355856@macro@RCC_AHB1LPENR_GPIOBLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN",
    "location": {
      "column": "9",
      "line": "4370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@355937@macro@RCC_AHB1LPENR_GPIOCLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356018@macro@RCC_AHB1LPENR_GPIOCLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356120@macro@RCC_AHB1LPENR_GPIOCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN",
    "location": {
      "column": "9",
      "line": "4373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356201@macro@RCC_AHB1LPENR_GPIODLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356282@macro@RCC_AHB1LPENR_GPIODLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356384@macro@RCC_AHB1LPENR_GPIODLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN",
    "location": {
      "column": "9",
      "line": "4376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356465@macro@RCC_AHB1LPENR_GPIOELPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN_Pos",
    "location": {
      "column": "9",
      "line": "4377",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356546@macro@RCC_AHB1LPENR_GPIOELPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN_Msk",
    "location": {
      "column": "9",
      "line": "4378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356648@macro@RCC_AHB1LPENR_GPIOELPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN",
    "location": {
      "column": "9",
      "line": "4379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356729@macro@RCC_AHB1LPENR_GPIOHLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356810@macro@RCC_AHB1LPENR_GPIOHLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356912@macro@RCC_AHB1LPENR_GPIOHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN",
    "location": {
      "column": "9",
      "line": "4382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@356993@macro@RCC_AHB1LPENR_CRCLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4383",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357074@macro@RCC_AHB1LPENR_CRCLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357174@macro@RCC_AHB1LPENR_CRCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN",
    "location": {
      "column": "9",
      "line": "4385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357255@macro@RCC_AHB1LPENR_FLITFLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4386",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357336@macro@RCC_AHB1LPENR_FLITFLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357438@macro@RCC_AHB1LPENR_FLITFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN",
    "location": {
      "column": "9",
      "line": "4388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357519@macro@RCC_AHB1LPENR_SRAM1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357600@macro@RCC_AHB1LPENR_SRAM1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357702@macro@RCC_AHB1LPENR_SRAM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN",
    "location": {
      "column": "9",
      "line": "4391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357783@macro@RCC_AHB1LPENR_DMA1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357864@macro@RCC_AHB1LPENR_DMA1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@357965@macro@RCC_AHB1LPENR_DMA1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN",
    "location": {
      "column": "9",
      "line": "4394",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358046@macro@RCC_AHB1LPENR_DMA2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358127@macro@RCC_AHB1LPENR_DMA2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358228@macro@RCC_AHB1LPENR_DMA2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN",
    "location": {
      "column": "9",
      "line": "4397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358395@macro@RCC_AHB2LPENR_OTGFSLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358476@macro@RCC_AHB2LPENR_OTGFSLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358578@macro@RCC_AHB2LPENR_OTGFSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN",
    "location": {
      "column": "9",
      "line": "4403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358827@macro@RCC_APB1LPENR_TIM2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4408",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@358908@macro@RCC_APB1LPENR_TIM2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359009@macro@RCC_APB1LPENR_TIM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN",
    "location": {
      "column": "9",
      "line": "4410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359090@macro@RCC_APB1LPENR_TIM3LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4411",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359171@macro@RCC_APB1LPENR_TIM3LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359272@macro@RCC_APB1LPENR_TIM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN",
    "location": {
      "column": "9",
      "line": "4413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359353@macro@RCC_APB1LPENR_TIM4LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359434@macro@RCC_APB1LPENR_TIM4LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359535@macro@RCC_APB1LPENR_TIM4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN",
    "location": {
      "column": "9",
      "line": "4416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359616@macro@RCC_APB1LPENR_TIM5LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359697@macro@RCC_APB1LPENR_TIM5LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359798@macro@RCC_APB1LPENR_TIM5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN",
    "location": {
      "column": "9",
      "line": "4419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359879@macro@RCC_APB1LPENR_WWDGLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@359960@macro@RCC_APB1LPENR_WWDGLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360061@macro@RCC_APB1LPENR_WWDGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN",
    "location": {
      "column": "9",
      "line": "4422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360142@macro@RCC_APB1LPENR_SPI2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360223@macro@RCC_APB1LPENR_SPI2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360324@macro@RCC_APB1LPENR_SPI2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN",
    "location": {
      "column": "9",
      "line": "4425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360405@macro@RCC_APB1LPENR_SPI3LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360486@macro@RCC_APB1LPENR_SPI3LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360587@macro@RCC_APB1LPENR_SPI3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN",
    "location": {
      "column": "9",
      "line": "4428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360668@macro@RCC_APB1LPENR_USART2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360749@macro@RCC_APB1LPENR_USART2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360852@macro@RCC_APB1LPENR_USART2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN",
    "location": {
      "column": "9",
      "line": "4431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@360933@macro@RCC_APB1LPENR_I2C1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361014@macro@RCC_APB1LPENR_I2C1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361115@macro@RCC_APB1LPENR_I2C1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN",
    "location": {
      "column": "9",
      "line": "4434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361196@macro@RCC_APB1LPENR_I2C2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361277@macro@RCC_APB1LPENR_I2C2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361378@macro@RCC_APB1LPENR_I2C2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN",
    "location": {
      "column": "9",
      "line": "4437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361459@macro@RCC_APB1LPENR_I2C3LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361540@macro@RCC_APB1LPENR_I2C3LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361641@macro@RCC_APB1LPENR_I2C3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN",
    "location": {
      "column": "9",
      "line": "4440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361722@macro@RCC_APB1LPENR_PWRLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361803@macro@RCC_APB1LPENR_PWRLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@361903@macro@RCC_APB1LPENR_PWRLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN",
    "location": {
      "column": "9",
      "line": "4443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362068@macro@RCC_APB2LPENR_TIM1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362149@macro@RCC_APB2LPENR_TIM1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362250@macro@RCC_APB2LPENR_TIM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN",
    "location": {
      "column": "9",
      "line": "4448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362331@macro@RCC_APB2LPENR_USART1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362412@macro@RCC_APB2LPENR_USART1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362515@macro@RCC_APB2LPENR_USART1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN",
    "location": {
      "column": "9",
      "line": "4451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362596@macro@RCC_APB2LPENR_USART6LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362677@macro@RCC_APB2LPENR_USART6LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362780@macro@RCC_APB2LPENR_USART6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN",
    "location": {
      "column": "9",
      "line": "4454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362861@macro@RCC_APB2LPENR_ADC1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@362942@macro@RCC_APB2LPENR_ADC1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363043@macro@RCC_APB2LPENR_ADC1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN",
    "location": {
      "column": "9",
      "line": "4457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363124@macro@RCC_APB2LPENR_SDIOLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363205@macro@RCC_APB2LPENR_SDIOLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363306@macro@RCC_APB2LPENR_SDIOLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN",
    "location": {
      "column": "9",
      "line": "4460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363387@macro@RCC_APB2LPENR_SPI1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363468@macro@RCC_APB2LPENR_SPI1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363569@macro@RCC_APB2LPENR_SPI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN",
    "location": {
      "column": "9",
      "line": "4463",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363650@macro@RCC_APB2LPENR_SPI4LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363731@macro@RCC_APB2LPENR_SPI4LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363832@macro@RCC_APB2LPENR_SPI4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN",
    "location": {
      "column": "9",
      "line": "4466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363913@macro@RCC_APB2LPENR_SYSCFGLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@363994@macro@RCC_APB2LPENR_SYSCFGLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364097@macro@RCC_APB2LPENR_SYSCFGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN",
    "location": {
      "column": "9",
      "line": "4469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364178@macro@RCC_APB2LPENR_TIM9LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364259@macro@RCC_APB2LPENR_TIM9LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364360@macro@RCC_APB2LPENR_TIM9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN",
    "location": {
      "column": "9",
      "line": "4472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364441@macro@RCC_APB2LPENR_TIM10LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364522@macro@RCC_APB2LPENR_TIM10LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364624@macro@RCC_APB2LPENR_TIM10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN",
    "location": {
      "column": "9",
      "line": "4475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364705@macro@RCC_APB2LPENR_TIM11LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364786@macro@RCC_APB2LPENR_TIM11LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@364888@macro@RCC_APB2LPENR_TIM11LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN",
    "location": {
      "column": "9",
      "line": "4478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365053@macro@RCC_BDCR_LSEON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_Pos",
    "location": {
      "column": "9",
      "line": "4481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSEON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365134@macro@RCC_BDCR_LSEON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_Msk",
    "location": {
      "column": "9",
      "line": "4482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSEON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365234@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "9",
      "line": "4483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365315@macro@RCC_BDCR_LSERDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY_Pos",
    "location": {
      "column": "9",
      "line": "4484",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSERDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365396@macro@RCC_BDCR_LSERDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY_Msk",
    "location": {
      "column": "9",
      "line": "4485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSERDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365496@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "9",
      "line": "4486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365577@macro@RCC_BDCR_LSEBYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_Pos",
    "location": {
      "column": "9",
      "line": "4487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSEBYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365658@macro@RCC_BDCR_LSEBYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_Msk",
    "location": {
      "column": "9",
      "line": "4488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSEBYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365758@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "9",
      "line": "4489",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365841@macro@RCC_BDCR_RTCSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_Pos",
    "location": {
      "column": "9",
      "line": "4491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@365922@macro@RCC_BDCR_RTCSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_Msk",
    "location": {
      "column": "9",
      "line": "4492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366022@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "9",
      "line": "4493",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366103@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "9",
      "line": "4494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366203@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "9",
      "line": "4495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366305@macro@RCC_BDCR_RTCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_Pos",
    "location": {
      "column": "9",
      "line": "4497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366386@macro@RCC_BDCR_RTCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_Msk",
    "location": {
      "column": "9",
      "line": "4498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366486@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "9",
      "line": "4499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366567@macro@RCC_BDCR_BDRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_Pos",
    "location": {
      "column": "9",
      "line": "4500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_BDRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366648@macro@RCC_BDCR_BDRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_Msk",
    "location": {
      "column": "9",
      "line": "4501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_BDRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366748@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "9",
      "line": "4502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366913@macro@RCC_CSR_LSION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_Pos",
    "location": {
      "column": "9",
      "line": "4505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LSION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@366994@macro@RCC_CSR_LSION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_Msk",
    "location": {
      "column": "9",
      "line": "4506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LSION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367094@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "9",
      "line": "4507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367175@macro@RCC_CSR_LSIRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY_Pos",
    "location": {
      "column": "9",
      "line": "4508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LSIRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367256@macro@RCC_CSR_LSIRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY_Msk",
    "location": {
      "column": "9",
      "line": "4509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LSIRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367356@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "9",
      "line": "4510",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367437@macro@RCC_CSR_RMVF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_Pos",
    "location": {
      "column": "9",
      "line": "4511",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_RMVF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367518@macro@RCC_CSR_RMVF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_Msk",
    "location": {
      "column": "9",
      "line": "4512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_RMVF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367618@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "9",
      "line": "4513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367699@macro@RCC_CSR_BORRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_BORRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367780@macro@RCC_CSR_BORRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4515",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_BORRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367880@macro@RCC_CSR_BORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF",
    "location": {
      "column": "9",
      "line": "4516",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_BORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@367961@macro@RCC_CSR_PINRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PINRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368011@macro@RCC_CSR_PINRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PINRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368111@macro@RCC_CSR_PINRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF",
    "location": {
      "column": "9",
      "line": "4519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PINRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368175@macro@RCC_CSR_PORRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PORRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368256@macro@RCC_CSR_PORRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PORRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368356@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "9",
      "line": "4522",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368437@macro@RCC_CSR_SFTRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_SFTRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368518@macro@RCC_CSR_SFTRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_SFTRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368618@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "9",
      "line": "4525",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368699@macro@RCC_CSR_IWDGRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4526",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368749@macro@RCC_CSR_IWDGRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368849@macro@RCC_CSR_IWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF",
    "location": {
      "column": "9",
      "line": "4528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368914@macro@RCC_CSR_WWDGRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4529",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@368995@macro@RCC_CSR_WWDGRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4530",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369095@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "9",
      "line": "4531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369176@macro@RCC_CSR_LPWRRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369257@macro@RCC_CSR_LPWRRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369357@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "9",
      "line": "4534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369444@macro@RCC_CSR_PADRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PADRSTF",
    "location": {
      "column": "9",
      "line": "4536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_PADRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369504@macro@RCC_CSR_WDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WDGRSTF",
    "location": {
      "column": "9",
      "line": "4537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_CSR_WDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369649@macro@RCC_SSCGR_MODPER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER_Pos",
    "location": {
      "column": "9",
      "line": "4540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_MODPER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369730@macro@RCC_SSCGR_MODPER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER_Msk",
    "location": {
      "column": "9",
      "line": "4541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_MODPER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369830@macro@RCC_SSCGR_MODPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER",
    "location": {
      "column": "9",
      "line": "4542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_MODPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369911@macro@RCC_SSCGR_INCSTEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP_Pos",
    "location": {
      "column": "9",
      "line": "4543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_INCSTEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@369992@macro@RCC_SSCGR_INCSTEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP_Msk",
    "location": {
      "column": "9",
      "line": "4544",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_INCSTEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370092@macro@RCC_SSCGR_INCSTEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP",
    "location": {
      "column": "9",
      "line": "4545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_INCSTEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370173@macro@RCC_SSCGR_SPREADSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL_Pos",
    "location": {
      "column": "9",
      "line": "4546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_SPREADSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370254@macro@RCC_SSCGR_SPREADSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL_Msk",
    "location": {
      "column": "9",
      "line": "4547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_SPREADSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370354@macro@RCC_SSCGR_SPREADSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL",
    "location": {
      "column": "9",
      "line": "4548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_SPREADSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370435@macro@RCC_SSCGR_SSCGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN_Pos",
    "location": {
      "column": "9",
      "line": "4549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_SSCGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370516@macro@RCC_SSCGR_SSCGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN_Msk",
    "location": {
      "column": "9",
      "line": "4550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_SSCGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370616@macro@RCC_SSCGR_SSCGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN",
    "location": {
      "column": "9",
      "line": "4551",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_SSCGR_SSCGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370781@macro@RCC_PLLI2SCFGR_PLLI2SN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_Pos",
    "location": {
      "column": "9",
      "line": "4554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370862@macro@RCC_PLLI2SCFGR_PLLI2SN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_Msk",
    "location": {
      "column": "9",
      "line": "4555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@370965@macro@RCC_PLLI2SCFGR_PLLI2SN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN",
    "location": {
      "column": "9",
      "line": "4556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371046@macro@RCC_PLLI2SCFGR_PLLI2SN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "location": {
      "column": "9",
      "line": "4557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371149@macro@RCC_PLLI2SCFGR_PLLI2SN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "location": {
      "column": "9",
      "line": "4558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371252@macro@RCC_PLLI2SCFGR_PLLI2SN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "location": {
      "column": "9",
      "line": "4559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371355@macro@RCC_PLLI2SCFGR_PLLI2SN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "location": {
      "column": "9",
      "line": "4560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371458@macro@RCC_PLLI2SCFGR_PLLI2SN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "location": {
      "column": "9",
      "line": "4561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371561@macro@RCC_PLLI2SCFGR_PLLI2SN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "location": {
      "column": "9",
      "line": "4562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371664@macro@RCC_PLLI2SCFGR_PLLI2SN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "location": {
      "column": "9",
      "line": "4563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371767@macro@RCC_PLLI2SCFGR_PLLI2SN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "location": {
      "column": "9",
      "line": "4564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371870@macro@RCC_PLLI2SCFGR_PLLI2SN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "location": {
      "column": "9",
      "line": "4565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@371975@macro@RCC_PLLI2SCFGR_PLLI2SR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_Pos",
    "location": {
      "column": "9",
      "line": "4567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372056@macro@RCC_PLLI2SCFGR_PLLI2SR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_Msk",
    "location": {
      "column": "9",
      "line": "4568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372157@macro@RCC_PLLI2SCFGR_PLLI2SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR",
    "location": {
      "column": "9",
      "line": "4569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372238@macro@RCC_PLLI2SCFGR_PLLI2SR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "location": {
      "column": "9",
      "line": "4570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372339@macro@RCC_PLLI2SCFGR_PLLI2SR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "location": {
      "column": "9",
      "line": "4571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372440@macro@RCC_PLLI2SCFGR_PLLI2SR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "location": {
      "column": "9",
      "line": "4572",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372627@macro@RCC_DCKCFGR_TIMPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE_Pos",
    "location": {
      "column": "9",
      "line": "4576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372708@macro@RCC_DCKCFGR_TIMPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE_Msk",
    "location": {
      "column": "9",
      "line": "4577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@372808@macro@RCC_DCKCFGR_TIMPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE",
    "location": {
      "column": "9",
      "line": "4578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373385@macro@RTC_TR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373466@macro@RTC_TR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373566@macro@RTC_TR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM",
    "location": {
      "column": "9",
      "line": "4589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373647@macro@RTC_TR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373728@macro@RTC_TR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4591",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373828@macro@RTC_TR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT",
    "location": {
      "column": "9",
      "line": "4592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@373909@macro@RTC_TR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_0",
    "location": {
      "column": "9",
      "line": "4593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374009@macro@RTC_TR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_1",
    "location": {
      "column": "9",
      "line": "4594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374109@macro@RTC_TR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374190@macro@RTC_TR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374290@macro@RTC_TR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU",
    "location": {
      "column": "9",
      "line": "4597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374371@macro@RTC_TR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_0",
    "location": {
      "column": "9",
      "line": "4598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374471@macro@RTC_TR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_1",
    "location": {
      "column": "9",
      "line": "4599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374571@macro@RTC_TR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_2",
    "location": {
      "column": "9",
      "line": "4600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374671@macro@RTC_TR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_3",
    "location": {
      "column": "9",
      "line": "4601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374771@macro@RTC_TR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374852@macro@RTC_TR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@374952@macro@RTC_TR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT",
    "location": {
      "column": "9",
      "line": "4604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375033@macro@RTC_TR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_0",
    "location": {
      "column": "9",
      "line": "4605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375133@macro@RTC_TR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_1",
    "location": {
      "column": "9",
      "line": "4606",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375233@macro@RTC_TR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_2",
    "location": {
      "column": "9",
      "line": "4607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375333@macro@RTC_TR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375414@macro@RTC_TR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375514@macro@RTC_TR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU",
    "location": {
      "column": "9",
      "line": "4610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375595@macro@RTC_TR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_0",
    "location": {
      "column": "9",
      "line": "4611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375695@macro@RTC_TR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_1",
    "location": {
      "column": "9",
      "line": "4612",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375795@macro@RTC_TR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_2",
    "location": {
      "column": "9",
      "line": "4613",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375895@macro@RTC_TR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_3",
    "location": {
      "column": "9",
      "line": "4614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@375995@macro@RTC_TR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_Pos",
    "location": {
      "column": "9",
      "line": "4615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376076@macro@RTC_TR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_Msk",
    "location": {
      "column": "9",
      "line": "4616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376176@macro@RTC_TR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST",
    "location": {
      "column": "9",
      "line": "4617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376257@macro@RTC_TR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_0",
    "location": {
      "column": "9",
      "line": "4618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376357@macro@RTC_TR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_1",
    "location": {
      "column": "9",
      "line": "4619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376457@macro@RTC_TR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_2",
    "location": {
      "column": "9",
      "line": "4620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376557@macro@RTC_TR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_Pos",
    "location": {
      "column": "9",
      "line": "4621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376638@macro@RTC_TR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_Msk",
    "location": {
      "column": "9",
      "line": "4622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376738@macro@RTC_TR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU",
    "location": {
      "column": "9",
      "line": "4623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376819@macro@RTC_TR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_0",
    "location": {
      "column": "9",
      "line": "4624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@376919@macro@RTC_TR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_1",
    "location": {
      "column": "9",
      "line": "4625",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377019@macro@RTC_TR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_2",
    "location": {
      "column": "9",
      "line": "4626",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377119@macro@RTC_TR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_3",
    "location": {
      "column": "9",
      "line": "4627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377303@macro@RTC_DR_YT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_Pos",
    "location": {
      "column": "9",
      "line": "4630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377384@macro@RTC_DR_YT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_Msk",
    "location": {
      "column": "9",
      "line": "4631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377484@macro@RTC_DR_YT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT",
    "location": {
      "column": "9",
      "line": "4632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377565@macro@RTC_DR_YT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_0",
    "location": {
      "column": "9",
      "line": "4633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377665@macro@RTC_DR_YT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_1",
    "location": {
      "column": "9",
      "line": "4634",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377765@macro@RTC_DR_YT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_2",
    "location": {
      "column": "9",
      "line": "4635",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377865@macro@RTC_DR_YT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_3",
    "location": {
      "column": "9",
      "line": "4636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@377965@macro@RTC_DR_YU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_Pos",
    "location": {
      "column": "9",
      "line": "4637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378046@macro@RTC_DR_YU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_Msk",
    "location": {
      "column": "9",
      "line": "4638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378146@macro@RTC_DR_YU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU",
    "location": {
      "column": "9",
      "line": "4639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378227@macro@RTC_DR_YU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_0",
    "location": {
      "column": "9",
      "line": "4640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378327@macro@RTC_DR_YU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_1",
    "location": {
      "column": "9",
      "line": "4641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378427@macro@RTC_DR_YU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_2",
    "location": {
      "column": "9",
      "line": "4642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378527@macro@RTC_DR_YU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_3",
    "location": {
      "column": "9",
      "line": "4643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_YU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378627@macro@RTC_DR_WDU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_Pos",
    "location": {
      "column": "9",
      "line": "4644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_WDU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378708@macro@RTC_DR_WDU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_Msk",
    "location": {
      "column": "9",
      "line": "4645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_WDU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378808@macro@RTC_DR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU",
    "location": {
      "column": "9",
      "line": "4646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378889@macro@RTC_DR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_0",
    "location": {
      "column": "9",
      "line": "4647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@378989@macro@RTC_DR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_1",
    "location": {
      "column": "9",
      "line": "4648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379089@macro@RTC_DR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_2",
    "location": {
      "column": "9",
      "line": "4649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379189@macro@RTC_DR_MT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT_Pos",
    "location": {
      "column": "9",
      "line": "4650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379270@macro@RTC_DR_MT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT_Msk",
    "location": {
      "column": "9",
      "line": "4651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379370@macro@RTC_DR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT",
    "location": {
      "column": "9",
      "line": "4652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379451@macro@RTC_DR_MU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_Pos",
    "location": {
      "column": "9",
      "line": "4653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379532@macro@RTC_DR_MU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_Msk",
    "location": {
      "column": "9",
      "line": "4654",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379632@macro@RTC_DR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU",
    "location": {
      "column": "9",
      "line": "4655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379713@macro@RTC_DR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_0",
    "location": {
      "column": "9",
      "line": "4656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379813@macro@RTC_DR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_1",
    "location": {
      "column": "9",
      "line": "4657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@379913@macro@RTC_DR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_2",
    "location": {
      "column": "9",
      "line": "4658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380013@macro@RTC_DR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_3",
    "location": {
      "column": "9",
      "line": "4659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380113@macro@RTC_DR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_Pos",
    "location": {
      "column": "9",
      "line": "4660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380194@macro@RTC_DR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_Msk",
    "location": {
      "column": "9",
      "line": "4661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380294@macro@RTC_DR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT",
    "location": {
      "column": "9",
      "line": "4662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380375@macro@RTC_DR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_0",
    "location": {
      "column": "9",
      "line": "4663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380475@macro@RTC_DR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_1",
    "location": {
      "column": "9",
      "line": "4664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380575@macro@RTC_DR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_Pos",
    "location": {
      "column": "9",
      "line": "4665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380656@macro@RTC_DR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_Msk",
    "location": {
      "column": "9",
      "line": "4666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380756@macro@RTC_DR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU",
    "location": {
      "column": "9",
      "line": "4667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380837@macro@RTC_DR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_0",
    "location": {
      "column": "9",
      "line": "4668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@380937@macro@RTC_DR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_1",
    "location": {
      "column": "9",
      "line": "4669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381037@macro@RTC_DR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_2",
    "location": {
      "column": "9",
      "line": "4670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381137@macro@RTC_DR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_3",
    "location": {
      "column": "9",
      "line": "4671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_DR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381321@macro@RTC_CR_COE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE_Pos",
    "location": {
      "column": "9",
      "line": "4674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_COE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381402@macro@RTC_CR_COE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE_Msk",
    "location": {
      "column": "9",
      "line": "4675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_COE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381502@macro@RTC_CR_COE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE",
    "location": {
      "column": "9",
      "line": "4676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_COE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381583@macro@RTC_CR_OSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_Pos",
    "location": {
      "column": "9",
      "line": "4677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_OSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381664@macro@RTC_CR_OSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_Msk",
    "location": {
      "column": "9",
      "line": "4678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_OSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381764@macro@RTC_CR_OSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL",
    "location": {
      "column": "9",
      "line": "4679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_OSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381845@macro@RTC_CR_OSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_0",
    "location": {
      "column": "9",
      "line": "4680",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_OSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@381945@macro@RTC_CR_OSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_1",
    "location": {
      "column": "9",
      "line": "4681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_OSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382045@macro@RTC_CR_POL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL_Pos",
    "location": {
      "column": "9",
      "line": "4682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_POL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382126@macro@RTC_CR_POL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL_Msk",
    "location": {
      "column": "9",
      "line": "4683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_POL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382226@macro@RTC_CR_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL",
    "location": {
      "column": "9",
      "line": "4684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382307@macro@RTC_CR_COSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL_Pos",
    "location": {
      "column": "9",
      "line": "4685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_COSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382388@macro@RTC_CR_COSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL_Msk",
    "location": {
      "column": "9",
      "line": "4686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_COSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382488@macro@RTC_CR_COSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL",
    "location": {
      "column": "9",
      "line": "4687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_COSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382569@macro@RTC_CR_BKP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BKP_Pos",
    "location": {
      "column": "9",
      "line": "4688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BKP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382650@macro@RTC_CR_BKP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BKP_Msk",
    "location": {
      "column": "9",
      "line": "4689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BKP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382750@macro@RTC_CR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BKP",
    "location": {
      "column": "9",
      "line": "4690",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382831@macro@RTC_CR_SUB1H_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H_Pos",
    "location": {
      "column": "9",
      "line": "4691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_SUB1H_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@382912@macro@RTC_CR_SUB1H_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H_Msk",
    "location": {
      "column": "9",
      "line": "4692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_SUB1H_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383012@macro@RTC_CR_SUB1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H",
    "location": {
      "column": "9",
      "line": "4693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_SUB1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383093@macro@RTC_CR_ADD1H_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H_Pos",
    "location": {
      "column": "9",
      "line": "4694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ADD1H_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383174@macro@RTC_CR_ADD1H_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H_Msk",
    "location": {
      "column": "9",
      "line": "4695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ADD1H_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383274@macro@RTC_CR_ADD1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H",
    "location": {
      "column": "9",
      "line": "4696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ADD1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383355@macro@RTC_CR_TSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE_Pos",
    "location": {
      "column": "9",
      "line": "4697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383436@macro@RTC_CR_TSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE_Msk",
    "location": {
      "column": "9",
      "line": "4698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383536@macro@RTC_CR_TSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE",
    "location": {
      "column": "9",
      "line": "4699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383617@macro@RTC_CR_WUTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE_Pos",
    "location": {
      "column": "9",
      "line": "4700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383698@macro@RTC_CR_WUTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE_Msk",
    "location": {
      "column": "9",
      "line": "4701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383798@macro@RTC_CR_WUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE",
    "location": {
      "column": "9",
      "line": "4702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383879@macro@RTC_CR_ALRBIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE_Pos",
    "location": {
      "column": "9",
      "line": "4703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRBIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@383960@macro@RTC_CR_ALRBIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE_Msk",
    "location": {
      "column": "9",
      "line": "4704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRBIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384060@macro@RTC_CR_ALRBIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE",
    "location": {
      "column": "9",
      "line": "4705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRBIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384141@macro@RTC_CR_ALRAIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE_Pos",
    "location": {
      "column": "9",
      "line": "4706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRAIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384222@macro@RTC_CR_ALRAIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE_Msk",
    "location": {
      "column": "9",
      "line": "4707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRAIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384322@macro@RTC_CR_ALRAIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE",
    "location": {
      "column": "9",
      "line": "4708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRAIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384403@macro@RTC_CR_TSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE_Pos",
    "location": {
      "column": "9",
      "line": "4709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384484@macro@RTC_CR_TSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE_Msk",
    "location": {
      "column": "9",
      "line": "4710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384584@macro@RTC_CR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE",
    "location": {
      "column": "9",
      "line": "4711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384665@macro@RTC_CR_WUTE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE_Pos",
    "location": {
      "column": "9",
      "line": "4712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUTE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384746@macro@RTC_CR_WUTE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE_Msk",
    "location": {
      "column": "9",
      "line": "4713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUTE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384846@macro@RTC_CR_WUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE",
    "location": {
      "column": "9",
      "line": "4714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@384927@macro@RTC_CR_ALRBE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE_Pos",
    "location": {
      "column": "9",
      "line": "4715",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRBE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385008@macro@RTC_CR_ALRBE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE_Msk",
    "location": {
      "column": "9",
      "line": "4716",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRBE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385108@macro@RTC_CR_ALRBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE",
    "location": {
      "column": "9",
      "line": "4717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385189@macro@RTC_CR_ALRAE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE_Pos",
    "location": {
      "column": "9",
      "line": "4718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRAE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385270@macro@RTC_CR_ALRAE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE_Msk",
    "location": {
      "column": "9",
      "line": "4719",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRAE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385370@macro@RTC_CR_ALRAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE",
    "location": {
      "column": "9",
      "line": "4720",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_ALRAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385451@macro@RTC_CR_DCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE_Pos",
    "location": {
      "column": "9",
      "line": "4721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_DCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385532@macro@RTC_CR_DCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE_Msk",
    "location": {
      "column": "9",
      "line": "4722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_DCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385632@macro@RTC_CR_DCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE",
    "location": {
      "column": "9",
      "line": "4723",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_DCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385713@macro@RTC_CR_FMT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT_Pos",
    "location": {
      "column": "9",
      "line": "4724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_FMT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385794@macro@RTC_CR_FMT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT_Msk",
    "location": {
      "column": "9",
      "line": "4725",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_FMT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385894@macro@RTC_CR_FMT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT",
    "location": {
      "column": "9",
      "line": "4726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_FMT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@385975@macro@RTC_CR_BYPSHAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD_Pos",
    "location": {
      "column": "9",
      "line": "4727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BYPSHAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386056@macro@RTC_CR_BYPSHAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD_Msk",
    "location": {
      "column": "9",
      "line": "4728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BYPSHAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386156@macro@RTC_CR_BYPSHAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD",
    "location": {
      "column": "9",
      "line": "4729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BYPSHAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386237@macro@RTC_CR_REFCKON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON_Pos",
    "location": {
      "column": "9",
      "line": "4730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_REFCKON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386318@macro@RTC_CR_REFCKON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON_Msk",
    "location": {
      "column": "9",
      "line": "4731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_REFCKON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386418@macro@RTC_CR_REFCKON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON",
    "location": {
      "column": "9",
      "line": "4732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_REFCKON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386499@macro@RTC_CR_TSEDGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE_Pos",
    "location": {
      "column": "9",
      "line": "4733",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSEDGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386580@macro@RTC_CR_TSEDGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE_Msk",
    "location": {
      "column": "9",
      "line": "4734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSEDGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386680@macro@RTC_CR_TSEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE",
    "location": {
      "column": "9",
      "line": "4735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_TSEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386761@macro@RTC_CR_WUCKSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_Pos",
    "location": {
      "column": "9",
      "line": "4736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUCKSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386842@macro@RTC_CR_WUCKSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_Msk",
    "location": {
      "column": "9",
      "line": "4737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUCKSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@386942@macro@RTC_CR_WUCKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL",
    "location": {
      "column": "9",
      "line": "4738",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUCKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387023@macro@RTC_CR_WUCKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_0",
    "location": {
      "column": "9",
      "line": "4739",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUCKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387123@macro@RTC_CR_WUCKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_1",
    "location": {
      "column": "9",
      "line": "4740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUCKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387223@macro@RTC_CR_WUCKSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_2",
    "location": {
      "column": "9",
      "line": "4741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_WUCKSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387347@macro@RTC_CR_BCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BCK",
    "location": {
      "column": "9",
      "line": "4744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CR_BCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387482@macro@RTC_ISR_RECALPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF_Pos",
    "location": {
      "column": "9",
      "line": "4747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_RECALPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387563@macro@RTC_ISR_RECALPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF_Msk",
    "location": {
      "column": "9",
      "line": "4748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_RECALPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387663@macro@RTC_ISR_RECALPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF",
    "location": {
      "column": "9",
      "line": "4749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_RECALPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387744@macro@RTC_ISR_TAMP1F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F_Pos",
    "location": {
      "column": "9",
      "line": "4750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TAMP1F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387825@macro@RTC_ISR_TAMP1F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F_Msk",
    "location": {
      "column": "9",
      "line": "4751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TAMP1F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@387925@macro@RTC_ISR_TAMP1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F",
    "location": {
      "column": "9",
      "line": "4752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TAMP1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388006@macro@RTC_ISR_TAMP2F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F_Pos",
    "location": {
      "column": "9",
      "line": "4753",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TAMP2F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388087@macro@RTC_ISR_TAMP2F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F_Msk",
    "location": {
      "column": "9",
      "line": "4754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TAMP2F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388187@macro@RTC_ISR_TAMP2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F",
    "location": {
      "column": "9",
      "line": "4755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TAMP2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388268@macro@RTC_ISR_TSOVF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF_Pos",
    "location": {
      "column": "9",
      "line": "4756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TSOVF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388349@macro@RTC_ISR_TSOVF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF_Msk",
    "location": {
      "column": "9",
      "line": "4757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TSOVF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388449@macro@RTC_ISR_TSOVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF",
    "location": {
      "column": "9",
      "line": "4758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TSOVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388530@macro@RTC_ISR_TSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF_Pos",
    "location": {
      "column": "9",
      "line": "4759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388611@macro@RTC_ISR_TSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF_Msk",
    "location": {
      "column": "9",
      "line": "4760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388711@macro@RTC_ISR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF",
    "location": {
      "column": "9",
      "line": "4761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388792@macro@RTC_ISR_WUTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF_Pos",
    "location": {
      "column": "9",
      "line": "4762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_WUTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388873@macro@RTC_ISR_WUTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF_Msk",
    "location": {
      "column": "9",
      "line": "4763",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_WUTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@388973@macro@RTC_ISR_WUTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF",
    "location": {
      "column": "9",
      "line": "4764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_WUTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389054@macro@RTC_ISR_ALRBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF_Pos",
    "location": {
      "column": "9",
      "line": "4765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389135@macro@RTC_ISR_ALRBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF_Msk",
    "location": {
      "column": "9",
      "line": "4766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389235@macro@RTC_ISR_ALRBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF",
    "location": {
      "column": "9",
      "line": "4767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389316@macro@RTC_ISR_ALRAF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF_Pos",
    "location": {
      "column": "9",
      "line": "4768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRAF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389397@macro@RTC_ISR_ALRAF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF_Msk",
    "location": {
      "column": "9",
      "line": "4769",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRAF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389497@macro@RTC_ISR_ALRAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF",
    "location": {
      "column": "9",
      "line": "4770",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389578@macro@RTC_ISR_INIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT_Pos",
    "location": {
      "column": "9",
      "line": "4771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389659@macro@RTC_ISR_INIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT_Msk",
    "location": {
      "column": "9",
      "line": "4772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389759@macro@RTC_ISR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT",
    "location": {
      "column": "9",
      "line": "4773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389840@macro@RTC_ISR_INITF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF_Pos",
    "location": {
      "column": "9",
      "line": "4774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INITF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@389921@macro@RTC_ISR_INITF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF_Msk",
    "location": {
      "column": "9",
      "line": "4775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INITF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390021@macro@RTC_ISR_INITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF",
    "location": {
      "column": "9",
      "line": "4776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390102@macro@RTC_ISR_RSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF_Pos",
    "location": {
      "column": "9",
      "line": "4777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_RSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390183@macro@RTC_ISR_RSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF_Msk",
    "location": {
      "column": "9",
      "line": "4778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_RSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390283@macro@RTC_ISR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF",
    "location": {
      "column": "9",
      "line": "4779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390364@macro@RTC_ISR_INITS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS_Pos",
    "location": {
      "column": "9",
      "line": "4780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INITS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390445@macro@RTC_ISR_INITS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS_Msk",
    "location": {
      "column": "9",
      "line": "4781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INITS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390545@macro@RTC_ISR_INITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS",
    "location": {
      "column": "9",
      "line": "4782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_INITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390626@macro@RTC_ISR_SHPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF_Pos",
    "location": {
      "column": "9",
      "line": "4783",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_SHPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390707@macro@RTC_ISR_SHPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF_Msk",
    "location": {
      "column": "9",
      "line": "4784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_SHPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390807@macro@RTC_ISR_SHPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF",
    "location": {
      "column": "9",
      "line": "4785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_SHPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390888@macro@RTC_ISR_WUTWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF_Pos",
    "location": {
      "column": "9",
      "line": "4786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_WUTWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@390969@macro@RTC_ISR_WUTWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF_Msk",
    "location": {
      "column": "9",
      "line": "4787",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_WUTWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391069@macro@RTC_ISR_WUTWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF",
    "location": {
      "column": "9",
      "line": "4788",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_WUTWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391150@macro@RTC_ISR_ALRBWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF_Pos",
    "location": {
      "column": "9",
      "line": "4789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRBWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391231@macro@RTC_ISR_ALRBWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF_Msk",
    "location": {
      "column": "9",
      "line": "4790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRBWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391331@macro@RTC_ISR_ALRBWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF",
    "location": {
      "column": "9",
      "line": "4791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRBWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391412@macro@RTC_ISR_ALRAWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF_Pos",
    "location": {
      "column": "9",
      "line": "4792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRAWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391493@macro@RTC_ISR_ALRAWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF_Msk",
    "location": {
      "column": "9",
      "line": "4793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRAWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391593@macro@RTC_ISR_ALRAWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF",
    "location": {
      "column": "9",
      "line": "4794",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ISR_ALRAWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391758@macro@RTC_PRER_PREDIV_A_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A_Pos",
    "location": {
      "column": "9",
      "line": "4797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_PRER_PREDIV_A_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391839@macro@RTC_PRER_PREDIV_A_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A_Msk",
    "location": {
      "column": "9",
      "line": "4798",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_PRER_PREDIV_A_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@391939@macro@RTC_PRER_PREDIV_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A",
    "location": {
      "column": "9",
      "line": "4799",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_PRER_PREDIV_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392020@macro@RTC_PRER_PREDIV_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S_Pos",
    "location": {
      "column": "9",
      "line": "4800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_PRER_PREDIV_S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392101@macro@RTC_PRER_PREDIV_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S_Msk",
    "location": {
      "column": "9",
      "line": "4801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_PRER_PREDIV_S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392201@macro@RTC_PRER_PREDIV_S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S",
    "location": {
      "column": "9",
      "line": "4802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_PRER_PREDIV_S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392366@macro@RTC_WUTR_WUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT_Pos",
    "location": {
      "column": "9",
      "line": "4805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_WUTR_WUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392447@macro@RTC_WUTR_WUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT_Msk",
    "location": {
      "column": "9",
      "line": "4806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_WUTR_WUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392547@macro@RTC_WUTR_WUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT",
    "location": {
      "column": "9",
      "line": "4807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_WUTR_WUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392712@macro@RTC_CALIBR_DCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS_Pos",
    "location": {
      "column": "9",
      "line": "4810",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALIBR_DCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392793@macro@RTC_CALIBR_DCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS_Msk",
    "location": {
      "column": "9",
      "line": "4811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALIBR_DCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392893@macro@RTC_CALIBR_DCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS",
    "location": {
      "column": "9",
      "line": "4812",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALIBR_DCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@392974@macro@RTC_CALIBR_DC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC_Pos",
    "location": {
      "column": "9",
      "line": "4813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALIBR_DC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393055@macro@RTC_CALIBR_DC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC_Msk",
    "location": {
      "column": "9",
      "line": "4814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALIBR_DC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393155@macro@RTC_CALIBR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC",
    "location": {
      "column": "9",
      "line": "4815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALIBR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393320@macro@RTC_ALRMAR_MSK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4_Pos",
    "location": {
      "column": "9",
      "line": "4818",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393401@macro@RTC_ALRMAR_MSK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4_Msk",
    "location": {
      "column": "9",
      "line": "4819",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393501@macro@RTC_ALRMAR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4",
    "location": {
      "column": "9",
      "line": "4820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393582@macro@RTC_ALRMAR_WDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL_Pos",
    "location": {
      "column": "9",
      "line": "4821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_WDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393663@macro@RTC_ALRMAR_WDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL_Msk",
    "location": {
      "column": "9",
      "line": "4822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_WDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393763@macro@RTC_ALRMAR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL",
    "location": {
      "column": "9",
      "line": "4823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393844@macro@RTC_ALRMAR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_Pos",
    "location": {
      "column": "9",
      "line": "4824",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@393925@macro@RTC_ALRMAR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_Msk",
    "location": {
      "column": "9",
      "line": "4825",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394025@macro@RTC_ALRMAR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT",
    "location": {
      "column": "9",
      "line": "4826",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394106@macro@RTC_ALRMAR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_0",
    "location": {
      "column": "9",
      "line": "4827",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394206@macro@RTC_ALRMAR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_1",
    "location": {
      "column": "9",
      "line": "4828",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394306@macro@RTC_ALRMAR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_Pos",
    "location": {
      "column": "9",
      "line": "4829",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394387@macro@RTC_ALRMAR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_Msk",
    "location": {
      "column": "9",
      "line": "4830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394487@macro@RTC_ALRMAR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU",
    "location": {
      "column": "9",
      "line": "4831",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394568@macro@RTC_ALRMAR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_0",
    "location": {
      "column": "9",
      "line": "4832",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394668@macro@RTC_ALRMAR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_1",
    "location": {
      "column": "9",
      "line": "4833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394768@macro@RTC_ALRMAR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_2",
    "location": {
      "column": "9",
      "line": "4834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394868@macro@RTC_ALRMAR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_3",
    "location": {
      "column": "9",
      "line": "4835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@394968@macro@RTC_ALRMAR_MSK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3_Pos",
    "location": {
      "column": "9",
      "line": "4836",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395049@macro@RTC_ALRMAR_MSK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3_Msk",
    "location": {
      "column": "9",
      "line": "4837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395149@macro@RTC_ALRMAR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3",
    "location": {
      "column": "9",
      "line": "4838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395230@macro@RTC_ALRMAR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4839",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395311@macro@RTC_ALRMAR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395411@macro@RTC_ALRMAR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM",
    "location": {
      "column": "9",
      "line": "4841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395492@macro@RTC_ALRMAR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395573@macro@RTC_ALRMAR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395673@macro@RTC_ALRMAR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT",
    "location": {
      "column": "9",
      "line": "4844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395754@macro@RTC_ALRMAR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_0",
    "location": {
      "column": "9",
      "line": "4845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395854@macro@RTC_ALRMAR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_1",
    "location": {
      "column": "9",
      "line": "4846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@395954@macro@RTC_ALRMAR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396035@macro@RTC_ALRMAR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396135@macro@RTC_ALRMAR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU",
    "location": {
      "column": "9",
      "line": "4849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396216@macro@RTC_ALRMAR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_0",
    "location": {
      "column": "9",
      "line": "4850",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396316@macro@RTC_ALRMAR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_1",
    "location": {
      "column": "9",
      "line": "4851",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396416@macro@RTC_ALRMAR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_2",
    "location": {
      "column": "9",
      "line": "4852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396516@macro@RTC_ALRMAR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_3",
    "location": {
      "column": "9",
      "line": "4853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396616@macro@RTC_ALRMAR_MSK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2_Pos",
    "location": {
      "column": "9",
      "line": "4854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396697@macro@RTC_ALRMAR_MSK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2_Msk",
    "location": {
      "column": "9",
      "line": "4855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396797@macro@RTC_ALRMAR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2",
    "location": {
      "column": "9",
      "line": "4856",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396878@macro@RTC_ALRMAR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4857",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@396959@macro@RTC_ALRMAR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397059@macro@RTC_ALRMAR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT",
    "location": {
      "column": "9",
      "line": "4859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397140@macro@RTC_ALRMAR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_0",
    "location": {
      "column": "9",
      "line": "4860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397240@macro@RTC_ALRMAR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_1",
    "location": {
      "column": "9",
      "line": "4861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397340@macro@RTC_ALRMAR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_2",
    "location": {
      "column": "9",
      "line": "4862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397440@macro@RTC_ALRMAR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397521@macro@RTC_ALRMAR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397621@macro@RTC_ALRMAR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU",
    "location": {
      "column": "9",
      "line": "4865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397702@macro@RTC_ALRMAR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_0",
    "location": {
      "column": "9",
      "line": "4866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397802@macro@RTC_ALRMAR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_1",
    "location": {
      "column": "9",
      "line": "4867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@397902@macro@RTC_ALRMAR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_2",
    "location": {
      "column": "9",
      "line": "4868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398002@macro@RTC_ALRMAR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_3",
    "location": {
      "column": "9",
      "line": "4869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398102@macro@RTC_ALRMAR_MSK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1_Pos",
    "location": {
      "column": "9",
      "line": "4870",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398183@macro@RTC_ALRMAR_MSK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1_Msk",
    "location": {
      "column": "9",
      "line": "4871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398283@macro@RTC_ALRMAR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1",
    "location": {
      "column": "9",
      "line": "4872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398364@macro@RTC_ALRMAR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_Pos",
    "location": {
      "column": "9",
      "line": "4873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398445@macro@RTC_ALRMAR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_Msk",
    "location": {
      "column": "9",
      "line": "4874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398545@macro@RTC_ALRMAR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST",
    "location": {
      "column": "9",
      "line": "4875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398626@macro@RTC_ALRMAR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_0",
    "location": {
      "column": "9",
      "line": "4876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398726@macro@RTC_ALRMAR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_1",
    "location": {
      "column": "9",
      "line": "4877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398826@macro@RTC_ALRMAR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_2",
    "location": {
      "column": "9",
      "line": "4878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@398926@macro@RTC_ALRMAR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_Pos",
    "location": {
      "column": "9",
      "line": "4879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399007@macro@RTC_ALRMAR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_Msk",
    "location": {
      "column": "9",
      "line": "4880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399107@macro@RTC_ALRMAR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU",
    "location": {
      "column": "9",
      "line": "4881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399188@macro@RTC_ALRMAR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_0",
    "location": {
      "column": "9",
      "line": "4882",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399288@macro@RTC_ALRMAR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_1",
    "location": {
      "column": "9",
      "line": "4883",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399388@macro@RTC_ALRMAR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_2",
    "location": {
      "column": "9",
      "line": "4884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399488@macro@RTC_ALRMAR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_3",
    "location": {
      "column": "9",
      "line": "4885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMAR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399672@macro@RTC_ALRMBR_MSK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4_Pos",
    "location": {
      "column": "9",
      "line": "4888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399753@macro@RTC_ALRMBR_MSK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4_Msk",
    "location": {
      "column": "9",
      "line": "4889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399853@macro@RTC_ALRMBR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4",
    "location": {
      "column": "9",
      "line": "4890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@399934@macro@RTC_ALRMBR_WDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL_Pos",
    "location": {
      "column": "9",
      "line": "4891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_WDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400015@macro@RTC_ALRMBR_WDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL_Msk",
    "location": {
      "column": "9",
      "line": "4892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_WDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400115@macro@RTC_ALRMBR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL",
    "location": {
      "column": "9",
      "line": "4893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400196@macro@RTC_ALRMBR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_Pos",
    "location": {
      "column": "9",
      "line": "4894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400277@macro@RTC_ALRMBR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_Msk",
    "location": {
      "column": "9",
      "line": "4895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400377@macro@RTC_ALRMBR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT",
    "location": {
      "column": "9",
      "line": "4896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400458@macro@RTC_ALRMBR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_0",
    "location": {
      "column": "9",
      "line": "4897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400558@macro@RTC_ALRMBR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_1",
    "location": {
      "column": "9",
      "line": "4898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400658@macro@RTC_ALRMBR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_Pos",
    "location": {
      "column": "9",
      "line": "4899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400739@macro@RTC_ALRMBR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_Msk",
    "location": {
      "column": "9",
      "line": "4900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400839@macro@RTC_ALRMBR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU",
    "location": {
      "column": "9",
      "line": "4901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@400920@macro@RTC_ALRMBR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_0",
    "location": {
      "column": "9",
      "line": "4902",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401020@macro@RTC_ALRMBR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_1",
    "location": {
      "column": "9",
      "line": "4903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401120@macro@RTC_ALRMBR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_2",
    "location": {
      "column": "9",
      "line": "4904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401220@macro@RTC_ALRMBR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_3",
    "location": {
      "column": "9",
      "line": "4905",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401320@macro@RTC_ALRMBR_MSK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3_Pos",
    "location": {
      "column": "9",
      "line": "4906",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401401@macro@RTC_ALRMBR_MSK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3_Msk",
    "location": {
      "column": "9",
      "line": "4907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401501@macro@RTC_ALRMBR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3",
    "location": {
      "column": "9",
      "line": "4908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401582@macro@RTC_ALRMBR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401663@macro@RTC_ALRMBR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4910",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401763@macro@RTC_ALRMBR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM",
    "location": {
      "column": "9",
      "line": "4911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401844@macro@RTC_ALRMBR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@401925@macro@RTC_ALRMBR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402025@macro@RTC_ALRMBR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT",
    "location": {
      "column": "9",
      "line": "4914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402106@macro@RTC_ALRMBR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_0",
    "location": {
      "column": "9",
      "line": "4915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402206@macro@RTC_ALRMBR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_1",
    "location": {
      "column": "9",
      "line": "4916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402306@macro@RTC_ALRMBR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402387@macro@RTC_ALRMBR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4918",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402487@macro@RTC_ALRMBR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU",
    "location": {
      "column": "9",
      "line": "4919",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402568@macro@RTC_ALRMBR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_0",
    "location": {
      "column": "9",
      "line": "4920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402668@macro@RTC_ALRMBR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_1",
    "location": {
      "column": "9",
      "line": "4921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402768@macro@RTC_ALRMBR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_2",
    "location": {
      "column": "9",
      "line": "4922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402868@macro@RTC_ALRMBR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_3",
    "location": {
      "column": "9",
      "line": "4923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@402968@macro@RTC_ALRMBR_MSK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2_Pos",
    "location": {
      "column": "9",
      "line": "4924",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403049@macro@RTC_ALRMBR_MSK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2_Msk",
    "location": {
      "column": "9",
      "line": "4925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403149@macro@RTC_ALRMBR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2",
    "location": {
      "column": "9",
      "line": "4926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403230@macro@RTC_ALRMBR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403311@macro@RTC_ALRMBR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403411@macro@RTC_ALRMBR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT",
    "location": {
      "column": "9",
      "line": "4929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403492@macro@RTC_ALRMBR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_0",
    "location": {
      "column": "9",
      "line": "4930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403592@macro@RTC_ALRMBR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_1",
    "location": {
      "column": "9",
      "line": "4931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403692@macro@RTC_ALRMBR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_2",
    "location": {
      "column": "9",
      "line": "4932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403792@macro@RTC_ALRMBR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403873@macro@RTC_ALRMBR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@403973@macro@RTC_ALRMBR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU",
    "location": {
      "column": "9",
      "line": "4935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404054@macro@RTC_ALRMBR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_0",
    "location": {
      "column": "9",
      "line": "4936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404154@macro@RTC_ALRMBR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_1",
    "location": {
      "column": "9",
      "line": "4937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404254@macro@RTC_ALRMBR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_2",
    "location": {
      "column": "9",
      "line": "4938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404354@macro@RTC_ALRMBR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_3",
    "location": {
      "column": "9",
      "line": "4939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404454@macro@RTC_ALRMBR_MSK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1_Pos",
    "location": {
      "column": "9",
      "line": "4940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404535@macro@RTC_ALRMBR_MSK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1_Msk",
    "location": {
      "column": "9",
      "line": "4941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404635@macro@RTC_ALRMBR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1",
    "location": {
      "column": "9",
      "line": "4942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404716@macro@RTC_ALRMBR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_Pos",
    "location": {
      "column": "9",
      "line": "4943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404797@macro@RTC_ALRMBR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_Msk",
    "location": {
      "column": "9",
      "line": "4944",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404897@macro@RTC_ALRMBR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST",
    "location": {
      "column": "9",
      "line": "4945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@404978@macro@RTC_ALRMBR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_0",
    "location": {
      "column": "9",
      "line": "4946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405078@macro@RTC_ALRMBR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_1",
    "location": {
      "column": "9",
      "line": "4947",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405178@macro@RTC_ALRMBR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_2",
    "location": {
      "column": "9",
      "line": "4948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405278@macro@RTC_ALRMBR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_Pos",
    "location": {
      "column": "9",
      "line": "4949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405359@macro@RTC_ALRMBR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_Msk",
    "location": {
      "column": "9",
      "line": "4950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405459@macro@RTC_ALRMBR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU",
    "location": {
      "column": "9",
      "line": "4951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405540@macro@RTC_ALRMBR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_0",
    "location": {
      "column": "9",
      "line": "4952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405640@macro@RTC_ALRMBR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_1",
    "location": {
      "column": "9",
      "line": "4953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405740@macro@RTC_ALRMBR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_2",
    "location": {
      "column": "9",
      "line": "4954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@405840@macro@RTC_ALRMBR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_3",
    "location": {
      "column": "9",
      "line": "4955",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406024@macro@RTC_WPR_KEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY_Pos",
    "location": {
      "column": "9",
      "line": "4958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_WPR_KEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406105@macro@RTC_WPR_KEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY_Msk",
    "location": {
      "column": "9",
      "line": "4959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_WPR_KEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406205@macro@RTC_WPR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY",
    "location": {
      "column": "9",
      "line": "4960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_WPR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406370@macro@RTC_SSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "4963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406451@macro@RTC_SSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "4964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406551@macro@RTC_SSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS",
    "location": {
      "column": "9",
      "line": "4965",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406716@macro@RTC_SHIFTR_SUBFS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS_Pos",
    "location": {
      "column": "9",
      "line": "4968",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SHIFTR_SUBFS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406797@macro@RTC_SHIFTR_SUBFS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS_Msk",
    "location": {
      "column": "9",
      "line": "4969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SHIFTR_SUBFS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406897@macro@RTC_SHIFTR_SUBFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS",
    "location": {
      "column": "9",
      "line": "4970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SHIFTR_SUBFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@406978@macro@RTC_SHIFTR_ADD1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S_Pos",
    "location": {
      "column": "9",
      "line": "4971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SHIFTR_ADD1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407059@macro@RTC_SHIFTR_ADD1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S_Msk",
    "location": {
      "column": "9",
      "line": "4972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SHIFTR_ADD1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407159@macro@RTC_SHIFTR_ADD1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S",
    "location": {
      "column": "9",
      "line": "4973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_SHIFTR_ADD1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407324@macro@RTC_TSTR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407405@macro@RTC_TSTR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4977",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407505@macro@RTC_TSTR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM",
    "location": {
      "column": "9",
      "line": "4978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407586@macro@RTC_TSTR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407667@macro@RTC_TSTR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407767@macro@RTC_TSTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT",
    "location": {
      "column": "9",
      "line": "4981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407848@macro@RTC_TSTR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_0",
    "location": {
      "column": "9",
      "line": "4982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@407948@macro@RTC_TSTR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_1",
    "location": {
      "column": "9",
      "line": "4983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408048@macro@RTC_TSTR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408129@macro@RTC_TSTR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408229@macro@RTC_TSTR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU",
    "location": {
      "column": "9",
      "line": "4986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408310@macro@RTC_TSTR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_0",
    "location": {
      "column": "9",
      "line": "4987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408410@macro@RTC_TSTR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_1",
    "location": {
      "column": "9",
      "line": "4988",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408510@macro@RTC_TSTR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_2",
    "location": {
      "column": "9",
      "line": "4989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408610@macro@RTC_TSTR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_3",
    "location": {
      "column": "9",
      "line": "4990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408710@macro@RTC_TSTR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408791@macro@RTC_TSTR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408891@macro@RTC_TSTR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT",
    "location": {
      "column": "9",
      "line": "4993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@408972@macro@RTC_TSTR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_0",
    "location": {
      "column": "9",
      "line": "4994",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409072@macro@RTC_TSTR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_1",
    "location": {
      "column": "9",
      "line": "4995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409172@macro@RTC_TSTR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_2",
    "location": {
      "column": "9",
      "line": "4996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409272@macro@RTC_TSTR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409353@macro@RTC_TSTR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409453@macro@RTC_TSTR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU",
    "location": {
      "column": "9",
      "line": "4999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409534@macro@RTC_TSTR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_0",
    "location": {
      "column": "9",
      "line": "5000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409634@macro@RTC_TSTR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_1",
    "location": {
      "column": "9",
      "line": "5001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409734@macro@RTC_TSTR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_2",
    "location": {
      "column": "9",
      "line": "5002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409834@macro@RTC_TSTR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_3",
    "location": {
      "column": "9",
      "line": "5003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@409934@macro@RTC_TSTR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_Pos",
    "location": {
      "column": "9",
      "line": "5004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410015@macro@RTC_TSTR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_Msk",
    "location": {
      "column": "9",
      "line": "5005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410115@macro@RTC_TSTR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST",
    "location": {
      "column": "9",
      "line": "5006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410196@macro@RTC_TSTR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_0",
    "location": {
      "column": "9",
      "line": "5007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410296@macro@RTC_TSTR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_1",
    "location": {
      "column": "9",
      "line": "5008",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410396@macro@RTC_TSTR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_2",
    "location": {
      "column": "9",
      "line": "5009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410496@macro@RTC_TSTR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_Pos",
    "location": {
      "column": "9",
      "line": "5010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410577@macro@RTC_TSTR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_Msk",
    "location": {
      "column": "9",
      "line": "5011",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410677@macro@RTC_TSTR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU",
    "location": {
      "column": "9",
      "line": "5012",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410758@macro@RTC_TSTR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_0",
    "location": {
      "column": "9",
      "line": "5013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410858@macro@RTC_TSTR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_1",
    "location": {
      "column": "9",
      "line": "5014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@410958@macro@RTC_TSTR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_2",
    "location": {
      "column": "9",
      "line": "5015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411058@macro@RTC_TSTR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_3",
    "location": {
      "column": "9",
      "line": "5016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSTR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411242@macro@RTC_TSDR_WDU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_Pos",
    "location": {
      "column": "9",
      "line": "5019",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_WDU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411323@macro@RTC_TSDR_WDU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_Msk",
    "location": {
      "column": "9",
      "line": "5020",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_WDU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411423@macro@RTC_TSDR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU",
    "location": {
      "column": "9",
      "line": "5021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411504@macro@RTC_TSDR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_0",
    "location": {
      "column": "9",
      "line": "5022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411604@macro@RTC_TSDR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_1",
    "location": {
      "column": "9",
      "line": "5023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411704@macro@RTC_TSDR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_2",
    "location": {
      "column": "9",
      "line": "5024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411804@macro@RTC_TSDR_MT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT_Pos",
    "location": {
      "column": "9",
      "line": "5025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411885@macro@RTC_TSDR_MT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT_Msk",
    "location": {
      "column": "9",
      "line": "5026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@411985@macro@RTC_TSDR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT",
    "location": {
      "column": "9",
      "line": "5027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412066@macro@RTC_TSDR_MU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_Pos",
    "location": {
      "column": "9",
      "line": "5028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412147@macro@RTC_TSDR_MU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_Msk",
    "location": {
      "column": "9",
      "line": "5029",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412247@macro@RTC_TSDR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU",
    "location": {
      "column": "9",
      "line": "5030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412328@macro@RTC_TSDR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_0",
    "location": {
      "column": "9",
      "line": "5031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412428@macro@RTC_TSDR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_1",
    "location": {
      "column": "9",
      "line": "5032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412528@macro@RTC_TSDR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_2",
    "location": {
      "column": "9",
      "line": "5033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412628@macro@RTC_TSDR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_3",
    "location": {
      "column": "9",
      "line": "5034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412728@macro@RTC_TSDR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_Pos",
    "location": {
      "column": "9",
      "line": "5035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412809@macro@RTC_TSDR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_Msk",
    "location": {
      "column": "9",
      "line": "5036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412909@macro@RTC_TSDR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT",
    "location": {
      "column": "9",
      "line": "5037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@412990@macro@RTC_TSDR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_0",
    "location": {
      "column": "9",
      "line": "5038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413090@macro@RTC_TSDR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_1",
    "location": {
      "column": "9",
      "line": "5039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413190@macro@RTC_TSDR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_Pos",
    "location": {
      "column": "9",
      "line": "5040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413271@macro@RTC_TSDR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_Msk",
    "location": {
      "column": "9",
      "line": "5041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413371@macro@RTC_TSDR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU",
    "location": {
      "column": "9",
      "line": "5042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413452@macro@RTC_TSDR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_0",
    "location": {
      "column": "9",
      "line": "5043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413552@macro@RTC_TSDR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_1",
    "location": {
      "column": "9",
      "line": "5044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413652@macro@RTC_TSDR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_2",
    "location": {
      "column": "9",
      "line": "5045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413752@macro@RTC_TSDR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_3",
    "location": {
      "column": "9",
      "line": "5046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSDR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@413936@macro@RTC_TSSSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSSSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414017@macro@RTC_TSSSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSSSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414117@macro@RTC_TSSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS",
    "location": {
      "column": "9",
      "line": "5051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TSSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414281@macro@RTC_CALR_CALP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP_Pos",
    "location": {
      "column": "9",
      "line": "5054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414362@macro@RTC_CALR_CALP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP_Msk",
    "location": {
      "column": "9",
      "line": "5055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414462@macro@RTC_CALR_CALP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP",
    "location": {
      "column": "9",
      "line": "5056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414543@macro@RTC_CALR_CALW8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8_Pos",
    "location": {
      "column": "9",
      "line": "5057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALW8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414624@macro@RTC_CALR_CALW8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8_Msk",
    "location": {
      "column": "9",
      "line": "5058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALW8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414724@macro@RTC_CALR_CALW8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8",
    "location": {
      "column": "9",
      "line": "5059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALW8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414805@macro@RTC_CALR_CALW16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16_Pos",
    "location": {
      "column": "9",
      "line": "5060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALW16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414886@macro@RTC_CALR_CALW16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16_Msk",
    "location": {
      "column": "9",
      "line": "5061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALW16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@414986@macro@RTC_CALR_CALW16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16",
    "location": {
      "column": "9",
      "line": "5062",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALW16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415067@macro@RTC_CALR_CALM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_Pos",
    "location": {
      "column": "9",
      "line": "5063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415148@macro@RTC_CALR_CALM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_Msk",
    "location": {
      "column": "9",
      "line": "5064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415248@macro@RTC_CALR_CALM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM",
    "location": {
      "column": "9",
      "line": "5065",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415329@macro@RTC_CALR_CALM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_0",
    "location": {
      "column": "9",
      "line": "5066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415429@macro@RTC_CALR_CALM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_1",
    "location": {
      "column": "9",
      "line": "5067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415529@macro@RTC_CALR_CALM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_2",
    "location": {
      "column": "9",
      "line": "5068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415629@macro@RTC_CALR_CALM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_3",
    "location": {
      "column": "9",
      "line": "5069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415729@macro@RTC_CALR_CALM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_4",
    "location": {
      "column": "9",
      "line": "5070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415829@macro@RTC_CALR_CALM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_5",
    "location": {
      "column": "9",
      "line": "5071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@415929@macro@RTC_CALR_CALM_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_6",
    "location": {
      "column": "9",
      "line": "5072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416029@macro@RTC_CALR_CALM_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_7",
    "location": {
      "column": "9",
      "line": "5073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416129@macro@RTC_CALR_CALM_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_8",
    "location": {
      "column": "9",
      "line": "5074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_CALR_CALM_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416313@macro@RTC_TAFCR_ALARMOUTTYPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE_Pos",
    "location": {
      "column": "9",
      "line": "5077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416394@macro@RTC_TAFCR_ALARMOUTTYPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE_Msk",
    "location": {
      "column": "9",
      "line": "5078",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416494@macro@RTC_TAFCR_ALARMOUTTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE",
    "location": {
      "column": "9",
      "line": "5079",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416575@macro@RTC_TAFCR_TSINSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL_Pos",
    "location": {
      "column": "9",
      "line": "5080",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TSINSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416656@macro@RTC_TAFCR_TSINSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL_Msk",
    "location": {
      "column": "9",
      "line": "5081",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TSINSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416756@macro@RTC_TAFCR_TSINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL",
    "location": {
      "column": "9",
      "line": "5082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TSINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416837@macro@RTC_TAFCR_TAMP1INSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1INSEL_Pos",
    "location": {
      "column": "9",
      "line": "5083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1INSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@416918@macro@RTC_TAFCR_TAMP1INSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1INSEL_Msk",
    "location": {
      "column": "9",
      "line": "5084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1INSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417019@macro@RTC_TAFCR_TAMP1INSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1INSEL",
    "location": {
      "column": "9",
      "line": "5085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1INSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417101@macro@RTC_TAFCR_TAMPPUDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS_Pos",
    "location": {
      "column": "9",
      "line": "5086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417182@macro@RTC_TAFCR_TAMPPUDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS_Msk",
    "location": {
      "column": "9",
      "line": "5087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417282@macro@RTC_TAFCR_TAMPPUDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS",
    "location": {
      "column": "9",
      "line": "5088",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417363@macro@RTC_TAFCR_TAMPPRCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_Pos",
    "location": {
      "column": "9",
      "line": "5089",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417444@macro@RTC_TAFCR_TAMPPRCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_Msk",
    "location": {
      "column": "9",
      "line": "5090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417544@macro@RTC_TAFCR_TAMPPRCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH",
    "location": {
      "column": "9",
      "line": "5091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417625@macro@RTC_TAFCR_TAMPPRCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_0",
    "location": {
      "column": "9",
      "line": "5092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417725@macro@RTC_TAFCR_TAMPPRCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_1",
    "location": {
      "column": "9",
      "line": "5093",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417825@macro@RTC_TAFCR_TAMPFLT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_Pos",
    "location": {
      "column": "9",
      "line": "5094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@417906@macro@RTC_TAFCR_TAMPFLT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_Msk",
    "location": {
      "column": "9",
      "line": "5095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418006@macro@RTC_TAFCR_TAMPFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT",
    "location": {
      "column": "9",
      "line": "5096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418087@macro@RTC_TAFCR_TAMPFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_0",
    "location": {
      "column": "9",
      "line": "5097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418187@macro@RTC_TAFCR_TAMPFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_1",
    "location": {
      "column": "9",
      "line": "5098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418287@macro@RTC_TAFCR_TAMPFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_Pos",
    "location": {
      "column": "9",
      "line": "5099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418368@macro@RTC_TAFCR_TAMPFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_Msk",
    "location": {
      "column": "9",
      "line": "5100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418468@macro@RTC_TAFCR_TAMPFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ",
    "location": {
      "column": "9",
      "line": "5101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418549@macro@RTC_TAFCR_TAMPFREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_0",
    "location": {
      "column": "9",
      "line": "5102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418649@macro@RTC_TAFCR_TAMPFREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_1",
    "location": {
      "column": "9",
      "line": "5103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418749@macro@RTC_TAFCR_TAMPFREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_2",
    "location": {
      "column": "9",
      "line": "5104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418849@macro@RTC_TAFCR_TAMPTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS_Pos",
    "location": {
      "column": "9",
      "line": "5105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@418930@macro@RTC_TAFCR_TAMPTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS_Msk",
    "location": {
      "column": "9",
      "line": "5106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419030@macro@RTC_TAFCR_TAMPTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS",
    "location": {
      "column": "9",
      "line": "5107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419111@macro@RTC_TAFCR_TAMP2TRG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG_Pos",
    "location": {
      "column": "9",
      "line": "5108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419192@macro@RTC_TAFCR_TAMP2TRG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG_Msk",
    "location": {
      "column": "9",
      "line": "5109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419292@macro@RTC_TAFCR_TAMP2TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG",
    "location": {
      "column": "9",
      "line": "5110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419373@macro@RTC_TAFCR_TAMP2E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E_Pos",
    "location": {
      "column": "9",
      "line": "5111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP2E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419454@macro@RTC_TAFCR_TAMP2E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E_Msk",
    "location": {
      "column": "9",
      "line": "5112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP2E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419554@macro@RTC_TAFCR_TAMP2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E",
    "location": {
      "column": "9",
      "line": "5113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419635@macro@RTC_TAFCR_TAMPIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE_Pos",
    "location": {
      "column": "9",
      "line": "5114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419716@macro@RTC_TAFCR_TAMPIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE_Msk",
    "location": {
      "column": "9",
      "line": "5115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419816@macro@RTC_TAFCR_TAMPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE",
    "location": {
      "column": "9",
      "line": "5116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419897@macro@RTC_TAFCR_TAMP1TRG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG_Pos",
    "location": {
      "column": "9",
      "line": "5117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@419978@macro@RTC_TAFCR_TAMP1TRG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG_Msk",
    "location": {
      "column": "9",
      "line": "5118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420078@macro@RTC_TAFCR_TAMP1TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG",
    "location": {
      "column": "9",
      "line": "5119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420159@macro@RTC_TAFCR_TAMP1E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E_Pos",
    "location": {
      "column": "9",
      "line": "5120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420240@macro@RTC_TAFCR_TAMP1E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E_Msk",
    "location": {
      "column": "9",
      "line": "5121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420340@macro@RTC_TAFCR_TAMP1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E",
    "location": {
      "column": "9",
      "line": "5122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMP1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420445@macro@RTC_TAFCR_TAMPINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPINSEL",
    "location": {
      "column": "9",
      "line": "5125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_TAFCR_TAMPINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420589@macro@RTC_ALRMASSR_MASKSS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_Pos",
    "location": {
      "column": "9",
      "line": "5128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420670@macro@RTC_ALRMASSR_MASKSS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_Msk",
    "location": {
      "column": "9",
      "line": "5129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420770@macro@RTC_ALRMASSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS",
    "location": {
      "column": "9",
      "line": "5130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420851@macro@RTC_ALRMASSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "5131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@420951@macro@RTC_ALRMASSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "5132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421051@macro@RTC_ALRMASSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "5133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421151@macro@RTC_ALRMASSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "5134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421251@macro@RTC_ALRMASSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421332@macro@RTC_ALRMASSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421432@macro@RTC_ALRMASSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS",
    "location": {
      "column": "9",
      "line": "5137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMASSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421597@macro@RTC_ALRMBSSR_MASKSS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_Pos",
    "location": {
      "column": "9",
      "line": "5140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421678@macro@RTC_ALRMBSSR_MASKSS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_Msk",
    "location": {
      "column": "9",
      "line": "5141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421778@macro@RTC_ALRMBSSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS",
    "location": {
      "column": "9",
      "line": "5142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421859@macro@RTC_ALRMBSSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "5143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@421959@macro@RTC_ALRMBSSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "5144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422059@macro@RTC_ALRMBSSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "5145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422159@macro@RTC_ALRMBSSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "5146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422259@macro@RTC_ALRMBSSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422340@macro@RTC_ALRMBSSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422440@macro@RTC_ALRMBSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS",
    "location": {
      "column": "9",
      "line": "5149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_ALRMBSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422605@macro@RTC_BKP0R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R_Pos",
    "location": {
      "column": "9",
      "line": "5152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP0R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422686@macro@RTC_BKP0R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R_Msk",
    "location": {
      "column": "9",
      "line": "5153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP0R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422786@macro@RTC_BKP0R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R",
    "location": {
      "column": "9",
      "line": "5154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP0R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@422951@macro@RTC_BKP1R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R_Pos",
    "location": {
      "column": "9",
      "line": "5157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP1R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423032@macro@RTC_BKP1R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R_Msk",
    "location": {
      "column": "9",
      "line": "5158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP1R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423132@macro@RTC_BKP1R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R",
    "location": {
      "column": "9",
      "line": "5159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP1R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423297@macro@RTC_BKP2R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R_Pos",
    "location": {
      "column": "9",
      "line": "5162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP2R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423378@macro@RTC_BKP2R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R_Msk",
    "location": {
      "column": "9",
      "line": "5163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP2R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423478@macro@RTC_BKP2R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R",
    "location": {
      "column": "9",
      "line": "5164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP2R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423643@macro@RTC_BKP3R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R_Pos",
    "location": {
      "column": "9",
      "line": "5167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP3R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423724@macro@RTC_BKP3R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R_Msk",
    "location": {
      "column": "9",
      "line": "5168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP3R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423824@macro@RTC_BKP3R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R",
    "location": {
      "column": "9",
      "line": "5169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP3R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@423989@macro@RTC_BKP4R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R_Pos",
    "location": {
      "column": "9",
      "line": "5172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP4R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424070@macro@RTC_BKP4R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R_Msk",
    "location": {
      "column": "9",
      "line": "5173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP4R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424170@macro@RTC_BKP4R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R",
    "location": {
      "column": "9",
      "line": "5174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP4R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424335@macro@RTC_BKP5R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R_Pos",
    "location": {
      "column": "9",
      "line": "5177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP5R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424416@macro@RTC_BKP5R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R_Msk",
    "location": {
      "column": "9",
      "line": "5178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP5R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424516@macro@RTC_BKP5R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R",
    "location": {
      "column": "9",
      "line": "5179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP5R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424681@macro@RTC_BKP6R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R_Pos",
    "location": {
      "column": "9",
      "line": "5182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP6R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424762@macro@RTC_BKP6R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R_Msk",
    "location": {
      "column": "9",
      "line": "5183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP6R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@424862@macro@RTC_BKP6R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R",
    "location": {
      "column": "9",
      "line": "5184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP6R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425027@macro@RTC_BKP7R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R_Pos",
    "location": {
      "column": "9",
      "line": "5187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP7R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425108@macro@RTC_BKP7R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R_Msk",
    "location": {
      "column": "9",
      "line": "5188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP7R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425208@macro@RTC_BKP7R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R",
    "location": {
      "column": "9",
      "line": "5189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP7R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425373@macro@RTC_BKP8R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R_Pos",
    "location": {
      "column": "9",
      "line": "5192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP8R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425454@macro@RTC_BKP8R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R_Msk",
    "location": {
      "column": "9",
      "line": "5193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP8R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425554@macro@RTC_BKP8R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R",
    "location": {
      "column": "9",
      "line": "5194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP8R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425719@macro@RTC_BKP9R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R_Pos",
    "location": {
      "column": "9",
      "line": "5197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP9R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425800@macro@RTC_BKP9R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R_Msk",
    "location": {
      "column": "9",
      "line": "5198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP9R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@425900@macro@RTC_BKP9R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R",
    "location": {
      "column": "9",
      "line": "5199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP9R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426065@macro@RTC_BKP10R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R_Pos",
    "location": {
      "column": "9",
      "line": "5202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP10R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426146@macro@RTC_BKP10R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R_Msk",
    "location": {
      "column": "9",
      "line": "5203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP10R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426246@macro@RTC_BKP10R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R",
    "location": {
      "column": "9",
      "line": "5204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP10R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426411@macro@RTC_BKP11R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R_Pos",
    "location": {
      "column": "9",
      "line": "5207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP11R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426492@macro@RTC_BKP11R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R_Msk",
    "location": {
      "column": "9",
      "line": "5208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP11R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426592@macro@RTC_BKP11R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R",
    "location": {
      "column": "9",
      "line": "5209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP11R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426757@macro@RTC_BKP12R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R_Pos",
    "location": {
      "column": "9",
      "line": "5212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP12R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426838@macro@RTC_BKP12R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R_Msk",
    "location": {
      "column": "9",
      "line": "5213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP12R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@426938@macro@RTC_BKP12R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R",
    "location": {
      "column": "9",
      "line": "5214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP12R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427103@macro@RTC_BKP13R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R_Pos",
    "location": {
      "column": "9",
      "line": "5217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP13R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427184@macro@RTC_BKP13R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R_Msk",
    "location": {
      "column": "9",
      "line": "5218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP13R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427284@macro@RTC_BKP13R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R",
    "location": {
      "column": "9",
      "line": "5219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP13R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427449@macro@RTC_BKP14R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R_Pos",
    "location": {
      "column": "9",
      "line": "5222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP14R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427530@macro@RTC_BKP14R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R_Msk",
    "location": {
      "column": "9",
      "line": "5223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP14R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427630@macro@RTC_BKP14R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R",
    "location": {
      "column": "9",
      "line": "5224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP14R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427795@macro@RTC_BKP15R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R_Pos",
    "location": {
      "column": "9",
      "line": "5227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP15R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427876@macro@RTC_BKP15R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R_Msk",
    "location": {
      "column": "9",
      "line": "5228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP15R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@427976@macro@RTC_BKP15R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R",
    "location": {
      "column": "9",
      "line": "5229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP15R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428141@macro@RTC_BKP16R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R_Pos",
    "location": {
      "column": "9",
      "line": "5232",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP16R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428222@macro@RTC_BKP16R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R_Msk",
    "location": {
      "column": "9",
      "line": "5233",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP16R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428322@macro@RTC_BKP16R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R",
    "location": {
      "column": "9",
      "line": "5234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP16R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428487@macro@RTC_BKP17R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R_Pos",
    "location": {
      "column": "9",
      "line": "5237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP17R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428568@macro@RTC_BKP17R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R_Msk",
    "location": {
      "column": "9",
      "line": "5238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP17R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428668@macro@RTC_BKP17R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R",
    "location": {
      "column": "9",
      "line": "5239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP17R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428833@macro@RTC_BKP18R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R_Pos",
    "location": {
      "column": "9",
      "line": "5242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP18R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@428914@macro@RTC_BKP18R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R_Msk",
    "location": {
      "column": "9",
      "line": "5243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP18R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@429014@macro@RTC_BKP18R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R",
    "location": {
      "column": "9",
      "line": "5244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP18R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@429179@macro@RTC_BKP19R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R_Pos",
    "location": {
      "column": "9",
      "line": "5247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP19R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@429260@macro@RTC_BKP19R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R_Msk",
    "location": {
      "column": "9",
      "line": "5248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP19R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@429360@macro@RTC_BKP19R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R",
    "location": {
      "column": "9",
      "line": "5249",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP19R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@429525@macro@RTC_BKP_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_NUMBER",
    "location": {
      "column": "9",
      "line": "5252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RTC_BKP_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430080@macro@SDIO_POWER_PWRCTRL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_Pos",
    "location": {
      "column": "9",
      "line": "5261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430161@macro@SDIO_POWER_PWRCTRL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_Msk",
    "location": {
      "column": "9",
      "line": "5262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430261@macro@SDIO_POWER_PWRCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL",
    "location": {
      "column": "9",
      "line": "5263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430394@macro@SDIO_POWER_PWRCTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_0",
    "location": {
      "column": "9",
      "line": "5264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430488@macro@SDIO_POWER_PWRCTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_1",
    "location": {
      "column": "9",
      "line": "5265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430666@macro@SDIO_CLKCR_CLKDIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV_Pos",
    "location": {
      "column": "9",
      "line": "5268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_CLKDIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430747@macro@SDIO_CLKCR_CLKDIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV_Msk",
    "location": {
      "column": "9",
      "line": "5269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_CLKDIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430847@macro@SDIO_CLKCR_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV",
    "location": {
      "column": "9",
      "line": "5270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@430966@macro@SDIO_CLKCR_CLKEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN_Pos",
    "location": {
      "column": "9",
      "line": "5271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_CLKEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431047@macro@SDIO_CLKCR_CLKEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN_Msk",
    "location": {
      "column": "9",
      "line": "5272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_CLKEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431147@macro@SDIO_CLKCR_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN",
    "location": {
      "column": "9",
      "line": "5273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431266@macro@SDIO_CLKCR_PWRSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV_Pos",
    "location": {
      "column": "9",
      "line": "5274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_PWRSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431347@macro@SDIO_CLKCR_PWRSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV_Msk",
    "location": {
      "column": "9",
      "line": "5275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_PWRSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431447@macro@SDIO_CLKCR_PWRSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV",
    "location": {
      "column": "9",
      "line": "5276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_PWRSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431566@macro@SDIO_CLKCR_BYPASS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS_Pos",
    "location": {
      "column": "9",
      "line": "5277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_BYPASS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431647@macro@SDIO_CLKCR_BYPASS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS_Msk",
    "location": {
      "column": "9",
      "line": "5278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_BYPASS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431747@macro@SDIO_CLKCR_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS",
    "location": {
      "column": "9",
      "line": "5279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431868@macro@SDIO_CLKCR_WIDBUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_Pos",
    "location": {
      "column": "9",
      "line": "5281",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@431949@macro@SDIO_CLKCR_WIDBUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_Msk",
    "location": {
      "column": "9",
      "line": "5282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432049@macro@SDIO_CLKCR_WIDBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS",
    "location": {
      "column": "9",
      "line": "5283",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432180@macro@SDIO_CLKCR_WIDBUS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_0",
    "location": {
      "column": "9",
      "line": "5284",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432276@macro@SDIO_CLKCR_WIDBUS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_1",
    "location": {
      "column": "9",
      "line": "5285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432374@macro@SDIO_CLKCR_NEGEDGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE_Pos",
    "location": {
      "column": "9",
      "line": "5287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432455@macro@SDIO_CLKCR_NEGEDGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE_Msk",
    "location": {
      "column": "9",
      "line": "5288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432555@macro@SDIO_CLKCR_NEGEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE",
    "location": {
      "column": "9",
      "line": "5289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432674@macro@SDIO_CLKCR_HWFC_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN_Pos",
    "location": {
      "column": "9",
      "line": "5290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432755@macro@SDIO_CLKCR_HWFC_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN_Msk",
    "location": {
      "column": "9",
      "line": "5291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@432855@macro@SDIO_CLKCR_HWFC_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN",
    "location": {
      "column": "9",
      "line": "5292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433058@macro@SDIO_ARG_CMDARG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG_Pos",
    "location": {
      "column": "9",
      "line": "5295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ARG_CMDARG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433139@macro@SDIO_ARG_CMDARG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG_Msk",
    "location": {
      "column": "9",
      "line": "5296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ARG_CMDARG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433239@macro@SDIO_ARG_CMDARG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG",
    "location": {
      "column": "9",
      "line": "5297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ARG_CMDARG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433427@macro@SDIO_CMD_CMDINDEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX_Pos",
    "location": {
      "column": "9",
      "line": "5300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CMDINDEX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433508@macro@SDIO_CMD_CMDINDEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX_Msk",
    "location": {
      "column": "9",
      "line": "5301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CMDINDEX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433608@macro@SDIO_CMD_CMDINDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX",
    "location": {
      "column": "9",
      "line": "5302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CMDINDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433741@macro@SDIO_CMD_WAITRESP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_Pos",
    "location": {
      "column": "9",
      "line": "5304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433822@macro@SDIO_CMD_WAITRESP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_Msk",
    "location": {
      "column": "9",
      "line": "5305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@433922@macro@SDIO_CMD_WAITRESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP",
    "location": {
      "column": "9",
      "line": "5306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITRESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434053@macro@SDIO_CMD_WAITRESP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_0",
    "location": {
      "column": "9",
      "line": "5307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434149@macro@SDIO_CMD_WAITRESP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_1",
    "location": {
      "column": "9",
      "line": "5308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434247@macro@SDIO_CMD_WAITINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT_Pos",
    "location": {
      "column": "9",
      "line": "5310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434328@macro@SDIO_CMD_WAITINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT_Msk",
    "location": {
      "column": "9",
      "line": "5311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434428@macro@SDIO_CMD_WAITINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT",
    "location": {
      "column": "9",
      "line": "5312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434578@macro@SDIO_CMD_WAITPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND_Pos",
    "location": {
      "column": "9",
      "line": "5313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434659@macro@SDIO_CMD_WAITPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND_Msk",
    "location": {
      "column": "9",
      "line": "5314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434759@macro@SDIO_CMD_WAITPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND",
    "location": {
      "column": "9",
      "line": "5315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_WAITPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434909@macro@SDIO_CMD_CPSMEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN_Pos",
    "location": {
      "column": "9",
      "line": "5316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CPSMEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@434990@macro@SDIO_CMD_CPSMEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN_Msk",
    "location": {
      "column": "9",
      "line": "5317",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CPSMEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435090@macro@SDIO_CMD_CPSMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN",
    "location": {
      "column": "9",
      "line": "5318",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CPSMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435240@macro@SDIO_CMD_SDIOSUSPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND_Pos",
    "location": {
      "column": "9",
      "line": "5319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435321@macro@SDIO_CMD_SDIOSUSPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND_Msk",
    "location": {
      "column": "9",
      "line": "5320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435421@macro@SDIO_CMD_SDIOSUSPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND",
    "location": {
      "column": "9",
      "line": "5321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435571@macro@SDIO_CMD_ENCMDCOMPL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL_Pos",
    "location": {
      "column": "9",
      "line": "5322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435652@macro@SDIO_CMD_ENCMDCOMPL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL_Msk",
    "location": {
      "column": "9",
      "line": "5323",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435752@macro@SDIO_CMD_ENCMDCOMPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL",
    "location": {
      "column": "9",
      "line": "5324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435902@macro@SDIO_CMD_NIEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN_Pos",
    "location": {
      "column": "9",
      "line": "5325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_NIEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@435983@macro@SDIO_CMD_NIEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN_Msk",
    "location": {
      "column": "9",
      "line": "5326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_NIEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436083@macro@SDIO_CMD_NIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN",
    "location": {
      "column": "9",
      "line": "5327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_NIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436233@macro@SDIO_CMD_CEATACMD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD_Pos",
    "location": {
      "column": "9",
      "line": "5328",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CEATACMD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436314@macro@SDIO_CMD_CEATACMD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD_Msk",
    "location": {
      "column": "9",
      "line": "5329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CEATACMD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436414@macro@SDIO_CMD_CEATACMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD",
    "location": {
      "column": "9",
      "line": "5330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_CMD_CEATACMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436648@macro@SDIO_RESPCMD_RESPCMD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD_Pos",
    "location": {
      "column": "9",
      "line": "5333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436729@macro@SDIO_RESPCMD_RESPCMD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD_Msk",
    "location": {
      "column": "9",
      "line": "5334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@436829@macro@SDIO_RESPCMD_RESPCMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD",
    "location": {
      "column": "9",
      "line": "5335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437023@macro@SDIO_RESP0_CARDSTATUS0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0_Pos",
    "location": {
      "column": "9",
      "line": "5338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437104@macro@SDIO_RESP0_CARDSTATUS0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0_Msk",
    "location": {
      "column": "9",
      "line": "5339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437208@macro@SDIO_RESP0_CARDSTATUS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0",
    "location": {
      "column": "9",
      "line": "5340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437391@macro@SDIO_RESP1_CARDSTATUS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1_Pos",
    "location": {
      "column": "9",
      "line": "5343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437472@macro@SDIO_RESP1_CARDSTATUS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1_Msk",
    "location": {
      "column": "9",
      "line": "5344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437576@macro@SDIO_RESP1_CARDSTATUS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1",
    "location": {
      "column": "9",
      "line": "5345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437759@macro@SDIO_RESP2_CARDSTATUS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2_Pos",
    "location": {
      "column": "9",
      "line": "5348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437840@macro@SDIO_RESP2_CARDSTATUS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2_Msk",
    "location": {
      "column": "9",
      "line": "5349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@437944@macro@SDIO_RESP2_CARDSTATUS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2",
    "location": {
      "column": "9",
      "line": "5350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438127@macro@SDIO_RESP3_CARDSTATUS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3_Pos",
    "location": {
      "column": "9",
      "line": "5353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438208@macro@SDIO_RESP3_CARDSTATUS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3_Msk",
    "location": {
      "column": "9",
      "line": "5354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438312@macro@SDIO_RESP3_CARDSTATUS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3",
    "location": {
      "column": "9",
      "line": "5355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438495@macro@SDIO_RESP4_CARDSTATUS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4_Pos",
    "location": {
      "column": "9",
      "line": "5358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438576@macro@SDIO_RESP4_CARDSTATUS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4_Msk",
    "location": {
      "column": "9",
      "line": "5359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438680@macro@SDIO_RESP4_CARDSTATUS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4",
    "location": {
      "column": "9",
      "line": "5360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438863@macro@SDIO_DTIMER_DATATIME_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME_Pos",
    "location": {
      "column": "9",
      "line": "5363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DTIMER_DATATIME_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@438944@macro@SDIO_DTIMER_DATATIME_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME_Msk",
    "location": {
      "column": "9",
      "line": "5364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DTIMER_DATATIME_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439046@macro@SDIO_DTIMER_DATATIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME",
    "location": {
      "column": "9",
      "line": "5365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DTIMER_DATATIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439238@macro@SDIO_DLEN_DATALENGTH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH_Pos",
    "location": {
      "column": "9",
      "line": "5368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DLEN_DATALENGTH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439319@macro@SDIO_DLEN_DATALENGTH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH_Msk",
    "location": {
      "column": "9",
      "line": "5369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DLEN_DATALENGTH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439420@macro@SDIO_DLEN_DATALENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH",
    "location": {
      "column": "9",
      "line": "5370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DLEN_DATALENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439612@macro@SDIO_DCTRL_DTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN_Pos",
    "location": {
      "column": "9",
      "line": "5373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439693@macro@SDIO_DCTRL_DTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN_Msk",
    "location": {
      "column": "9",
      "line": "5374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439793@macro@SDIO_DCTRL_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN",
    "location": {
      "column": "9",
      "line": "5375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439914@macro@SDIO_DCTRL_DTDIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR_Pos",
    "location": {
      "column": "9",
      "line": "5376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTDIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@439995@macro@SDIO_DCTRL_DTDIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR_Msk",
    "location": {
      "column": "9",
      "line": "5377",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTDIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440095@macro@SDIO_DCTRL_DTDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR",
    "location": {
      "column": "9",
      "line": "5378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440216@macro@SDIO_DCTRL_DTMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE_Pos",
    "location": {
      "column": "9",
      "line": "5379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440297@macro@SDIO_DCTRL_DTMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE_Msk",
    "location": {
      "column": "9",
      "line": "5380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440397@macro@SDIO_DCTRL_DTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE",
    "location": {
      "column": "9",
      "line": "5381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440518@macro@SDIO_DCTRL_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440599@macro@SDIO_DCTRL_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5383",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440699@macro@SDIO_DCTRL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN",
    "location": {
      "column": "9",
      "line": "5384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440822@macro@SDIO_DCTRL_DBLOCKSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_Pos",
    "location": {
      "column": "9",
      "line": "5386",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@440903@macro@SDIO_DCTRL_DBLOCKSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_Msk",
    "location": {
      "column": "9",
      "line": "5387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441003@macro@SDIO_DCTRL_DBLOCKSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE",
    "location": {
      "column": "9",
      "line": "5388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441129@macro@SDIO_DCTRL_DBLOCKSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_0",
    "location": {
      "column": "9",
      "line": "5389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441225@macro@SDIO_DCTRL_DBLOCKSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_1",
    "location": {
      "column": "9",
      "line": "5390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441321@macro@SDIO_DCTRL_DBLOCKSIZE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_2",
    "location": {
      "column": "9",
      "line": "5391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441417@macro@SDIO_DCTRL_DBLOCKSIZE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_3",
    "location": {
      "column": "9",
      "line": "5392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441515@macro@SDIO_DCTRL_RWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART_Pos",
    "location": {
      "column": "9",
      "line": "5394",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441596@macro@SDIO_DCTRL_RWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART_Msk",
    "location": {
      "column": "9",
      "line": "5395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441696@macro@SDIO_DCTRL_RWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART",
    "location": {
      "column": "9",
      "line": "5396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441807@macro@SDIO_DCTRL_RWSTOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP_Pos",
    "location": {
      "column": "9",
      "line": "5397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWSTOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441888@macro@SDIO_DCTRL_RWSTOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP_Msk",
    "location": {
      "column": "9",
      "line": "5398",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWSTOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@441988@macro@SDIO_DCTRL_RWSTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP",
    "location": {
      "column": "9",
      "line": "5399",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442099@macro@SDIO_DCTRL_RWMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD_Pos",
    "location": {
      "column": "9",
      "line": "5400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442180@macro@SDIO_DCTRL_RWMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD_Msk",
    "location": {
      "column": "9",
      "line": "5401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442280@macro@SDIO_DCTRL_RWMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD",
    "location": {
      "column": "9",
      "line": "5402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_RWMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442391@macro@SDIO_DCTRL_SDIOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN_Pos",
    "location": {
      "column": "9",
      "line": "5403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_SDIOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442472@macro@SDIO_DCTRL_SDIOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN_Msk",
    "location": {
      "column": "9",
      "line": "5404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_SDIOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442572@macro@SDIO_DCTRL_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN",
    "location": {
      "column": "9",
      "line": "5405",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCTRL_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442767@macro@SDIO_DCOUNT_DATACOUNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT_Pos",
    "location": {
      "column": "9",
      "line": "5408",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442848@macro@SDIO_DCOUNT_DATACOUNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT_Msk",
    "location": {
      "column": "9",
      "line": "5409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@442950@macro@SDIO_DCOUNT_DATACOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT",
    "location": {
      "column": "9",
      "line": "5410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443138@macro@SDIO_STA_CCRCFAIL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL_Pos",
    "location": {
      "column": "9",
      "line": "5413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CCRCFAIL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443219@macro@SDIO_STA_CCRCFAIL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL_Msk",
    "location": {
      "column": "9",
      "line": "5414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CCRCFAIL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443319@macro@SDIO_STA_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL",
    "location": {
      "column": "9",
      "line": "5415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443452@macro@SDIO_STA_DCRCFAIL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL_Pos",
    "location": {
      "column": "9",
      "line": "5416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DCRCFAIL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443533@macro@SDIO_STA_DCRCFAIL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL_Msk",
    "location": {
      "column": "9",
      "line": "5417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DCRCFAIL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443633@macro@SDIO_STA_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL",
    "location": {
      "column": "9",
      "line": "5418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443766@macro@SDIO_STA_CTIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CTIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443847@macro@SDIO_STA_CTIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CTIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@443947@macro@SDIO_STA_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT",
    "location": {
      "column": "9",
      "line": "5421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444080@macro@SDIO_STA_DTIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DTIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444161@macro@SDIO_STA_DTIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DTIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444261@macro@SDIO_STA_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT",
    "location": {
      "column": "9",
      "line": "5424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444394@macro@SDIO_STA_TXUNDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR_Pos",
    "location": {
      "column": "9",
      "line": "5425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXUNDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444475@macro@SDIO_STA_TXUNDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR_Msk",
    "location": {
      "column": "9",
      "line": "5426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXUNDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444575@macro@SDIO_STA_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR",
    "location": {
      "column": "9",
      "line": "5427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444708@macro@SDIO_STA_RXOVERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR_Pos",
    "location": {
      "column": "9",
      "line": "5428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXOVERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444789@macro@SDIO_STA_RXOVERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR_Msk",
    "location": {
      "column": "9",
      "line": "5429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXOVERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@444889@macro@SDIO_STA_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR",
    "location": {
      "column": "9",
      "line": "5430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445022@macro@SDIO_STA_CMDREND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND_Pos",
    "location": {
      "column": "9",
      "line": "5431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDREND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445103@macro@SDIO_STA_CMDREND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND_Msk",
    "location": {
      "column": "9",
      "line": "5432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDREND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445203@macro@SDIO_STA_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND",
    "location": {
      "column": "9",
      "line": "5433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445336@macro@SDIO_STA_CMDSENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT_Pos",
    "location": {
      "column": "9",
      "line": "5434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDSENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445417@macro@SDIO_STA_CMDSENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT_Msk",
    "location": {
      "column": "9",
      "line": "5435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDSENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445517@macro@SDIO_STA_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT",
    "location": {
      "column": "9",
      "line": "5436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445650@macro@SDIO_STA_DATAEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND_Pos",
    "location": {
      "column": "9",
      "line": "5437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DATAEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445731@macro@SDIO_STA_DATAEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND_Msk",
    "location": {
      "column": "9",
      "line": "5438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DATAEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445831@macro@SDIO_STA_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND",
    "location": {
      "column": "9",
      "line": "5439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@445964@macro@SDIO_STA_STBITERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR_Pos",
    "location": {
      "column": "9",
      "line": "5440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_STBITERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446045@macro@SDIO_STA_STBITERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR_Msk",
    "location": {
      "column": "9",
      "line": "5441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_STBITERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446145@macro@SDIO_STA_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR",
    "location": {
      "column": "9",
      "line": "5442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446292@macro@SDIO_STA_DBCKEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND_Pos",
    "location": {
      "column": "9",
      "line": "5443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DBCKEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446373@macro@SDIO_STA_DBCKEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND_Msk",
    "location": {
      "column": "9",
      "line": "5444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DBCKEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446473@macro@SDIO_STA_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND",
    "location": {
      "column": "9",
      "line": "5445",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446606@macro@SDIO_STA_CMDACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT_Pos",
    "location": {
      "column": "9",
      "line": "5446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446687@macro@SDIO_STA_CMDACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT_Msk",
    "location": {
      "column": "9",
      "line": "5447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446787@macro@SDIO_STA_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT",
    "location": {
      "column": "9",
      "line": "5448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@446920@macro@SDIO_STA_TXACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT_Pos",
    "location": {
      "column": "9",
      "line": "5449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447001@macro@SDIO_STA_TXACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT_Msk",
    "location": {
      "column": "9",
      "line": "5450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447101@macro@SDIO_STA_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT",
    "location": {
      "column": "9",
      "line": "5451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447234@macro@SDIO_STA_RXACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT_Pos",
    "location": {
      "column": "9",
      "line": "5452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447315@macro@SDIO_STA_RXACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT_Msk",
    "location": {
      "column": "9",
      "line": "5453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447415@macro@SDIO_STA_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT",
    "location": {
      "column": "9",
      "line": "5454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447548@macro@SDIO_STA_TXFIFOHE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE_Pos",
    "location": {
      "column": "9",
      "line": "5455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOHE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447629@macro@SDIO_STA_TXFIFOHE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE_Msk",
    "location": {
      "column": "9",
      "line": "5456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOHE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447729@macro@SDIO_STA_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE",
    "location": {
      "column": "9",
      "line": "5457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447888@macro@SDIO_STA_RXFIFOHF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF_Pos",
    "location": {
      "column": "9",
      "line": "5458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOHF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@447969@macro@SDIO_STA_RXFIFOHF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF_Msk",
    "location": {
      "column": "9",
      "line": "5459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOHF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448069@macro@SDIO_STA_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF",
    "location": {
      "column": "9",
      "line": "5460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448219@macro@SDIO_STA_TXFIFOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF_Pos",
    "location": {
      "column": "9",
      "line": "5461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448300@macro@SDIO_STA_TXFIFOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF_Msk",
    "location": {
      "column": "9",
      "line": "5462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448400@macro@SDIO_STA_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF",
    "location": {
      "column": "9",
      "line": "5463",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448533@macro@SDIO_STA_RXFIFOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF_Pos",
    "location": {
      "column": "9",
      "line": "5464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448614@macro@SDIO_STA_RXFIFOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF_Msk",
    "location": {
      "column": "9",
      "line": "5465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448714@macro@SDIO_STA_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF",
    "location": {
      "column": "9",
      "line": "5466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448847@macro@SDIO_STA_TXFIFOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE_Pos",
    "location": {
      "column": "9",
      "line": "5467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@448928@macro@SDIO_STA_TXFIFOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE_Msk",
    "location": {
      "column": "9",
      "line": "5468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449028@macro@SDIO_STA_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE",
    "location": {
      "column": "9",
      "line": "5469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449161@macro@SDIO_STA_RXFIFOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE_Pos",
    "location": {
      "column": "9",
      "line": "5470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449242@macro@SDIO_STA_RXFIFOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE_Msk",
    "location": {
      "column": "9",
      "line": "5471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449342@macro@SDIO_STA_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE",
    "location": {
      "column": "9",
      "line": "5472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449475@macro@SDIO_STA_TXDAVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL_Pos",
    "location": {
      "column": "9",
      "line": "5473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXDAVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449556@macro@SDIO_STA_TXDAVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL_Msk",
    "location": {
      "column": "9",
      "line": "5474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXDAVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449656@macro@SDIO_STA_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL",
    "location": {
      "column": "9",
      "line": "5475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449789@macro@SDIO_STA_RXDAVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL_Pos",
    "location": {
      "column": "9",
      "line": "5476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXDAVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449870@macro@SDIO_STA_RXDAVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL_Msk",
    "location": {
      "column": "9",
      "line": "5477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXDAVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@449970@macro@SDIO_STA_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL",
    "location": {
      "column": "9",
      "line": "5478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450103@macro@SDIO_STA_SDIOIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT_Pos",
    "location": {
      "column": "9",
      "line": "5479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_SDIOIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450184@macro@SDIO_STA_SDIOIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT_Msk",
    "location": {
      "column": "9",
      "line": "5480",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_SDIOIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450284@macro@SDIO_STA_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT",
    "location": {
      "column": "9",
      "line": "5481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450417@macro@SDIO_STA_CEATAEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND_Pos",
    "location": {
      "column": "9",
      "line": "5482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CEATAEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450498@macro@SDIO_STA_CEATAEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND_Msk",
    "location": {
      "column": "9",
      "line": "5483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CEATAEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450598@macro@SDIO_STA_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND",
    "location": {
      "column": "9",
      "line": "5484",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_STA_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450821@macro@SDIO_ICR_CCRCFAILC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC_Pos",
    "location": {
      "column": "9",
      "line": "5487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CCRCFAILC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@450902@macro@SDIO_ICR_CCRCFAILC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC_Msk",
    "location": {
      "column": "9",
      "line": "5488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CCRCFAILC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451002@macro@SDIO_ICR_CCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC",
    "location": {
      "column": "9",
      "line": "5489",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451113@macro@SDIO_ICR_DCRCFAILC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC_Pos",
    "location": {
      "column": "9",
      "line": "5490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DCRCFAILC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451194@macro@SDIO_ICR_DCRCFAILC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC_Msk",
    "location": {
      "column": "9",
      "line": "5491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DCRCFAILC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451294@macro@SDIO_ICR_DCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC",
    "location": {
      "column": "9",
      "line": "5492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451405@macro@SDIO_ICR_CTIMEOUTC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC_Pos",
    "location": {
      "column": "9",
      "line": "5493",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451486@macro@SDIO_ICR_CTIMEOUTC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC_Msk",
    "location": {
      "column": "9",
      "line": "5494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451586@macro@SDIO_ICR_CTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC",
    "location": {
      "column": "9",
      "line": "5495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451697@macro@SDIO_ICR_DTIMEOUTC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC_Pos",
    "location": {
      "column": "9",
      "line": "5496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451778@macro@SDIO_ICR_DTIMEOUTC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC_Msk",
    "location": {
      "column": "9",
      "line": "5497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451878@macro@SDIO_ICR_DTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC",
    "location": {
      "column": "9",
      "line": "5498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@451989@macro@SDIO_ICR_TXUNDERRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC_Pos",
    "location": {
      "column": "9",
      "line": "5499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_TXUNDERRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452070@macro@SDIO_ICR_TXUNDERRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC_Msk",
    "location": {
      "column": "9",
      "line": "5500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_TXUNDERRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452170@macro@SDIO_ICR_TXUNDERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC",
    "location": {
      "column": "9",
      "line": "5501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_TXUNDERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452281@macro@SDIO_ICR_RXOVERRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC_Pos",
    "location": {
      "column": "9",
      "line": "5502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_RXOVERRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452362@macro@SDIO_ICR_RXOVERRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC_Msk",
    "location": {
      "column": "9",
      "line": "5503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_RXOVERRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452462@macro@SDIO_ICR_RXOVERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC",
    "location": {
      "column": "9",
      "line": "5504",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_RXOVERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452573@macro@SDIO_ICR_CMDRENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC_Pos",
    "location": {
      "column": "9",
      "line": "5505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CMDRENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452654@macro@SDIO_ICR_CMDRENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC_Msk",
    "location": {
      "column": "9",
      "line": "5506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CMDRENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452754@macro@SDIO_ICR_CMDRENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC",
    "location": {
      "column": "9",
      "line": "5507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CMDRENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452865@macro@SDIO_ICR_CMDSENTC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC_Pos",
    "location": {
      "column": "9",
      "line": "5508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CMDSENTC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@452946@macro@SDIO_ICR_CMDSENTC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC_Msk",
    "location": {
      "column": "9",
      "line": "5509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CMDSENTC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453046@macro@SDIO_ICR_CMDSENTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC",
    "location": {
      "column": "9",
      "line": "5510",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CMDSENTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453157@macro@SDIO_ICR_DATAENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC_Pos",
    "location": {
      "column": "9",
      "line": "5511",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DATAENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453238@macro@SDIO_ICR_DATAENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC_Msk",
    "location": {
      "column": "9",
      "line": "5512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DATAENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453338@macro@SDIO_ICR_DATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC",
    "location": {
      "column": "9",
      "line": "5513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453449@macro@SDIO_ICR_STBITERRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC_Pos",
    "location": {
      "column": "9",
      "line": "5514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_STBITERRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453530@macro@SDIO_ICR_STBITERRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC_Msk",
    "location": {
      "column": "9",
      "line": "5515",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_STBITERRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453630@macro@SDIO_ICR_STBITERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC",
    "location": {
      "column": "9",
      "line": "5516",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_STBITERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453741@macro@SDIO_ICR_DBCKENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC_Pos",
    "location": {
      "column": "9",
      "line": "5517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DBCKENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453822@macro@SDIO_ICR_DBCKENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC_Msk",
    "location": {
      "column": "9",
      "line": "5518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DBCKENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@453922@macro@SDIO_ICR_DBCKENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC",
    "location": {
      "column": "9",
      "line": "5519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_DBCKENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454033@macro@SDIO_ICR_SDIOITC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC_Pos",
    "location": {
      "column": "9",
      "line": "5520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_SDIOITC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454114@macro@SDIO_ICR_SDIOITC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC_Msk",
    "location": {
      "column": "9",
      "line": "5521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_SDIOITC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454214@macro@SDIO_ICR_SDIOITC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC",
    "location": {
      "column": "9",
      "line": "5522",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_SDIOITC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454325@macro@SDIO_ICR_CEATAENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC_Pos",
    "location": {
      "column": "9",
      "line": "5523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CEATAENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454406@macro@SDIO_ICR_CEATAENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC_Msk",
    "location": {
      "column": "9",
      "line": "5524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CEATAENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454506@macro@SDIO_ICR_CEATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC",
    "location": {
      "column": "9",
      "line": "5525",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_ICR_CEATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454701@macro@SDIO_MASK_CCRCFAILIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE_Pos",
    "location": {
      "column": "9",
      "line": "5528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454782@macro@SDIO_MASK_CCRCFAILIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE_Msk",
    "location": {
      "column": "9",
      "line": "5529",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@454882@macro@SDIO_MASK_CCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE",
    "location": {
      "column": "9",
      "line": "5530",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455012@macro@SDIO_MASK_DCRCFAILIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE_Pos",
    "location": {
      "column": "9",
      "line": "5531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455093@macro@SDIO_MASK_DCRCFAILIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE_Msk",
    "location": {
      "column": "9",
      "line": "5532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455193@macro@SDIO_MASK_DCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE",
    "location": {
      "column": "9",
      "line": "5533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455323@macro@SDIO_MASK_CTIMEOUTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE_Pos",
    "location": {
      "column": "9",
      "line": "5534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455404@macro@SDIO_MASK_CTIMEOUTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE_Msk",
    "location": {
      "column": "9",
      "line": "5535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455504@macro@SDIO_MASK_CTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE",
    "location": {
      "column": "9",
      "line": "5536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455634@macro@SDIO_MASK_DTIMEOUTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE_Pos",
    "location": {
      "column": "9",
      "line": "5537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455715@macro@SDIO_MASK_DTIMEOUTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE_Msk",
    "location": {
      "column": "9",
      "line": "5538",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455815@macro@SDIO_MASK_DTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE",
    "location": {
      "column": "9",
      "line": "5539",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@455945@macro@SDIO_MASK_TXUNDERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456026@macro@SDIO_MASK_TXUNDERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456126@macro@SDIO_MASK_TXUNDERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE",
    "location": {
      "column": "9",
      "line": "5542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456256@macro@SDIO_MASK_RXOVERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXOVERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456337@macro@SDIO_MASK_RXOVERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5544",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXOVERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456437@macro@SDIO_MASK_RXOVERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE",
    "location": {
      "column": "9",
      "line": "5545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXOVERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456567@macro@SDIO_MASK_CMDRENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDRENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456648@macro@SDIO_MASK_CMDRENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDRENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456748@macro@SDIO_MASK_CMDRENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE",
    "location": {
      "column": "9",
      "line": "5548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDRENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456878@macro@SDIO_MASK_CMDSENTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE_Pos",
    "location": {
      "column": "9",
      "line": "5549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDSENTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@456959@macro@SDIO_MASK_CMDSENTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE_Msk",
    "location": {
      "column": "9",
      "line": "5550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDSENTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457059@macro@SDIO_MASK_CMDSENTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE",
    "location": {
      "column": "9",
      "line": "5551",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDSENTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457189@macro@SDIO_MASK_DATAENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DATAENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457270@macro@SDIO_MASK_DATAENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DATAENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457370@macro@SDIO_MASK_DATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE",
    "location": {
      "column": "9",
      "line": "5554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457500@macro@SDIO_MASK_STBITERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_STBITERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457581@macro@SDIO_MASK_STBITERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_STBITERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457681@macro@SDIO_MASK_STBITERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE",
    "location": {
      "column": "9",
      "line": "5557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_STBITERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457811@macro@SDIO_MASK_DBCKENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DBCKENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457892@macro@SDIO_MASK_DBCKENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DBCKENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@457992@macro@SDIO_MASK_DBCKENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE",
    "location": {
      "column": "9",
      "line": "5560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_DBCKENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458122@macro@SDIO_MASK_CMDACTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE_Pos",
    "location": {
      "column": "9",
      "line": "5561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDACTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458203@macro@SDIO_MASK_CMDACTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE_Msk",
    "location": {
      "column": "9",
      "line": "5562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDACTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458303@macro@SDIO_MASK_CMDACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE",
    "location": {
      "column": "9",
      "line": "5563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CMDACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458433@macro@SDIO_MASK_TXACTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE_Pos",
    "location": {
      "column": "9",
      "line": "5564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXACTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458514@macro@SDIO_MASK_TXACTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE_Msk",
    "location": {
      "column": "9",
      "line": "5565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXACTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458614@macro@SDIO_MASK_TXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE",
    "location": {
      "column": "9",
      "line": "5566",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458744@macro@SDIO_MASK_RXACTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE_Pos",
    "location": {
      "column": "9",
      "line": "5567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXACTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458825@macro@SDIO_MASK_RXACTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE_Msk",
    "location": {
      "column": "9",
      "line": "5568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXACTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@458925@macro@SDIO_MASK_RXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE",
    "location": {
      "column": "9",
      "line": "5569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459055@macro@SDIO_MASK_TXFIFOHEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE_Pos",
    "location": {
      "column": "9",
      "line": "5570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459136@macro@SDIO_MASK_TXFIFOHEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE_Msk",
    "location": {
      "column": "9",
      "line": "5571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459236@macro@SDIO_MASK_TXFIFOHEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE",
    "location": {
      "column": "9",
      "line": "5572",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459366@macro@SDIO_MASK_RXFIFOHFIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE_Pos",
    "location": {
      "column": "9",
      "line": "5573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459447@macro@SDIO_MASK_RXFIFOHFIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE_Msk",
    "location": {
      "column": "9",
      "line": "5574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459547@macro@SDIO_MASK_RXFIFOHFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE",
    "location": {
      "column": "9",
      "line": "5575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459677@macro@SDIO_MASK_TXFIFOFIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE_Pos",
    "location": {
      "column": "9",
      "line": "5576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459758@macro@SDIO_MASK_TXFIFOFIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE_Msk",
    "location": {
      "column": "9",
      "line": "5577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459858@macro@SDIO_MASK_TXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE",
    "location": {
      "column": "9",
      "line": "5578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@459988@macro@SDIO_MASK_RXFIFOFIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE_Pos",
    "location": {
      "column": "9",
      "line": "5579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460069@macro@SDIO_MASK_RXFIFOFIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE_Msk",
    "location": {
      "column": "9",
      "line": "5580",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460169@macro@SDIO_MASK_RXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE",
    "location": {
      "column": "9",
      "line": "5581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460299@macro@SDIO_MASK_TXFIFOEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE_Pos",
    "location": {
      "column": "9",
      "line": "5582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460380@macro@SDIO_MASK_TXFIFOEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE_Msk",
    "location": {
      "column": "9",
      "line": "5583",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460480@macro@SDIO_MASK_TXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE",
    "location": {
      "column": "9",
      "line": "5584",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460610@macro@SDIO_MASK_RXFIFOEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE_Pos",
    "location": {
      "column": "9",
      "line": "5585",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460691@macro@SDIO_MASK_RXFIFOEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE_Msk",
    "location": {
      "column": "9",
      "line": "5586",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460791@macro@SDIO_MASK_RXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE",
    "location": {
      "column": "9",
      "line": "5587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@460921@macro@SDIO_MASK_TXDAVLIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE_Pos",
    "location": {
      "column": "9",
      "line": "5588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXDAVLIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461002@macro@SDIO_MASK_TXDAVLIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE_Msk",
    "location": {
      "column": "9",
      "line": "5589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXDAVLIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461102@macro@SDIO_MASK_TXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE",
    "location": {
      "column": "9",
      "line": "5590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_TXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461232@macro@SDIO_MASK_RXDAVLIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE_Pos",
    "location": {
      "column": "9",
      "line": "5591",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXDAVLIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461313@macro@SDIO_MASK_RXDAVLIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE_Msk",
    "location": {
      "column": "9",
      "line": "5592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXDAVLIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461413@macro@SDIO_MASK_RXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE",
    "location": {
      "column": "9",
      "line": "5593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_RXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461543@macro@SDIO_MASK_SDIOITIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE_Pos",
    "location": {
      "column": "9",
      "line": "5594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_SDIOITIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461624@macro@SDIO_MASK_SDIOITIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE_Msk",
    "location": {
      "column": "9",
      "line": "5595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_SDIOITIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461724@macro@SDIO_MASK_SDIOITIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE",
    "location": {
      "column": "9",
      "line": "5596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_SDIOITIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461857@macro@SDIO_MASK_CEATAENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CEATAENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@461938@macro@SDIO_MASK_CEATAENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CEATAENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462038@macro@SDIO_MASK_CEATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE",
    "location": {
      "column": "9",
      "line": "5599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_MASK_CEATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462268@macro@SDIO_FIFOCNT_FIFOCOUNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT_Pos",
    "location": {
      "column": "9",
      "line": "5602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462349@macro@SDIO_FIFOCNT_FIFOCOUNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT_Msk",
    "location": {
      "column": "9",
      "line": "5603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462451@macro@SDIO_FIFOCNT_FIFOCOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT",
    "location": {
      "column": "9",
      "line": "5604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462687@macro@SDIO_FIFO_FIFODATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA_Pos",
    "location": {
      "column": "9",
      "line": "5607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_FIFO_FIFODATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462768@macro@SDIO_FIFO_FIFODATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA_Msk",
    "location": {
      "column": "9",
      "line": "5608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_FIFO_FIFODATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@462868@macro@SDIO_FIFO_FIFODATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA",
    "location": {
      "column": "9",
      "line": "5609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SDIO_FIFO_FIFODATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@463398@macro@SPI_I2S_FULLDUPLEX_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FULLDUPLEX_SUPPORT",
    "location": {
      "column": "9",
      "line": "5616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2S_FULLDUPLEX_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@463594@macro@SPI_CR1_CPHA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA_Pos",
    "location": {
      "column": "9",
      "line": "5619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CPHA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@463675@macro@SPI_CR1_CPHA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA_Msk",
    "location": {
      "column": "9",
      "line": "5620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CPHA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@463775@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "9",
      "line": "5621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@463879@macro@SPI_CR1_CPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL_Pos",
    "location": {
      "column": "9",
      "line": "5622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@463960@macro@SPI_CR1_CPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL_Msk",
    "location": {
      "column": "9",
      "line": "5623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464060@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "9",
      "line": "5624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464164@macro@SPI_CR1_MSTR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR_Pos",
    "location": {
      "column": "9",
      "line": "5625",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_MSTR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464245@macro@SPI_CR1_MSTR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR_Msk",
    "location": {
      "column": "9",
      "line": "5626",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_MSTR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464345@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "9",
      "line": "5627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464451@macro@SPI_CR1_BR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_Pos",
    "location": {
      "column": "9",
      "line": "5629",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464532@macro@SPI_CR1_BR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_Msk",
    "location": {
      "column": "9",
      "line": "5630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464632@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "9",
      "line": "5631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464752@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "9",
      "line": "5632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464852@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "9",
      "line": "5633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@464952@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "9",
      "line": "5634",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465054@macro@SPI_CR1_SPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE_Pos",
    "location": {
      "column": "9",
      "line": "5636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465135@macro@SPI_CR1_SPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE_Msk",
    "location": {
      "column": "9",
      "line": "5637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465235@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "9",
      "line": "5638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465358@macro@SPI_CR1_LSBFIRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST_Pos",
    "location": {
      "column": "9",
      "line": "5639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_LSBFIRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465439@macro@SPI_CR1_LSBFIRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST_Msk",
    "location": {
      "column": "9",
      "line": "5640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_LSBFIRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465539@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "9",
      "line": "5641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465662@macro@SPI_CR1_SSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI_Pos",
    "location": {
      "column": "9",
      "line": "5642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465743@macro@SPI_CR1_SSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI_Msk",
    "location": {
      "column": "9",
      "line": "5643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465843@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "9",
      "line": "5644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@465966@macro@SPI_CR1_SSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM_Pos",
    "location": {
      "column": "9",
      "line": "5645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466047@macro@SPI_CR1_SSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM_Msk",
    "location": {
      "column": "9",
      "line": "5646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466147@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "9",
      "line": "5647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466270@macro@SPI_CR1_RXONLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY_Pos",
    "location": {
      "column": "9",
      "line": "5648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_RXONLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466351@macro@SPI_CR1_RXONLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY_Msk",
    "location": {
      "column": "9",
      "line": "5649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_RXONLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466451@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "9",
      "line": "5650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466574@macro@SPI_CR1_DFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF_Pos",
    "location": {
      "column": "9",
      "line": "5651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_DFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466655@macro@SPI_CR1_DFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF_Msk",
    "location": {
      "column": "9",
      "line": "5652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_DFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466755@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "9",
      "line": "5653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466878@macro@SPI_CR1_CRCNEXT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT_Pos",
    "location": {
      "column": "9",
      "line": "5654",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CRCNEXT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@466959@macro@SPI_CR1_CRCNEXT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT_Msk",
    "location": {
      "column": "9",
      "line": "5655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CRCNEXT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467059@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "9",
      "line": "5656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467182@macro@SPI_CR1_CRCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN_Pos",
    "location": {
      "column": "9",
      "line": "5657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CRCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467263@macro@SPI_CR1_CRCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN_Msk",
    "location": {
      "column": "9",
      "line": "5658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CRCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467363@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "9",
      "line": "5659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467486@macro@SPI_CR1_BIDIOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE_Pos",
    "location": {
      "column": "9",
      "line": "5660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BIDIOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467567@macro@SPI_CR1_BIDIOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE_Msk",
    "location": {
      "column": "9",
      "line": "5661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BIDIOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467667@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "9",
      "line": "5662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467790@macro@SPI_CR1_BIDIMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE_Pos",
    "location": {
      "column": "9",
      "line": "5663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BIDIMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467871@macro@SPI_CR1_BIDIMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE_Msk",
    "location": {
      "column": "9",
      "line": "5664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BIDIMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@467971@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "9",
      "line": "5665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468178@macro@SPI_CR2_RXDMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_RXDMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468259@macro@SPI_CR2_RXDMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_RXDMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468359@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "9",
      "line": "5670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468483@macro@SPI_CR2_TXDMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_TXDMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468564@macro@SPI_CR2_TXDMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_TXDMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468664@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "9",
      "line": "5673",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468788@macro@SPI_CR2_SSOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE_Pos",
    "location": {
      "column": "9",
      "line": "5674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_SSOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468869@macro@SPI_CR2_SSOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE_Msk",
    "location": {
      "column": "9",
      "line": "5675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_SSOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@468969@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "9",
      "line": "5676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469093@macro@SPI_CR2_FRF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF_Pos",
    "location": {
      "column": "9",
      "line": "5677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_FRF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469174@macro@SPI_CR2_FRF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF_Msk",
    "location": {
      "column": "9",
      "line": "5678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_FRF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469274@macro@SPI_CR2_FRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF",
    "location": {
      "column": "9",
      "line": "5679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_FRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469398@macro@SPI_CR2_ERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5680",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_ERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469479@macro@SPI_CR2_ERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_ERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469579@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "9",
      "line": "5682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469703@macro@SPI_CR2_RXNEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE_Pos",
    "location": {
      "column": "9",
      "line": "5683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_RXNEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469784@macro@SPI_CR2_RXNEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE_Msk",
    "location": {
      "column": "9",
      "line": "5684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_RXNEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@469884@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "9",
      "line": "5685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470008@macro@SPI_CR2_TXEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE_Pos",
    "location": {
      "column": "9",
      "line": "5686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_TXEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470089@macro@SPI_CR2_TXEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE_Msk",
    "location": {
      "column": "9",
      "line": "5687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_TXEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470189@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "9",
      "line": "5688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470397@macro@SPI_SR_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "5691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470478@macro@SPI_SR_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "5692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470578@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "9",
      "line": "5693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470690@macro@SPI_SR_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE_Pos",
    "location": {
      "column": "9",
      "line": "5694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470771@macro@SPI_SR_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE_Msk",
    "location": {
      "column": "9",
      "line": "5695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470871@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "9",
      "line": "5696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@470983@macro@SPI_SR_CHSIDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE_Pos",
    "location": {
      "column": "9",
      "line": "5697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_CHSIDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471064@macro@SPI_SR_CHSIDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE_Msk",
    "location": {
      "column": "9",
      "line": "5698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_CHSIDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471164@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "9",
      "line": "5699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471276@macro@SPI_SR_UDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR_Pos",
    "location": {
      "column": "9",
      "line": "5700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_UDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471357@macro@SPI_SR_UDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR_Msk",
    "location": {
      "column": "9",
      "line": "5701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_UDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471457@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "9",
      "line": "5702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471569@macro@SPI_SR_CRCERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR_Pos",
    "location": {
      "column": "9",
      "line": "5703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_CRCERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471650@macro@SPI_SR_CRCERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR_Msk",
    "location": {
      "column": "9",
      "line": "5704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_CRCERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471750@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "9",
      "line": "5705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471862@macro@SPI_SR_MODF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF_Pos",
    "location": {
      "column": "9",
      "line": "5706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_MODF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@471943@macro@SPI_SR_MODF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF_Msk",
    "location": {
      "column": "9",
      "line": "5707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_MODF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472043@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "9",
      "line": "5708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472155@macro@SPI_SR_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR_Pos",
    "location": {
      "column": "9",
      "line": "5709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472236@macro@SPI_SR_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR_Msk",
    "location": {
      "column": "9",
      "line": "5710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472336@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "9",
      "line": "5711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472448@macro@SPI_SR_BSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY_Pos",
    "location": {
      "column": "9",
      "line": "5712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_BSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472529@macro@SPI_SR_BSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY_Msk",
    "location": {
      "column": "9",
      "line": "5713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_BSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472629@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "9",
      "line": "5714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472741@macro@SPI_SR_FRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_FRE_Pos",
    "location": {
      "column": "9",
      "line": "5715",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_FRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472822@macro@SPI_SR_FRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_FRE_Msk",
    "location": {
      "column": "9",
      "line": "5716",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_FRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@472922@macro@SPI_SR_FRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_FRE",
    "location": {
      "column": "9",
      "line": "5717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_SR_FRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473118@macro@SPI_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "5720",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473199@macro@SPI_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "5721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473299@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "9",
      "line": "5722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473494@macro@SPI_CRCPR_CRCPOLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY_Pos",
    "location": {
      "column": "9",
      "line": "5725",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473575@macro@SPI_CRCPR_CRCPOLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY_Msk",
    "location": {
      "column": "9",
      "line": "5726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473675@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "9",
      "line": "5727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473870@macro@SPI_RXCRCR_RXCRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC_Pos",
    "location": {
      "column": "9",
      "line": "5730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@473951@macro@SPI_RXCRCR_RXCRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC_Msk",
    "location": {
      "column": "9",
      "line": "5731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474051@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "9",
      "line": "5732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474246@macro@SPI_TXCRCR_TXCRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC_Pos",
    "location": {
      "column": "9",
      "line": "5735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474327@macro@SPI_TXCRCR_TXCRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC_Msk",
    "location": {
      "column": "9",
      "line": "5736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474427@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "9",
      "line": "5737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474622@macro@SPI_I2SCFGR_CHLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN_Pos",
    "location": {
      "column": "9",
      "line": "5740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_CHLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474703@macro@SPI_I2SCFGR_CHLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN_Msk",
    "location": {
      "column": "9",
      "line": "5741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_CHLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474803@macro@SPI_I2SCFGR_CHLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN",
    "location": {
      "column": "9",
      "line": "5742",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_CHLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@474942@macro@SPI_I2SCFGR_DATLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_Pos",
    "location": {
      "column": "9",
      "line": "5744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475023@macro@SPI_I2SCFGR_DATLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_Msk",
    "location": {
      "column": "9",
      "line": "5745",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475123@macro@SPI_I2SCFGR_DATLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN",
    "location": {
      "column": "9",
      "line": "5746",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475260@macro@SPI_I2SCFGR_DATLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_0",
    "location": {
      "column": "9",
      "line": "5747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475360@macro@SPI_I2SCFGR_DATLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_1",
    "location": {
      "column": "9",
      "line": "5748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475462@macro@SPI_I2SCFGR_CKPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL_Pos",
    "location": {
      "column": "9",
      "line": "5750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_CKPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475543@macro@SPI_I2SCFGR_CKPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL_Msk",
    "location": {
      "column": "9",
      "line": "5751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_CKPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475643@macro@SPI_I2SCFGR_CKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL",
    "location": {
      "column": "9",
      "line": "5752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_CKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475774@macro@SPI_I2SCFGR_I2SSTD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_Pos",
    "location": {
      "column": "9",
      "line": "5754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475855@macro@SPI_I2SCFGR_I2SSTD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_Msk",
    "location": {
      "column": "9",
      "line": "5755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@475955@macro@SPI_I2SCFGR_I2SSTD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD",
    "location": {
      "column": "9",
      "line": "5756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476084@macro@SPI_I2SCFGR_I2SSTD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_0",
    "location": {
      "column": "9",
      "line": "5757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476184@macro@SPI_I2SCFGR_I2SSTD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_1",
    "location": {
      "column": "9",
      "line": "5758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476286@macro@SPI_I2SCFGR_PCMSYNC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC_Pos",
    "location": {
      "column": "9",
      "line": "5760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476367@macro@SPI_I2SCFGR_PCMSYNC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC_Msk",
    "location": {
      "column": "9",
      "line": "5761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476467@macro@SPI_I2SCFGR_PCMSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC",
    "location": {
      "column": "9",
      "line": "5762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476598@macro@SPI_I2SCFGR_I2SCFG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_Pos",
    "location": {
      "column": "9",
      "line": "5764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476679@macro@SPI_I2SCFGR_I2SCFG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_Msk",
    "location": {
      "column": "9",
      "line": "5765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476779@macro@SPI_I2SCFGR_I2SCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG",
    "location": {
      "column": "9",
      "line": "5766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@476908@macro@SPI_I2SCFGR_I2SCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_0",
    "location": {
      "column": "9",
      "line": "5767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477008@macro@SPI_I2SCFGR_I2SCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_1",
    "location": {
      "column": "9",
      "line": "5768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477110@macro@SPI_I2SCFGR_I2SE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE_Pos",
    "location": {
      "column": "9",
      "line": "5770",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477191@macro@SPI_I2SCFGR_I2SE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE_Msk",
    "location": {
      "column": "9",
      "line": "5771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477291@macro@SPI_I2SCFGR_I2SE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE",
    "location": {
      "column": "9",
      "line": "5772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477397@macro@SPI_I2SCFGR_I2SMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD_Pos",
    "location": {
      "column": "9",
      "line": "5773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477478@macro@SPI_I2SCFGR_I2SMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD_Msk",
    "location": {
      "column": "9",
      "line": "5774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477578@macro@SPI_I2SCFGR_I2SMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD",
    "location": {
      "column": "9",
      "line": "5775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477768@macro@SPI_I2SPR_I2SDIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV_Pos",
    "location": {
      "column": "9",
      "line": "5778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_I2SDIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477849@macro@SPI_I2SPR_I2SDIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV_Msk",
    "location": {
      "column": "9",
      "line": "5779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_I2SDIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@477949@macro@SPI_I2SPR_I2SDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV",
    "location": {
      "column": "9",
      "line": "5780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_I2SDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@478065@macro@SPI_I2SPR_ODD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD_Pos",
    "location": {
      "column": "9",
      "line": "5781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_ODD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@478146@macro@SPI_I2SPR_ODD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD_Msk",
    "location": {
      "column": "9",
      "line": "5782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_ODD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@478246@macro@SPI_I2SPR_ODD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD",
    "location": {
      "column": "9",
      "line": "5783",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_ODD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@478362@macro@SPI_I2SPR_MCKOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE_Pos",
    "location": {
      "column": "9",
      "line": "5784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_MCKOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@478443@macro@SPI_I2SPR_MCKOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE_Msk",
    "location": {
      "column": "9",
      "line": "5785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_MCKOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@478543@macro@SPI_I2SPR_MCKOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE",
    "location": {
      "column": "9",
      "line": "5786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SPI_I2SPR_MCKOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479153@macro@SYSCFG_MEMRMP_MEM_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_Pos",
    "location": {
      "column": "9",
      "line": "5794",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479234@macro@SYSCFG_MEMRMP_MEM_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_Msk",
    "location": {
      "column": "9",
      "line": "5795",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479337@macro@SYSCFG_MEMRMP_MEM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE",
    "location": {
      "column": "9",
      "line": "5796",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479452@macro@SYSCFG_MEMRMP_MEM_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_0",
    "location": {
      "column": "9",
      "line": "5797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479555@macro@SYSCFG_MEMRMP_MEM_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_1",
    "location": {
      "column": "9",
      "line": "5798",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479740@macro@SYSCFG_PMC_ADC1DC2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2_Pos",
    "location": {
      "column": "9",
      "line": "5800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479821@macro@SYSCFG_PMC_ADC1DC2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2_Msk",
    "location": {
      "column": "9",
      "line": "5801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@479921@macro@SYSCFG_PMC_ADC1DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2",
    "location": {
      "column": "9",
      "line": "5802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480133@macro@SYSCFG_EXTICR1_EXTI0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_Pos",
    "location": {
      "column": "9",
      "line": "5805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480214@macro@SYSCFG_EXTICR1_EXTI0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_Msk",
    "location": {
      "column": "9",
      "line": "5806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480315@macro@SYSCFG_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "5807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480423@macro@SYSCFG_EXTICR1_EXTI1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_Pos",
    "location": {
      "column": "9",
      "line": "5808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480504@macro@SYSCFG_EXTICR1_EXTI1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_Msk",
    "location": {
      "column": "9",
      "line": "5809",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480605@macro@SYSCFG_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "5810",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480713@macro@SYSCFG_EXTICR1_EXTI2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_Pos",
    "location": {
      "column": "9",
      "line": "5811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480794@macro@SYSCFG_EXTICR1_EXTI2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_Msk",
    "location": {
      "column": "9",
      "line": "5812",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@480895@macro@SYSCFG_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "5813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481003@macro@SYSCFG_EXTICR1_EXTI3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_Pos",
    "location": {
      "column": "9",
      "line": "5814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481084@macro@SYSCFG_EXTICR1_EXTI3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_Msk",
    "location": {
      "column": "9",
      "line": "5815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481185@macro@SYSCFG_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "5816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481340@macro@SYSCFG_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "5820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481437@macro@SYSCFG_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "5821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481534@macro@SYSCFG_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "5822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481631@macro@SYSCFG_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "5823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481728@macro@SYSCFG_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "5824",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481825@macro@SYSCFG_EXTICR1_EXTI0_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PH",
    "location": {
      "column": "9",
      "line": "5825",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@481971@macro@SYSCFG_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "5830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482068@macro@SYSCFG_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "5831",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482165@macro@SYSCFG_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "5832",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482262@macro@SYSCFG_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "5833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482359@macro@SYSCFG_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "5834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482456@macro@SYSCFG_EXTICR1_EXTI1_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PH",
    "location": {
      "column": "9",
      "line": "5835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482602@macro@SYSCFG_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "5840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482699@macro@SYSCFG_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "5841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482796@macro@SYSCFG_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "5842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482893@macro@SYSCFG_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "5843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@482990@macro@SYSCFG_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "5844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483087@macro@SYSCFG_EXTICR1_EXTI2_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PH",
    "location": {
      "column": "9",
      "line": "5845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483233@macro@SYSCFG_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "5850",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483330@macro@SYSCFG_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "5851",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483427@macro@SYSCFG_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "5852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483524@macro@SYSCFG_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "5853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483621@macro@SYSCFG_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "5854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483718@macro@SYSCFG_EXTICR1_EXTI3_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PH",
    "location": {
      "column": "9",
      "line": "5855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483899@macro@SYSCFG_EXTICR2_EXTI4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_Pos",
    "location": {
      "column": "9",
      "line": "5858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@483980@macro@SYSCFG_EXTICR2_EXTI4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_Msk",
    "location": {
      "column": "9",
      "line": "5859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484081@macro@SYSCFG_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "5860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484189@macro@SYSCFG_EXTICR2_EXTI5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_Pos",
    "location": {
      "column": "9",
      "line": "5861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484270@macro@SYSCFG_EXTICR2_EXTI5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_Msk",
    "location": {
      "column": "9",
      "line": "5862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484371@macro@SYSCFG_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "5863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484479@macro@SYSCFG_EXTICR2_EXTI6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_Pos",
    "location": {
      "column": "9",
      "line": "5864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484560@macro@SYSCFG_EXTICR2_EXTI6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_Msk",
    "location": {
      "column": "9",
      "line": "5865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484661@macro@SYSCFG_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "5866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484769@macro@SYSCFG_EXTICR2_EXTI7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_Pos",
    "location": {
      "column": "9",
      "line": "5867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484850@macro@SYSCFG_EXTICR2_EXTI7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_Msk",
    "location": {
      "column": "9",
      "line": "5868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@484951@macro@SYSCFG_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "5869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485108@macro@SYSCFG_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "5874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485205@macro@SYSCFG_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "5875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485302@macro@SYSCFG_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "5876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485399@macro@SYSCFG_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "5877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485496@macro@SYSCFG_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "5878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485593@macro@SYSCFG_EXTICR2_EXTI4_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PH",
    "location": {
      "column": "9",
      "line": "5879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485739@macro@SYSCFG_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "5884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485836@macro@SYSCFG_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "5885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@485933@macro@SYSCFG_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "5886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486030@macro@SYSCFG_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "5887",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486127@macro@SYSCFG_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "5888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486224@macro@SYSCFG_EXTICR2_EXTI5_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PH",
    "location": {
      "column": "9",
      "line": "5889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486370@macro@SYSCFG_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "5894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486467@macro@SYSCFG_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "5895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486564@macro@SYSCFG_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "5896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486661@macro@SYSCFG_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "5897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486758@macro@SYSCFG_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "5898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@486855@macro@SYSCFG_EXTICR2_EXTI6_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PH",
    "location": {
      "column": "9",
      "line": "5899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487001@macro@SYSCFG_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "5904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487098@macro@SYSCFG_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "5905",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487195@macro@SYSCFG_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "5906",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487292@macro@SYSCFG_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "5907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487389@macro@SYSCFG_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "5908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487486@macro@SYSCFG_EXTICR2_EXTI7_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PH",
    "location": {
      "column": "9",
      "line": "5909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487667@macro@SYSCFG_EXTICR3_EXTI8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_Pos",
    "location": {
      "column": "9",
      "line": "5912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487748@macro@SYSCFG_EXTICR3_EXTI8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_Msk",
    "location": {
      "column": "9",
      "line": "5913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487849@macro@SYSCFG_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "5914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@487957@macro@SYSCFG_EXTICR3_EXTI9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_Pos",
    "location": {
      "column": "9",
      "line": "5915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488038@macro@SYSCFG_EXTICR3_EXTI9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_Msk",
    "location": {
      "column": "9",
      "line": "5916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488139@macro@SYSCFG_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "5917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488247@macro@SYSCFG_EXTICR3_EXTI10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_Pos",
    "location": {
      "column": "9",
      "line": "5918",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488328@macro@SYSCFG_EXTICR3_EXTI10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_Msk",
    "location": {
      "column": "9",
      "line": "5919",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488430@macro@SYSCFG_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "5920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488539@macro@SYSCFG_EXTICR3_EXTI11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_Pos",
    "location": {
      "column": "9",
      "line": "5921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488620@macro@SYSCFG_EXTICR3_EXTI11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_Msk",
    "location": {
      "column": "9",
      "line": "5922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488722@macro@SYSCFG_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "5923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488880@macro@SYSCFG_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "5928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@488977@macro@SYSCFG_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "5929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489074@macro@SYSCFG_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "5930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489171@macro@SYSCFG_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "5931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489268@macro@SYSCFG_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "5932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489365@macro@SYSCFG_EXTICR3_EXTI8_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PH",
    "location": {
      "column": "9",
      "line": "5933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489511@macro@SYSCFG_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "5938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489608@macro@SYSCFG_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "5939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489705@macro@SYSCFG_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "5940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489802@macro@SYSCFG_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "5941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489899@macro@SYSCFG_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "5942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@489996@macro@SYSCFG_EXTICR3_EXTI9_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PH",
    "location": {
      "column": "9",
      "line": "5943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490143@macro@SYSCFG_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "5948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490241@macro@SYSCFG_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "5949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490339@macro@SYSCFG_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "5950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490437@macro@SYSCFG_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "5951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490535@macro@SYSCFG_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "5952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490633@macro@SYSCFG_EXTICR3_EXTI10_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PH",
    "location": {
      "column": "9",
      "line": "5953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490781@macro@SYSCFG_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "5958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490879@macro@SYSCFG_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "5959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@490977@macro@SYSCFG_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "5960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491075@macro@SYSCFG_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "5961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491173@macro@SYSCFG_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "5962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491271@macro@SYSCFG_EXTICR3_EXTI11_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PH",
    "location": {
      "column": "9",
      "line": "5963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491453@macro@SYSCFG_EXTICR4_EXTI12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_Pos",
    "location": {
      "column": "9",
      "line": "5966",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491534@macro@SYSCFG_EXTICR4_EXTI12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_Msk",
    "location": {
      "column": "9",
      "line": "5967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491636@macro@SYSCFG_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "5968",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491745@macro@SYSCFG_EXTICR4_EXTI13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_Pos",
    "location": {
      "column": "9",
      "line": "5969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491826@macro@SYSCFG_EXTICR4_EXTI13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_Msk",
    "location": {
      "column": "9",
      "line": "5970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@491928@macro@SYSCFG_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "5971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492037@macro@SYSCFG_EXTICR4_EXTI14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_Pos",
    "location": {
      "column": "9",
      "line": "5972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492118@macro@SYSCFG_EXTICR4_EXTI14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_Msk",
    "location": {
      "column": "9",
      "line": "5973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492220@macro@SYSCFG_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "5974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492329@macro@SYSCFG_EXTICR4_EXTI15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_Pos",
    "location": {
      "column": "9",
      "line": "5975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492410@macro@SYSCFG_EXTICR4_EXTI15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_Msk",
    "location": {
      "column": "9",
      "line": "5976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492512@macro@SYSCFG_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "5977",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492671@macro@SYSCFG_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "5982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492769@macro@SYSCFG_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "5983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492867@macro@SYSCFG_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "5984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@492965@macro@SYSCFG_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "5985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493063@macro@SYSCFG_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "5986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493161@macro@SYSCFG_EXTICR4_EXTI12_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PH",
    "location": {
      "column": "9",
      "line": "5987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493309@macro@SYSCFG_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "5992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493407@macro@SYSCFG_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "5993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493505@macro@SYSCFG_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "5994",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493603@macro@SYSCFG_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "5995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493701@macro@SYSCFG_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "5996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493799@macro@SYSCFG_EXTICR4_EXTI13_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PH",
    "location": {
      "column": "9",
      "line": "5997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@493947@macro@SYSCFG_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "6002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494045@macro@SYSCFG_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "6003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494143@macro@SYSCFG_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "6004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494241@macro@SYSCFG_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "6005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494339@macro@SYSCFG_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "6006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494437@macro@SYSCFG_EXTICR4_EXTI14_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PH",
    "location": {
      "column": "9",
      "line": "6007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494585@macro@SYSCFG_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "6012",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494683@macro@SYSCFG_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "6013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494781@macro@SYSCFG_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "6014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494879@macro@SYSCFG_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "6015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@494977@macro@SYSCFG_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "6016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495075@macro@SYSCFG_EXTICR4_EXTI15_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PH",
    "location": {
      "column": "9",
      "line": "6017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495257@macro@SYSCFG_CMPCR_CMP_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD_Pos",
    "location": {
      "column": "9",
      "line": "6020",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495338@macro@SYSCFG_CMPCR_CMP_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD_Msk",
    "location": {
      "column": "9",
      "line": "6021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495438@macro@SYSCFG_CMPCR_CMP_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD",
    "location": {
      "column": "9",
      "line": "6022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495554@macro@SYSCFG_CMPCR_READY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY_Pos",
    "location": {
      "column": "9",
      "line": "6023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_CMPCR_READY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495635@macro@SYSCFG_CMPCR_READY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY_Msk",
    "location": {
      "column": "9",
      "line": "6024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_CMPCR_READY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@495735@macro@SYSCFG_CMPCR_READY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY",
    "location": {
      "column": "9",
      "line": "6025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "SYSCFG_CMPCR_READY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496345@macro@TIM_CR1_CEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN_Pos",
    "location": {
      "column": "9",
      "line": "6033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496426@macro@TIM_CR1_CEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN_Msk",
    "location": {
      "column": "9",
      "line": "6034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496526@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "9",
      "line": "6035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496635@macro@TIM_CR1_UDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS_Pos",
    "location": {
      "column": "9",
      "line": "6036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_UDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496716@macro@TIM_CR1_UDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS_Msk",
    "location": {
      "column": "9",
      "line": "6037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_UDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496816@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "9",
      "line": "6038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@496925@macro@TIM_CR1_URS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS_Pos",
    "location": {
      "column": "9",
      "line": "6039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_URS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497006@macro@TIM_CR1_URS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS_Msk",
    "location": {
      "column": "9",
      "line": "6040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_URS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497106@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "9",
      "line": "6041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497215@macro@TIM_CR1_OPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM_Pos",
    "location": {
      "column": "9",
      "line": "6042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_OPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497296@macro@TIM_CR1_OPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM_Msk",
    "location": {
      "column": "9",
      "line": "6043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_OPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497396@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "9",
      "line": "6044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497505@macro@TIM_CR1_DIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR_Pos",
    "location": {
      "column": "9",
      "line": "6045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_DIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497586@macro@TIM_CR1_DIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR_Msk",
    "location": {
      "column": "9",
      "line": "6046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_DIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497686@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "9",
      "line": "6047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497797@macro@TIM_CR1_CMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_Pos",
    "location": {
      "column": "9",
      "line": "6049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497878@macro@TIM_CR1_CMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_Msk",
    "location": {
      "column": "9",
      "line": "6050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@497978@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "9",
      "line": "6051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498111@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "9",
      "line": "6052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498207@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "9",
      "line": "6053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498305@macro@TIM_CR1_ARPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE_Pos",
    "location": {
      "column": "9",
      "line": "6055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_ARPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498386@macro@TIM_CR1_ARPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE_Msk",
    "location": {
      "column": "9",
      "line": "6056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_ARPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498486@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "9",
      "line": "6057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498606@macro@TIM_CR1_CKD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_Pos",
    "location": {
      "column": "9",
      "line": "6059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CKD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498687@macro@TIM_CR1_CKD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_Msk",
    "location": {
      "column": "9",
      "line": "6060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CKD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498787@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "9",
      "line": "6061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@498905@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "9",
      "line": "6062",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499001@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "9",
      "line": "6063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499181@macro@TIM_CR2_CCPC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC_Pos",
    "location": {
      "column": "9",
      "line": "6066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCPC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499262@macro@TIM_CR2_CCPC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC_Msk",
    "location": {
      "column": "9",
      "line": "6067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCPC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499362@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "9",
      "line": "6068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499490@macro@TIM_CR2_CCUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS_Pos",
    "location": {
      "column": "9",
      "line": "6069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499571@macro@TIM_CR2_CCUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS_Msk",
    "location": {
      "column": "9",
      "line": "6070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499671@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "9",
      "line": "6071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499799@macro@TIM_CR2_CCDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS_Pos",
    "location": {
      "column": "9",
      "line": "6072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499880@macro@TIM_CR2_CCDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS_Msk",
    "location": {
      "column": "9",
      "line": "6073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@499980@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "9",
      "line": "6074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500110@macro@TIM_CR2_MMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_Pos",
    "location": {
      "column": "9",
      "line": "6076",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_MMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500191@macro@TIM_CR2_MMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_Msk",
    "location": {
      "column": "9",
      "line": "6077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_MMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500291@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "9",
      "line": "6078",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500416@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "9",
      "line": "6079",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500512@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "9",
      "line": "6080",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500608@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "9",
      "line": "6081",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500706@macro@TIM_CR2_TI1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S_Pos",
    "location": {
      "column": "9",
      "line": "6083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_TI1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500787@macro@TIM_CR2_TI1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S_Msk",
    "location": {
      "column": "9",
      "line": "6084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_TI1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500887@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "9",
      "line": "6085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@500988@macro@TIM_CR2_OIS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1_Pos",
    "location": {
      "column": "9",
      "line": "6086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501069@macro@TIM_CR2_OIS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1_Msk",
    "location": {
      "column": "9",
      "line": "6087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501169@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "9",
      "line": "6088",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501290@macro@TIM_CR2_OIS1N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N_Pos",
    "location": {
      "column": "9",
      "line": "6089",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS1N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501371@macro@TIM_CR2_OIS1N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N_Msk",
    "location": {
      "column": "9",
      "line": "6090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS1N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501471@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "9",
      "line": "6091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501592@macro@TIM_CR2_OIS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2_Pos",
    "location": {
      "column": "9",
      "line": "6092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501673@macro@TIM_CR2_OIS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2_Msk",
    "location": {
      "column": "9",
      "line": "6093",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501773@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "9",
      "line": "6094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501894@macro@TIM_CR2_OIS2N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N_Pos",
    "location": {
      "column": "9",
      "line": "6095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS2N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@501975@macro@TIM_CR2_OIS2N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N_Msk",
    "location": {
      "column": "9",
      "line": "6096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS2N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502075@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "9",
      "line": "6097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502196@macro@TIM_CR2_OIS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3_Pos",
    "location": {
      "column": "9",
      "line": "6098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502277@macro@TIM_CR2_OIS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3_Msk",
    "location": {
      "column": "9",
      "line": "6099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502377@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "9",
      "line": "6100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502498@macro@TIM_CR2_OIS3N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N_Pos",
    "location": {
      "column": "9",
      "line": "6101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS3N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502579@macro@TIM_CR2_OIS3N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N_Msk",
    "location": {
      "column": "9",
      "line": "6102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS3N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502679@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "9",
      "line": "6103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502800@macro@TIM_CR2_OIS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4_Pos",
    "location": {
      "column": "9",
      "line": "6104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502881@macro@TIM_CR2_OIS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4_Msk",
    "location": {
      "column": "9",
      "line": "6105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@502981@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "9",
      "line": "6106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503186@macro@TIM_SMCR_SMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_Pos",
    "location": {
      "column": "9",
      "line": "6109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_SMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503267@macro@TIM_SMCR_SMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_Msk",
    "location": {
      "column": "9",
      "line": "6110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_SMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503367@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "9",
      "line": "6111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503494@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "9",
      "line": "6112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503590@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "9",
      "line": "6113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503686@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "9",
      "line": "6114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503784@macro@TIM_SMCR_TS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_Pos",
    "location": {
      "column": "9",
      "line": "6116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_TS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503865@macro@TIM_SMCR_TS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_Msk",
    "location": {
      "column": "9",
      "line": "6117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_TS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@503965@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "9",
      "line": "6118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504092@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "9",
      "line": "6119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504188@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "9",
      "line": "6120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504284@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "9",
      "line": "6121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504382@macro@TIM_SMCR_MSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM_Pos",
    "location": {
      "column": "9",
      "line": "6123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_MSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504463@macro@TIM_SMCR_MSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM_Msk",
    "location": {
      "column": "9",
      "line": "6124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_MSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504563@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "9",
      "line": "6125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504692@macro@TIM_SMCR_ETF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_Pos",
    "location": {
      "column": "9",
      "line": "6127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504773@macro@TIM_SMCR_ETF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_Msk",
    "location": {
      "column": "9",
      "line": "6128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@504873@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "9",
      "line": "6129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505000@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "9",
      "line": "6130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505096@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "9",
      "line": "6131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505192@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "9",
      "line": "6132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505288@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "9",
      "line": "6133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505386@macro@TIM_SMCR_ETPS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_Pos",
    "location": {
      "column": "9",
      "line": "6135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETPS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505467@macro@TIM_SMCR_ETPS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_Msk",
    "location": {
      "column": "9",
      "line": "6136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETPS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505567@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "9",
      "line": "6137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505698@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "9",
      "line": "6138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505794@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "9",
      "line": "6139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505892@macro@TIM_SMCR_ECE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE_Pos",
    "location": {
      "column": "9",
      "line": "6141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ECE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@505973@macro@TIM_SMCR_ECE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE_Msk",
    "location": {
      "column": "9",
      "line": "6142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ECE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506073@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "9",
      "line": "6143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506186@macro@TIM_SMCR_ETP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP_Pos",
    "location": {
      "column": "9",
      "line": "6144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506267@macro@TIM_SMCR_ETP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP_Msk",
    "location": {
      "column": "9",
      "line": "6145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506367@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "9",
      "line": "6146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506564@macro@TIM_DIER_UIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE_Pos",
    "location": {
      "column": "9",
      "line": "6149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_UIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506645@macro@TIM_DIER_UIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE_Msk",
    "location": {
      "column": "9",
      "line": "6150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_UIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506745@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "9",
      "line": "6151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506856@macro@TIM_DIER_CC1IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE_Pos",
    "location": {
      "column": "9",
      "line": "6152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC1IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@506937@macro@TIM_DIER_CC1IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE_Msk",
    "location": {
      "column": "9",
      "line": "6153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC1IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507037@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "9",
      "line": "6154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507161@macro@TIM_DIER_CC2IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE_Pos",
    "location": {
      "column": "9",
      "line": "6155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC2IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507242@macro@TIM_DIER_CC2IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE_Msk",
    "location": {
      "column": "9",
      "line": "6156",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC2IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507342@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "9",
      "line": "6157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507466@macro@TIM_DIER_CC3IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE_Pos",
    "location": {
      "column": "9",
      "line": "6158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC3IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507547@macro@TIM_DIER_CC3IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE_Msk",
    "location": {
      "column": "9",
      "line": "6159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC3IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507647@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "9",
      "line": "6160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507771@macro@TIM_DIER_CC4IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE_Pos",
    "location": {
      "column": "9",
      "line": "6161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC4IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507852@macro@TIM_DIER_CC4IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE_Msk",
    "location": {
      "column": "9",
      "line": "6162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC4IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@507952@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "9",
      "line": "6163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508076@macro@TIM_DIER_COMIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE_Pos",
    "location": {
      "column": "9",
      "line": "6164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_COMIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508157@macro@TIM_DIER_COMIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE_Msk",
    "location": {
      "column": "9",
      "line": "6165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_COMIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508257@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "9",
      "line": "6166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508381@macro@TIM_DIER_TIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE_Pos",
    "location": {
      "column": "9",
      "line": "6167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_TIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508462@macro@TIM_DIER_TIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE_Msk",
    "location": {
      "column": "9",
      "line": "6168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_TIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508562@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "9",
      "line": "6169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508686@macro@TIM_DIER_BIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE_Pos",
    "location": {
      "column": "9",
      "line": "6170",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_BIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508767@macro@TIM_DIER_BIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE_Msk",
    "location": {
      "column": "9",
      "line": "6171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_BIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508867@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "9",
      "line": "6172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@508991@macro@TIM_DIER_UDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE_Pos",
    "location": {
      "column": "9",
      "line": "6173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_UDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509072@macro@TIM_DIER_UDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE_Msk",
    "location": {
      "column": "9",
      "line": "6174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_UDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509172@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "9",
      "line": "6175",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509296@macro@TIM_DIER_CC1DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE_Pos",
    "location": {
      "column": "9",
      "line": "6176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC1DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509377@macro@TIM_DIER_CC1DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE_Msk",
    "location": {
      "column": "9",
      "line": "6177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC1DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509477@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "9",
      "line": "6178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509601@macro@TIM_DIER_CC2DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE_Pos",
    "location": {
      "column": "9",
      "line": "6179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC2DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509682@macro@TIM_DIER_CC2DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE_Msk",
    "location": {
      "column": "9",
      "line": "6180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC2DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509782@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "9",
      "line": "6181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509906@macro@TIM_DIER_CC3DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE_Pos",
    "location": {
      "column": "9",
      "line": "6182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC3DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@509987@macro@TIM_DIER_CC3DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE_Msk",
    "location": {
      "column": "9",
      "line": "6183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC3DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510087@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "9",
      "line": "6184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510211@macro@TIM_DIER_CC4DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE_Pos",
    "location": {
      "column": "9",
      "line": "6185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC4DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510292@macro@TIM_DIER_CC4DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE_Msk",
    "location": {
      "column": "9",
      "line": "6186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC4DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510392@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "9",
      "line": "6187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510516@macro@TIM_DIER_COMDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE_Pos",
    "location": {
      "column": "9",
      "line": "6188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_COMDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510597@macro@TIM_DIER_COMDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE_Msk",
    "location": {
      "column": "9",
      "line": "6189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_COMDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510697@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "9",
      "line": "6190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510821@macro@TIM_DIER_TDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE_Pos",
    "location": {
      "column": "9",
      "line": "6191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_TDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@510902@macro@TIM_DIER_TDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE_Msk",
    "location": {
      "column": "9",
      "line": "6192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_TDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511002@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "9",
      "line": "6193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511210@macro@TIM_SR_UIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF_Pos",
    "location": {
      "column": "9",
      "line": "6196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_UIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511291@macro@TIM_SR_UIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF_Msk",
    "location": {
      "column": "9",
      "line": "6197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_UIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511391@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "9",
      "line": "6198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511513@macro@TIM_SR_CC1IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF_Pos",
    "location": {
      "column": "9",
      "line": "6199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC1IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511594@macro@TIM_SR_CC1IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF_Msk",
    "location": {
      "column": "9",
      "line": "6200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC1IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511694@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "9",
      "line": "6201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511816@macro@TIM_SR_CC2IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF_Pos",
    "location": {
      "column": "9",
      "line": "6202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC2IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511897@macro@TIM_SR_CC2IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF_Msk",
    "location": {
      "column": "9",
      "line": "6203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC2IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@511997@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "9",
      "line": "6204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512119@macro@TIM_SR_CC3IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF_Pos",
    "location": {
      "column": "9",
      "line": "6205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC3IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512200@macro@TIM_SR_CC3IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF_Msk",
    "location": {
      "column": "9",
      "line": "6206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC3IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512300@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "9",
      "line": "6207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512422@macro@TIM_SR_CC4IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF_Pos",
    "location": {
      "column": "9",
      "line": "6208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC4IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512503@macro@TIM_SR_CC4IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF_Msk",
    "location": {
      "column": "9",
      "line": "6209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC4IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512603@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "9",
      "line": "6210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512725@macro@TIM_SR_COMIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF_Pos",
    "location": {
      "column": "9",
      "line": "6211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_COMIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512806@macro@TIM_SR_COMIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF_Msk",
    "location": {
      "column": "9",
      "line": "6212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_COMIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@512906@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "9",
      "line": "6213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513028@macro@TIM_SR_TIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF_Pos",
    "location": {
      "column": "9",
      "line": "6214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_TIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513109@macro@TIM_SR_TIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF_Msk",
    "location": {
      "column": "9",
      "line": "6215",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_TIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513209@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "9",
      "line": "6216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513331@macro@TIM_SR_BIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF_Pos",
    "location": {
      "column": "9",
      "line": "6217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_BIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513412@macro@TIM_SR_BIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF_Msk",
    "location": {
      "column": "9",
      "line": "6218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_BIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513512@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "9",
      "line": "6219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513634@macro@TIM_SR_CC1OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF_Pos",
    "location": {
      "column": "9",
      "line": "6220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC1OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513715@macro@TIM_SR_CC1OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF_Msk",
    "location": {
      "column": "9",
      "line": "6221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC1OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513815@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "9",
      "line": "6222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@513937@macro@TIM_SR_CC2OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF_Pos",
    "location": {
      "column": "9",
      "line": "6223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC2OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514018@macro@TIM_SR_CC2OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF_Msk",
    "location": {
      "column": "9",
      "line": "6224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC2OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514118@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "9",
      "line": "6225",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514240@macro@TIM_SR_CC3OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF_Pos",
    "location": {
      "column": "9",
      "line": "6226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC3OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514321@macro@TIM_SR_CC3OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF_Msk",
    "location": {
      "column": "9",
      "line": "6227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC3OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514421@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "9",
      "line": "6228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514543@macro@TIM_SR_CC4OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF_Pos",
    "location": {
      "column": "9",
      "line": "6229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC4OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514624@macro@TIM_SR_CC4OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF_Msk",
    "location": {
      "column": "9",
      "line": "6230",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC4OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514724@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "9",
      "line": "6231",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@514930@macro@TIM_EGR_UG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG_Pos",
    "location": {
      "column": "9",
      "line": "6234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_UG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515011@macro@TIM_EGR_UG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG_Msk",
    "location": {
      "column": "9",
      "line": "6235",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_UG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515111@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "9",
      "line": "6236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515240@macro@TIM_EGR_CC1G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G_Pos",
    "location": {
      "column": "9",
      "line": "6237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC1G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515321@macro@TIM_EGR_CC1G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G_Msk",
    "location": {
      "column": "9",
      "line": "6238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC1G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515421@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "9",
      "line": "6239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515550@macro@TIM_EGR_CC2G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G_Pos",
    "location": {
      "column": "9",
      "line": "6240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC2G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515631@macro@TIM_EGR_CC2G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G_Msk",
    "location": {
      "column": "9",
      "line": "6241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC2G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515731@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "9",
      "line": "6242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515860@macro@TIM_EGR_CC3G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G_Pos",
    "location": {
      "column": "9",
      "line": "6243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC3G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@515941@macro@TIM_EGR_CC3G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G_Msk",
    "location": {
      "column": "9",
      "line": "6244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC3G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516041@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "9",
      "line": "6245",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516170@macro@TIM_EGR_CC4G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G_Pos",
    "location": {
      "column": "9",
      "line": "6246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC4G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516251@macro@TIM_EGR_CC4G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G_Msk",
    "location": {
      "column": "9",
      "line": "6247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC4G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516351@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "9",
      "line": "6248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516480@macro@TIM_EGR_COMG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG_Pos",
    "location": {
      "column": "9",
      "line": "6249",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_COMG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516561@macro@TIM_EGR_COMG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG_Msk",
    "location": {
      "column": "9",
      "line": "6250",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_COMG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516661@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "9",
      "line": "6251",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516790@macro@TIM_EGR_TG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG_Pos",
    "location": {
      "column": "9",
      "line": "6252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_TG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516871@macro@TIM_EGR_TG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG_Msk",
    "location": {
      "column": "9",
      "line": "6253",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_TG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@516971@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "9",
      "line": "6254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517100@macro@TIM_EGR_BG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG_Pos",
    "location": {
      "column": "9",
      "line": "6255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_BG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517181@macro@TIM_EGR_BG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG_Msk",
    "location": {
      "column": "9",
      "line": "6256",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_BG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517281@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "9",
      "line": "6257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517494@macro@TIM_CCMR1_CC1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_Pos",
    "location": {
      "column": "9",
      "line": "6260",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517575@macro@TIM_CCMR1_CC1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_Msk",
    "location": {
      "column": "9",
      "line": "6261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517675@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "9",
      "line": "6262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517807@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "9",
      "line": "6263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@517903@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "9",
      "line": "6264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518001@macro@TIM_CCMR1_OC1FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE_Pos",
    "location": {
      "column": "9",
      "line": "6266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518082@macro@TIM_CCMR1_OC1FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE_Msk",
    "location": {
      "column": "9",
      "line": "6267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518182@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "9",
      "line": "6268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518314@macro@TIM_CCMR1_OC1PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE_Pos",
    "location": {
      "column": "9",
      "line": "6269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518395@macro@TIM_CCMR1_OC1PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE_Msk",
    "location": {
      "column": "9",
      "line": "6270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518495@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "9",
      "line": "6271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518629@macro@TIM_CCMR1_OC1M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_Pos",
    "location": {
      "column": "9",
      "line": "6273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518710@macro@TIM_CCMR1_OC1M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_Msk",
    "location": {
      "column": "9",
      "line": "6274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518810@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "9",
      "line": "6275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@518942@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "9",
      "line": "6276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519038@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "9",
      "line": "6277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519134@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "9",
      "line": "6278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519232@macro@TIM_CCMR1_OC1CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE_Pos",
    "location": {
      "column": "9",
      "line": "6280",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519313@macro@TIM_CCMR1_OC1CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE_Msk",
    "location": {
      "column": "9",
      "line": "6281",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519413@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "9",
      "line": "6282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519547@macro@TIM_CCMR1_CC2S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_Pos",
    "location": {
      "column": "9",
      "line": "6284",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC2S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519628@macro@TIM_CCMR1_CC2S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_Msk",
    "location": {
      "column": "9",
      "line": "6285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC2S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519728@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "9",
      "line": "6286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519860@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "9",
      "line": "6287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@519956@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "9",
      "line": "6288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520054@macro@TIM_CCMR1_OC2FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE_Pos",
    "location": {
      "column": "9",
      "line": "6290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520135@macro@TIM_CCMR1_OC2FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE_Msk",
    "location": {
      "column": "9",
      "line": "6291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520235@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "9",
      "line": "6292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520367@macro@TIM_CCMR1_OC2PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE_Pos",
    "location": {
      "column": "9",
      "line": "6293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520448@macro@TIM_CCMR1_OC2PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE_Msk",
    "location": {
      "column": "9",
      "line": "6294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520548@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "9",
      "line": "6295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520682@macro@TIM_CCMR1_OC2M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_Pos",
    "location": {
      "column": "9",
      "line": "6297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520763@macro@TIM_CCMR1_OC2M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_Msk",
    "location": {
      "column": "9",
      "line": "6298",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520863@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "9",
      "line": "6299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@520995@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "9",
      "line": "6300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521091@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "9",
      "line": "6301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521187@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "9",
      "line": "6302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521285@macro@TIM_CCMR1_OC2CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE_Pos",
    "location": {
      "column": "9",
      "line": "6304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521366@macro@TIM_CCMR1_OC2CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE_Msk",
    "location": {
      "column": "9",
      "line": "6305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521466@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "9",
      "line": "6306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521669@macro@TIM_CCMR1_IC1PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_Pos",
    "location": {
      "column": "9",
      "line": "6310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521750@macro@TIM_CCMR1_IC1PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_Msk",
    "location": {
      "column": "9",
      "line": "6311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521850@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "9",
      "line": "6312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@521982@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "9",
      "line": "6313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522078@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "9",
      "line": "6314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522176@macro@TIM_CCMR1_IC1F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_Pos",
    "location": {
      "column": "9",
      "line": "6316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522257@macro@TIM_CCMR1_IC1F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_Msk",
    "location": {
      "column": "9",
      "line": "6317",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522357@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "9",
      "line": "6318",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522489@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "9",
      "line": "6319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522585@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "9",
      "line": "6320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522681@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "9",
      "line": "6321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522777@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "9",
      "line": "6322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522875@macro@TIM_CCMR1_IC2PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_Pos",
    "location": {
      "column": "9",
      "line": "6324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@522956@macro@TIM_CCMR1_IC2PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_Msk",
    "location": {
      "column": "9",
      "line": "6325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523056@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "9",
      "line": "6326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523189@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "9",
      "line": "6327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523285@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "9",
      "line": "6328",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523383@macro@TIM_CCMR1_IC2F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_Pos",
    "location": {
      "column": "9",
      "line": "6330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523464@macro@TIM_CCMR1_IC2F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_Msk",
    "location": {
      "column": "9",
      "line": "6331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523564@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "9",
      "line": "6332",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523697@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "9",
      "line": "6333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523793@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "9",
      "line": "6334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523889@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "9",
      "line": "6335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@523985@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "9",
      "line": "6336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524165@macro@TIM_CCMR2_CC3S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_Pos",
    "location": {
      "column": "9",
      "line": "6339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC3S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524246@macro@TIM_CCMR2_CC3S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_Msk",
    "location": {
      "column": "9",
      "line": "6340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC3S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524346@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "9",
      "line": "6341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524479@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "9",
      "line": "6342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524575@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "9",
      "line": "6343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524673@macro@TIM_CCMR2_OC3FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE_Pos",
    "location": {
      "column": "9",
      "line": "6345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524754@macro@TIM_CCMR2_OC3FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE_Msk",
    "location": {
      "column": "9",
      "line": "6346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524854@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "9",
      "line": "6347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@524980@macro@TIM_CCMR2_OC3PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE_Pos",
    "location": {
      "column": "9",
      "line": "6348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525061@macro@TIM_CCMR2_OC3PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE_Msk",
    "location": {
      "column": "9",
      "line": "6349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525161@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "9",
      "line": "6350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525289@macro@TIM_CCMR2_OC3M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_Pos",
    "location": {
      "column": "9",
      "line": "6352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525370@macro@TIM_CCMR2_OC3M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_Msk",
    "location": {
      "column": "9",
      "line": "6353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525470@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "9",
      "line": "6354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525596@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "9",
      "line": "6355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525692@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "9",
      "line": "6356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525788@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "9",
      "line": "6357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525886@macro@TIM_CCMR2_OC3CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE_Pos",
    "location": {
      "column": "9",
      "line": "6359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@525967@macro@TIM_CCMR2_OC3CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE_Msk",
    "location": {
      "column": "9",
      "line": "6360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526067@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "9",
      "line": "6361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526186@macro@TIM_CCMR2_CC4S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_Pos",
    "location": {
      "column": "9",
      "line": "6363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC4S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526267@macro@TIM_CCMR2_CC4S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_Msk",
    "location": {
      "column": "9",
      "line": "6364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC4S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526367@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "9",
      "line": "6365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526499@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "9",
      "line": "6366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526595@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "9",
      "line": "6367",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526693@macro@TIM_CCMR2_OC4FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE_Pos",
    "location": {
      "column": "9",
      "line": "6369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526774@macro@TIM_CCMR2_OC4FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE_Msk",
    "location": {
      "column": "9",
      "line": "6370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526874@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "9",
      "line": "6371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@526993@macro@TIM_CCMR2_OC4PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE_Pos",
    "location": {
      "column": "9",
      "line": "6372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527074@macro@TIM_CCMR2_OC4PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE_Msk",
    "location": {
      "column": "9",
      "line": "6373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527174@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "9",
      "line": "6374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527295@macro@TIM_CCMR2_OC4M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_Pos",
    "location": {
      "column": "9",
      "line": "6376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527376@macro@TIM_CCMR2_OC4M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_Msk",
    "location": {
      "column": "9",
      "line": "6377",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527476@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "9",
      "line": "6378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527602@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "9",
      "line": "6379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527698@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "9",
      "line": "6380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527794@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "9",
      "line": "6381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527892@macro@TIM_CCMR2_OC4CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE_Pos",
    "location": {
      "column": "9",
      "line": "6383",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@527973@macro@TIM_CCMR2_OC4CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE_Msk",
    "location": {
      "column": "9",
      "line": "6384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528073@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "9",
      "line": "6385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528276@macro@TIM_CCMR2_IC3PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_Pos",
    "location": {
      "column": "9",
      "line": "6389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528357@macro@TIM_CCMR2_IC3PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_Msk",
    "location": {
      "column": "9",
      "line": "6390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528457@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "9",
      "line": "6391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528589@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "9",
      "line": "6392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528685@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "9",
      "line": "6393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528783@macro@TIM_CCMR2_IC3F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_Pos",
    "location": {
      "column": "9",
      "line": "6395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528864@macro@TIM_CCMR2_IC3F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_Msk",
    "location": {
      "column": "9",
      "line": "6396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@528964@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "9",
      "line": "6397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529091@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "9",
      "line": "6398",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529187@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "9",
      "line": "6399",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529283@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "9",
      "line": "6400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529379@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "9",
      "line": "6401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529477@macro@TIM_CCMR2_IC4PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_Pos",
    "location": {
      "column": "9",
      "line": "6403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529558@macro@TIM_CCMR2_IC4PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_Msk",
    "location": {
      "column": "9",
      "line": "6404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529658@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "9",
      "line": "6405",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529790@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "9",
      "line": "6406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529886@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "9",
      "line": "6407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@529984@macro@TIM_CCMR2_IC4F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_Pos",
    "location": {
      "column": "9",
      "line": "6409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530065@macro@TIM_CCMR2_IC4F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_Msk",
    "location": {
      "column": "9",
      "line": "6410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530165@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "9",
      "line": "6411",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530292@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "9",
      "line": "6412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530388@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "9",
      "line": "6413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530484@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "9",
      "line": "6414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530580@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "9",
      "line": "6415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530760@macro@TIM_CCER_CC1E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E_Pos",
    "location": {
      "column": "9",
      "line": "6418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530841@macro@TIM_CCER_CC1E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E_Msk",
    "location": {
      "column": "9",
      "line": "6419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@530941@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "9",
      "line": "6420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531076@macro@TIM_CCER_CC1P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P_Pos",
    "location": {
      "column": "9",
      "line": "6421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531157@macro@TIM_CCER_CC1P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P_Msk",
    "location": {
      "column": "9",
      "line": "6422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531257@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "9",
      "line": "6423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531392@macro@TIM_CCER_CC1NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE_Pos",
    "location": {
      "column": "9",
      "line": "6424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531473@macro@TIM_CCER_CC1NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE_Msk",
    "location": {
      "column": "9",
      "line": "6425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531573@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "9",
      "line": "6426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531708@macro@TIM_CCER_CC1NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP_Pos",
    "location": {
      "column": "9",
      "line": "6427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531789@macro@TIM_CCER_CC1NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP_Msk",
    "location": {
      "column": "9",
      "line": "6428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@531889@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "9",
      "line": "6429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532024@macro@TIM_CCER_CC2E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E_Pos",
    "location": {
      "column": "9",
      "line": "6430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532105@macro@TIM_CCER_CC2E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E_Msk",
    "location": {
      "column": "9",
      "line": "6431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532205@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "9",
      "line": "6432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532340@macro@TIM_CCER_CC2P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P_Pos",
    "location": {
      "column": "9",
      "line": "6433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532421@macro@TIM_CCER_CC2P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P_Msk",
    "location": {
      "column": "9",
      "line": "6434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532521@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "9",
      "line": "6435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532656@macro@TIM_CCER_CC2NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE_Pos",
    "location": {
      "column": "9",
      "line": "6436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532737@macro@TIM_CCER_CC2NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE_Msk",
    "location": {
      "column": "9",
      "line": "6437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532837@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "9",
      "line": "6438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@532972@macro@TIM_CCER_CC2NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP_Pos",
    "location": {
      "column": "9",
      "line": "6439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533053@macro@TIM_CCER_CC2NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP_Msk",
    "location": {
      "column": "9",
      "line": "6440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533153@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "9",
      "line": "6441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533288@macro@TIM_CCER_CC3E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E_Pos",
    "location": {
      "column": "9",
      "line": "6442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533369@macro@TIM_CCER_CC3E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E_Msk",
    "location": {
      "column": "9",
      "line": "6443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533469@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "9",
      "line": "6444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533604@macro@TIM_CCER_CC3P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P_Pos",
    "location": {
      "column": "9",
      "line": "6445",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533685@macro@TIM_CCER_CC3P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P_Msk",
    "location": {
      "column": "9",
      "line": "6446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533785@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "9",
      "line": "6447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@533920@macro@TIM_CCER_CC3NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE_Pos",
    "location": {
      "column": "9",
      "line": "6448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534001@macro@TIM_CCER_CC3NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE_Msk",
    "location": {
      "column": "9",
      "line": "6449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534101@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "9",
      "line": "6450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534236@macro@TIM_CCER_CC3NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP_Pos",
    "location": {
      "column": "9",
      "line": "6451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534317@macro@TIM_CCER_CC3NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP_Msk",
    "location": {
      "column": "9",
      "line": "6452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534417@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "9",
      "line": "6453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534552@macro@TIM_CCER_CC4E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E_Pos",
    "location": {
      "column": "9",
      "line": "6454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534633@macro@TIM_CCER_CC4E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E_Msk",
    "location": {
      "column": "9",
      "line": "6455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534733@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "9",
      "line": "6456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534868@macro@TIM_CCER_CC4P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P_Pos",
    "location": {
      "column": "9",
      "line": "6457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@534949@macro@TIM_CCER_CC4P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P_Msk",
    "location": {
      "column": "9",
      "line": "6458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535049@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "9",
      "line": "6459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535184@macro@TIM_CCER_CC4NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP_Pos",
    "location": {
      "column": "9",
      "line": "6460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535265@macro@TIM_CCER_CC4NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP_Msk",
    "location": {
      "column": "9",
      "line": "6461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535365@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "9",
      "line": "6462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535584@macro@TIM_CNT_CNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT_Pos",
    "location": {
      "column": "9",
      "line": "6465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CNT_CNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535669@macro@TIM_CNT_CNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT_Msk",
    "location": {
      "column": "9",
      "line": "6466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CNT_CNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535773@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "9",
      "line": "6467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@535973@macro@TIM_PSC_PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC_Pos",
    "location": {
      "column": "9",
      "line": "6470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_PSC_PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536054@macro@TIM_PSC_PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC_Msk",
    "location": {
      "column": "9",
      "line": "6471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_PSC_PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536154@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "9",
      "line": "6472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536350@macro@TIM_ARR_ARR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR_Pos",
    "location": {
      "column": "9",
      "line": "6475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_ARR_ARR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536431@macro@TIM_ARR_ARR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR_Msk",
    "location": {
      "column": "9",
      "line": "6476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_ARR_ARR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536531@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "9",
      "line": "6477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536727@macro@TIM_RCR_REP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP_Pos",
    "location": {
      "column": "9",
      "line": "6480",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_RCR_REP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536808@macro@TIM_RCR_REP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP_Msk",
    "location": {
      "column": "9",
      "line": "6481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_RCR_REP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@536908@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "9",
      "line": "6482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537104@macro@TIM_CCR1_CCR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1_Pos",
    "location": {
      "column": "9",
      "line": "6485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR1_CCR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537185@macro@TIM_CCR1_CCR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1_Msk",
    "location": {
      "column": "9",
      "line": "6486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR1_CCR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537285@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "9",
      "line": "6487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537481@macro@TIM_CCR2_CCR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2_Pos",
    "location": {
      "column": "9",
      "line": "6490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR2_CCR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537562@macro@TIM_CCR2_CCR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2_Msk",
    "location": {
      "column": "9",
      "line": "6491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR2_CCR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537662@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "9",
      "line": "6492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537858@macro@TIM_CCR3_CCR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3_Pos",
    "location": {
      "column": "9",
      "line": "6495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR3_CCR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@537939@macro@TIM_CCR3_CCR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3_Msk",
    "location": {
      "column": "9",
      "line": "6496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR3_CCR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538039@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "9",
      "line": "6497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538235@macro@TIM_CCR4_CCR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4_Pos",
    "location": {
      "column": "9",
      "line": "6500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR4_CCR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538316@macro@TIM_CCR4_CCR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4_Msk",
    "location": {
      "column": "9",
      "line": "6501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR4_CCR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538416@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "9",
      "line": "6502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538612@macro@TIM_BDTR_DTG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_Pos",
    "location": {
      "column": "9",
      "line": "6505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538693@macro@TIM_BDTR_DTG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_Msk",
    "location": {
      "column": "9",
      "line": "6506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538793@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "9",
      "line": "6507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@538923@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "9",
      "line": "6508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539019@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "9",
      "line": "6509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539115@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "9",
      "line": "6510",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539211@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "9",
      "line": "6511",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539307@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "9",
      "line": "6512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539403@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "9",
      "line": "6513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539499@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "9",
      "line": "6514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539595@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "9",
      "line": "6515",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539693@macro@TIM_BDTR_LOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_Pos",
    "location": {
      "column": "9",
      "line": "6517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_LOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539774@macro@TIM_BDTR_LOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_Msk",
    "location": {
      "column": "9",
      "line": "6518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_LOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539874@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "9",
      "line": "6519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@539997@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "9",
      "line": "6520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540093@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "9",
      "line": "6521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540191@macro@TIM_BDTR_OSSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI_Pos",
    "location": {
      "column": "9",
      "line": "6523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_OSSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540272@macro@TIM_BDTR_OSSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI_Msk",
    "location": {
      "column": "9",
      "line": "6524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_OSSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540372@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "9",
      "line": "6525",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540493@macro@TIM_BDTR_OSSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR_Pos",
    "location": {
      "column": "9",
      "line": "6526",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_OSSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540574@macro@TIM_BDTR_OSSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR_Msk",
    "location": {
      "column": "9",
      "line": "6527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_OSSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540674@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "9",
      "line": "6528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540795@macro@TIM_BDTR_BKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE_Pos",
    "location": {
      "column": "9",
      "line": "6529",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_BKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540876@macro@TIM_BDTR_BKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE_Msk",
    "location": {
      "column": "9",
      "line": "6530",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_BKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@540976@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "9",
      "line": "6531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541097@macro@TIM_BDTR_BKP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP_Pos",
    "location": {
      "column": "9",
      "line": "6532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_BKP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541178@macro@TIM_BDTR_BKP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP_Msk",
    "location": {
      "column": "9",
      "line": "6533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_BKP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541278@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "9",
      "line": "6534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541399@macro@TIM_BDTR_AOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE_Pos",
    "location": {
      "column": "9",
      "line": "6535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_AOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541480@macro@TIM_BDTR_AOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE_Msk",
    "location": {
      "column": "9",
      "line": "6536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_AOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541580@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "9",
      "line": "6537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541701@macro@TIM_BDTR_MOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE_Pos",
    "location": {
      "column": "9",
      "line": "6538",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_MOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541782@macro@TIM_BDTR_MOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE_Msk",
    "location": {
      "column": "9",
      "line": "6539",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_MOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@541882@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "9",
      "line": "6540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542087@macro@TIM_DCR_DBA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_Pos",
    "location": {
      "column": "9",
      "line": "6543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542168@macro@TIM_DCR_DBA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_Msk",
    "location": {
      "column": "9",
      "line": "6544",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542268@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "9",
      "line": "6545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542388@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "9",
      "line": "6546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542484@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "9",
      "line": "6547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542580@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "9",
      "line": "6548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542676@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "9",
      "line": "6549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542772@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "9",
      "line": "6550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542870@macro@TIM_DCR_DBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_Pos",
    "location": {
      "column": "9",
      "line": "6552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@542951@macro@TIM_DCR_DBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_Msk",
    "location": {
      "column": "9",
      "line": "6553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543051@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "9",
      "line": "6554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543171@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "9",
      "line": "6555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543267@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "9",
      "line": "6556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543363@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "9",
      "line": "6557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543459@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "9",
      "line": "6558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543555@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "9",
      "line": "6559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543735@macro@TIM_DMAR_DMAB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB_Pos",
    "location": {
      "column": "9",
      "line": "6562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DMAR_DMAB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543816@macro@TIM_DMAR_DMAB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB_Msk",
    "location": {
      "column": "9",
      "line": "6563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DMAR_DMAB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@543916@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "9",
      "line": "6564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544138@macro@TIM_OR_TI1_RMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_Pos",
    "location": {
      "column": "9",
      "line": "6567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI1_RMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544220@macro@TIM_OR_TI1_RMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_Msk",
    "location": {
      "column": "9",
      "line": "6568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI1_RMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544320@macro@TIM_OR_TI1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP",
    "location": {
      "column": "9",
      "line": "6569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544456@macro@TIM_OR_TI1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_0",
    "location": {
      "column": "9",
      "line": "6570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544556@macro@TIM_OR_TI1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_1",
    "location": {
      "column": "9",
      "line": "6571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544658@macro@TIM_OR_TI4_RMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_Pos",
    "location": {
      "column": "9",
      "line": "6573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI4_RMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544739@macro@TIM_OR_TI4_RMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_Msk",
    "location": {
      "column": "9",
      "line": "6574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI4_RMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544839@macro@TIM_OR_TI4_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP",
    "location": {
      "column": "9",
      "line": "6575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI4_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@544977@macro@TIM_OR_TI4_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_0",
    "location": {
      "column": "9",
      "line": "6576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI4_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@545073@macro@TIM_OR_TI4_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_1",
    "location": {
      "column": "9",
      "line": "6577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_TI4_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@545169@macro@TIM_OR_ITR1_RMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_Pos",
    "location": {
      "column": "9",
      "line": "6578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@545250@macro@TIM_OR_ITR1_RMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_Msk",
    "location": {
      "column": "9",
      "line": "6579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@545350@macro@TIM_OR_ITR1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP",
    "location": {
      "column": "9",
      "line": "6580",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_ITR1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@545488@macro@TIM_OR_ITR1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_0",
    "location": {
      "column": "9",
      "line": "6581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@545584@macro@TIM_OR_ITR1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_1",
    "location": {
      "column": "9",
      "line": "6582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546176@macro@USART_SR_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE_Pos",
    "location": {
      "column": "9",
      "line": "6591",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546257@macro@USART_SR_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE_Msk",
    "location": {
      "column": "9",
      "line": "6592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546357@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "9",
      "line": "6593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546473@macro@USART_SR_FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE_Pos",
    "location": {
      "column": "9",
      "line": "6594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546554@macro@USART_SR_FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE_Msk",
    "location": {
      "column": "9",
      "line": "6595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546654@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "9",
      "line": "6596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546770@macro@USART_SR_NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE_Pos",
    "location": {
      "column": "9",
      "line": "6597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546851@macro@USART_SR_NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE_Msk",
    "location": {
      "column": "9",
      "line": "6598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@546951@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "9",
      "line": "6599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547067@macro@USART_SR_ORE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE_Pos",
    "location": {
      "column": "9",
      "line": "6600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_ORE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547148@macro@USART_SR_ORE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE_Msk",
    "location": {
      "column": "9",
      "line": "6601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_ORE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547248@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "9",
      "line": "6602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547364@macro@USART_SR_IDLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE_Pos",
    "location": {
      "column": "9",
      "line": "6603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_IDLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547445@macro@USART_SR_IDLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE_Msk",
    "location": {
      "column": "9",
      "line": "6604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_IDLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547545@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "9",
      "line": "6605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547661@macro@USART_SR_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "6606",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547742@macro@USART_SR_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "6607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547842@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "9",
      "line": "6608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@547958@macro@USART_SR_TC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC_Pos",
    "location": {
      "column": "9",
      "line": "6609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_TC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548039@macro@USART_SR_TC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC_Msk",
    "location": {
      "column": "9",
      "line": "6610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_TC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548139@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "9",
      "line": "6611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548255@macro@USART_SR_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE_Pos",
    "location": {
      "column": "9",
      "line": "6612",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548336@macro@USART_SR_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE_Msk",
    "location": {
      "column": "9",
      "line": "6613",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548436@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "9",
      "line": "6614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548552@macro@USART_SR_LBD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD_Pos",
    "location": {
      "column": "9",
      "line": "6615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_LBD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548633@macro@USART_SR_LBD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD_Msk",
    "location": {
      "column": "9",
      "line": "6616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_LBD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548733@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "9",
      "line": "6617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548849@macro@USART_SR_CTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS_Pos",
    "location": {
      "column": "9",
      "line": "6618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_CTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@548930@macro@USART_SR_CTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS_Msk",
    "location": {
      "column": "9",
      "line": "6619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_CTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549030@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "9",
      "line": "6620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549230@macro@USART_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "6623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549311@macro@USART_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "6624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549411@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "9",
      "line": "6625",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549593@macro@USART_BRR_DIV_Fraction_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction_Pos",
    "location": {
      "column": "9",
      "line": "6628",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_BRR_DIV_Fraction_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549674@macro@USART_BRR_DIV_Fraction_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction_Msk",
    "location": {
      "column": "9",
      "line": "6629",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_BRR_DIV_Fraction_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549774@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "9",
      "line": "6630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549882@macro@USART_BRR_DIV_Mantissa_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa_Pos",
    "location": {
      "column": "9",
      "line": "6631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@549963@macro@USART_BRR_DIV_Mantissa_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa_Msk",
    "location": {
      "column": "9",
      "line": "6632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550063@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "9",
      "line": "6633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550255@macro@USART_CR1_SBK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK_Pos",
    "location": {
      "column": "9",
      "line": "6636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_SBK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550336@macro@USART_CR1_SBK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK_Msk",
    "location": {
      "column": "9",
      "line": "6637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_SBK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550436@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "9",
      "line": "6638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550562@macro@USART_CR1_RWU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU_Pos",
    "location": {
      "column": "9",
      "line": "6639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RWU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550643@macro@USART_CR1_RWU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU_Msk",
    "location": {
      "column": "9",
      "line": "6640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RWU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550743@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "9",
      "line": "6641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550869@macro@USART_CR1_RE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE_Pos",
    "location": {
      "column": "9",
      "line": "6642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@550950@macro@USART_CR1_RE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE_Msk",
    "location": {
      "column": "9",
      "line": "6643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551050@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "9",
      "line": "6644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551176@macro@USART_CR1_TE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE_Pos",
    "location": {
      "column": "9",
      "line": "6645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551257@macro@USART_CR1_TE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE_Msk",
    "location": {
      "column": "9",
      "line": "6646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551357@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "9",
      "line": "6647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551483@macro@USART_CR1_IDLEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE_Pos",
    "location": {
      "column": "9",
      "line": "6648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_IDLEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551564@macro@USART_CR1_IDLEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE_Msk",
    "location": {
      "column": "9",
      "line": "6649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_IDLEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551664@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "9",
      "line": "6650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551790@macro@USART_CR1_RXNEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE_Pos",
    "location": {
      "column": "9",
      "line": "6651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RXNEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551871@macro@USART_CR1_RXNEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE_Msk",
    "location": {
      "column": "9",
      "line": "6652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RXNEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@551971@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "9",
      "line": "6653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552097@macro@USART_CR1_TCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE_Pos",
    "location": {
      "column": "9",
      "line": "6654",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552178@macro@USART_CR1_TCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE_Msk",
    "location": {
      "column": "9",
      "line": "6655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552278@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "9",
      "line": "6656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552404@macro@USART_CR1_TXEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE_Pos",
    "location": {
      "column": "9",
      "line": "6657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TXEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552485@macro@USART_CR1_TXEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE_Msk",
    "location": {
      "column": "9",
      "line": "6658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TXEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552585@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "9",
      "line": "6659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552711@macro@USART_CR1_PEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE_Pos",
    "location": {
      "column": "9",
      "line": "6660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552792@macro@USART_CR1_PEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE_Msk",
    "location": {
      "column": "9",
      "line": "6661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@552892@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "9",
      "line": "6662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553018@macro@USART_CR1_PS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS_Pos",
    "location": {
      "column": "9",
      "line": "6663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553099@macro@USART_CR1_PS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS_Msk",
    "location": {
      "column": "9",
      "line": "6664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553199@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "9",
      "line": "6665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553325@macro@USART_CR1_PCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE_Pos",
    "location": {
      "column": "9",
      "line": "6666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553406@macro@USART_CR1_PCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE_Msk",
    "location": {
      "column": "9",
      "line": "6667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553506@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "9",
      "line": "6668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553632@macro@USART_CR1_WAKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE_Pos",
    "location": {
      "column": "9",
      "line": "6669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_WAKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553713@macro@USART_CR1_WAKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE_Msk",
    "location": {
      "column": "9",
      "line": "6670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_WAKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553813@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "9",
      "line": "6671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@553939@macro@USART_CR1_M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M_Pos",
    "location": {
      "column": "9",
      "line": "6672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554020@macro@USART_CR1_M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M_Msk",
    "location": {
      "column": "9",
      "line": "6673",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554120@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "9",
      "line": "6674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554246@macro@USART_CR1_UE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE_Pos",
    "location": {
      "column": "9",
      "line": "6675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_UE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554327@macro@USART_CR1_UE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE_Msk",
    "location": {
      "column": "9",
      "line": "6676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_UE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554427@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "9",
      "line": "6677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554553@macro@USART_CR1_OVER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8_Pos",
    "location": {
      "column": "9",
      "line": "6678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_OVER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554634@macro@USART_CR1_OVER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8_Msk",
    "location": {
      "column": "9",
      "line": "6679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_OVER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554734@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "9",
      "line": "6680",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@554944@macro@USART_CR2_ADD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD_Pos",
    "location": {
      "column": "9",
      "line": "6683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_ADD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555025@macro@USART_CR2_ADD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD_Msk",
    "location": {
      "column": "9",
      "line": "6684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_ADD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555125@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "9",
      "line": "6685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555249@macro@USART_CR2_LBDL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL_Pos",
    "location": {
      "column": "9",
      "line": "6686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBDL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555330@macro@USART_CR2_LBDL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL_Msk",
    "location": {
      "column": "9",
      "line": "6687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBDL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555430@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "9",
      "line": "6688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555554@macro@USART_CR2_LBDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE_Pos",
    "location": {
      "column": "9",
      "line": "6689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555635@macro@USART_CR2_LBDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE_Msk",
    "location": {
      "column": "9",
      "line": "6690",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555735@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "9",
      "line": "6691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555859@macro@USART_CR2_LBCL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL_Pos",
    "location": {
      "column": "9",
      "line": "6692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBCL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@555940@macro@USART_CR2_LBCL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL_Msk",
    "location": {
      "column": "9",
      "line": "6693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBCL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556040@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "9",
      "line": "6694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556164@macro@USART_CR2_CPHA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA_Pos",
    "location": {
      "column": "9",
      "line": "6695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CPHA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556245@macro@USART_CR2_CPHA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA_Msk",
    "location": {
      "column": "9",
      "line": "6696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CPHA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556345@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "9",
      "line": "6697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556469@macro@USART_CR2_CPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL_Pos",
    "location": {
      "column": "9",
      "line": "6698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556550@macro@USART_CR2_CPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL_Msk",
    "location": {
      "column": "9",
      "line": "6699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556650@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "9",
      "line": "6700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556774@macro@USART_CR2_CLKEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN_Pos",
    "location": {
      "column": "9",
      "line": "6701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CLKEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556855@macro@USART_CR2_CLKEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN_Msk",
    "location": {
      "column": "9",
      "line": "6702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CLKEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@556955@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "9",
      "line": "6703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557081@macro@USART_CR2_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557162@macro@USART_CR2_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557262@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "9",
      "line": "6707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557376@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "9",
      "line": "6708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557472@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "9",
      "line": "6709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557570@macro@USART_CR2_LINEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN_Pos",
    "location": {
      "column": "9",
      "line": "6711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LINEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557651@macro@USART_CR2_LINEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN_Msk",
    "location": {
      "column": "9",
      "line": "6712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LINEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557751@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "9",
      "line": "6713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@557938@macro@USART_CR3_EIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE_Pos",
    "location": {
      "column": "9",
      "line": "6716",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_EIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558019@macro@USART_CR3_EIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE_Msk",
    "location": {
      "column": "9",
      "line": "6717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_EIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558119@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "9",
      "line": "6718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558234@macro@USART_CR3_IREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN_Pos",
    "location": {
      "column": "9",
      "line": "6719",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_IREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558315@macro@USART_CR3_IREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN_Msk",
    "location": {
      "column": "9",
      "line": "6720",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_IREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558415@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "9",
      "line": "6721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558530@macro@USART_CR3_IRLP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP_Pos",
    "location": {
      "column": "9",
      "line": "6722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_IRLP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558611@macro@USART_CR3_IRLP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP_Msk",
    "location": {
      "column": "9",
      "line": "6723",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_IRLP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558711@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "9",
      "line": "6724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558826@macro@USART_CR3_HDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL_Pos",
    "location": {
      "column": "9",
      "line": "6725",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_HDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@558907@macro@USART_CR3_HDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL_Msk",
    "location": {
      "column": "9",
      "line": "6726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_HDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559007@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "9",
      "line": "6727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559122@macro@USART_CR3_NACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK_Pos",
    "location": {
      "column": "9",
      "line": "6728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_NACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559203@macro@USART_CR3_NACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK_Msk",
    "location": {
      "column": "9",
      "line": "6729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_NACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559303@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "9",
      "line": "6730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559418@macro@USART_CR3_SCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN_Pos",
    "location": {
      "column": "9",
      "line": "6731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_SCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559499@macro@USART_CR3_SCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN_Msk",
    "location": {
      "column": "9",
      "line": "6732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_SCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559599@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "9",
      "line": "6733",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559714@macro@USART_CR3_DMAR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR_Pos",
    "location": {
      "column": "9",
      "line": "6734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_DMAR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559795@macro@USART_CR3_DMAR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR_Msk",
    "location": {
      "column": "9",
      "line": "6735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_DMAR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@559895@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "9",
      "line": "6736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560010@macro@USART_CR3_DMAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT_Pos",
    "location": {
      "column": "9",
      "line": "6737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_DMAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560091@macro@USART_CR3_DMAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT_Msk",
    "location": {
      "column": "9",
      "line": "6738",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_DMAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560191@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "9",
      "line": "6739",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560306@macro@USART_CR3_RTSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE_Pos",
    "location": {
      "column": "9",
      "line": "6740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_RTSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560387@macro@USART_CR3_RTSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE_Msk",
    "location": {
      "column": "9",
      "line": "6741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_RTSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560487@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "9",
      "line": "6742",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560602@macro@USART_CR3_CTSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE_Pos",
    "location": {
      "column": "9",
      "line": "6743",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_CTSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560683@macro@USART_CR3_CTSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE_Msk",
    "location": {
      "column": "9",
      "line": "6744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_CTSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560783@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "9",
      "line": "6745",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560898@macro@USART_CR3_CTSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE_Pos",
    "location": {
      "column": "9",
      "line": "6746",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_CTSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@560979@macro@USART_CR3_CTSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE_Msk",
    "location": {
      "column": "9",
      "line": "6747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_CTSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561079@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "9",
      "line": "6748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561194@macro@USART_CR3_ONEBIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT_Pos",
    "location": {
      "column": "9",
      "line": "6749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_ONEBIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561275@macro@USART_CR3_ONEBIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT_Msk",
    "location": {
      "column": "9",
      "line": "6750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_ONEBIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561375@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "9",
      "line": "6751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561574@macro@USART_GTPR_PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_Pos",
    "location": {
      "column": "9",
      "line": "6754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561655@macro@USART_GTPR_PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_Msk",
    "location": {
      "column": "9",
      "line": "6755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561755@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "9",
      "line": "6756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561874@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "9",
      "line": "6757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@561970@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "9",
      "line": "6758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562066@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "9",
      "line": "6759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562162@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "9",
      "line": "6760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562258@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "9",
      "line": "6761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562354@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "9",
      "line": "6762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562450@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "9",
      "line": "6763",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562546@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "9",
      "line": "6764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562644@macro@USART_GTPR_GT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT_Pos",
    "location": {
      "column": "9",
      "line": "6766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_GT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562725@macro@USART_GTPR_GT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT_Msk",
    "location": {
      "column": "9",
      "line": "6767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_GT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@562825@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "9",
      "line": "6768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@563423@macro@WWDG_CR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_Pos",
    "location": {
      "column": "9",
      "line": "6776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@563504@macro@WWDG_CR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_Msk",
    "location": {
      "column": "9",
      "line": "6777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@563604@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "9",
      "line": "6778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@563732@macro@WWDG_CR_T_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_0",
    "location": {
      "column": "9",
      "line": "6779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@563826@macro@WWDG_CR_T_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_1",
    "location": {
      "column": "9",
      "line": "6780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@563920@macro@WWDG_CR_T_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_2",
    "location": {
      "column": "9",
      "line": "6781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564014@macro@WWDG_CR_T_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_3",
    "location": {
      "column": "9",
      "line": "6782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564108@macro@WWDG_CR_T_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_4",
    "location": {
      "column": "9",
      "line": "6783",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564202@macro@WWDG_CR_T_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_5",
    "location": {
      "column": "9",
      "line": "6784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564296@macro@WWDG_CR_T_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_6",
    "location": {
      "column": "9",
      "line": "6785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564413@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "6787",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564471@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "6788",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564529@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "6789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564587@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "6790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564645@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "6791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564703@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "6792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564761@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "6793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564820@macro@WWDG_CR_WDGA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA_Pos",
    "location": {
      "column": "9",
      "line": "6795",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_WDGA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@564901@macro@WWDG_CR_WDGA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA_Msk",
    "location": {
      "column": "9",
      "line": "6796",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_WDGA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565001@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "9",
      "line": "6797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565187@macro@WWDG_CFR_W_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_Pos",
    "location": {
      "column": "9",
      "line": "6800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565268@macro@WWDG_CFR_W_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_Msk",
    "location": {
      "column": "9",
      "line": "6801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565368@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "9",
      "line": "6802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565488@macro@WWDG_CFR_W_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_0",
    "location": {
      "column": "9",
      "line": "6803",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565584@macro@WWDG_CFR_W_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_1",
    "location": {
      "column": "9",
      "line": "6804",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565680@macro@WWDG_CFR_W_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_2",
    "location": {
      "column": "9",
      "line": "6805",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565776@macro@WWDG_CFR_W_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_3",
    "location": {
      "column": "9",
      "line": "6806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565872@macro@WWDG_CFR_W_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_4",
    "location": {
      "column": "9",
      "line": "6807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@565968@macro@WWDG_CFR_W_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_5",
    "location": {
      "column": "9",
      "line": "6808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566064@macro@WWDG_CFR_W_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_6",
    "location": {
      "column": "9",
      "line": "6809",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566183@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "6811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566242@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "6812",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566301@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "6813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566360@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "6814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566419@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "6815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566478@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "6816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566537@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "6817",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566597@macro@WWDG_CFR_WDGTB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_Pos",
    "location": {
      "column": "9",
      "line": "6819",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566678@macro@WWDG_CFR_WDGTB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_Msk",
    "location": {
      "column": "9",
      "line": "6820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566778@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "9",
      "line": "6821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566894@macro@WWDG_CFR_WDGTB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_0",
    "location": {
      "column": "9",
      "line": "6822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@566990@macro@WWDG_CFR_WDGTB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_1",
    "location": {
      "column": "9",
      "line": "6823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567109@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "6825",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567172@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "6826",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567236@macro@WWDG_CFR_EWI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI_Pos",
    "location": {
      "column": "9",
      "line": "6828",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_EWI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567317@macro@WWDG_CFR_EWI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI_Msk",
    "location": {
      "column": "9",
      "line": "6829",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_EWI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567417@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "9",
      "line": "6830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567611@macro@WWDG_SR_EWIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF_Pos",
    "location": {
      "column": "9",
      "line": "6833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_SR_EWIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567692@macro@WWDG_SR_EWIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF_Msk",
    "location": {
      "column": "9",
      "line": "6834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_SR_EWIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@567792@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "9",
      "line": "6835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@568403@macro@DBGMCU_IDCODE_DEV_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID_Pos",
    "location": {
      "column": "9",
      "line": "6844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@568484@macro@DBGMCU_IDCODE_DEV_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID_Msk",
    "location": {
      "column": "9",
      "line": "6845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@568595@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "9",
      "line": "6846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@568676@macro@DBGMCU_IDCODE_REV_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_Pos",
    "location": {
      "column": "9",
      "line": "6847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@568757@macro@DBGMCU_IDCODE_REV_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_Msk",
    "location": {
      "column": "9",
      "line": "6848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@568869@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "9",
      "line": "6849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569034@macro@DBGMCU_CR_DBG_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "6852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569115@macro@DBGMCU_CR_DBG_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "6853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569223@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "9",
      "line": "6854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569304@macro@DBGMCU_CR_DBG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569385@macro@DBGMCU_CR_DBG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6856",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569492@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "9",
      "line": "6857",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569573@macro@DBGMCU_CR_DBG_STANDBY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY_Pos",
    "location": {
      "column": "9",
      "line": "6858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569654@macro@DBGMCU_CR_DBG_STANDBY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY_Msk",
    "location": {
      "column": "9",
      "line": "6859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569764@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "9",
      "line": "6860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569845@macro@DBGMCU_CR_TRACE_IOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN_Pos",
    "location": {
      "column": "9",
      "line": "6861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@569926@macro@DBGMCU_CR_TRACE_IOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN_Msk",
    "location": {
      "column": "9",
      "line": "6862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570035@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "9",
      "line": "6863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570118@macro@DBGMCU_CR_TRACE_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_Pos",
    "location": {
      "column": "9",
      "line": "6865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570199@macro@DBGMCU_CR_TRACE_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_Msk",
    "location": {
      "column": "9",
      "line": "6866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570308@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "9",
      "line": "6867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570389@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "9",
      "line": "6868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570498@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "9",
      "line": "6869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570691@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570772@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570889@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "location": {
      "column": "9",
      "line": "6874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@570977@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571058@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571175@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "location": {
      "column": "9",
      "line": "6877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571263@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571344@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571461@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "location": {
      "column": "9",
      "line": "6880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571549@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571630@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6882",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571747@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "location": {
      "column": "9",
      "line": "6883",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571835@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@571916@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572032@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "location": {
      "column": "9",
      "line": "6886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572119@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6887",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572200@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572317@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "location": {
      "column": "9",
      "line": "6889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572405@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572486@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572603@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "location": {
      "column": "9",
      "line": "6892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572691@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "6893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572772@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "6894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572898@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "6895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@572995@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "6896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573076@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "6897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573202@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "6898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573299@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "6899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573380@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "6900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573506@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "6901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573670@macro@DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "location": {
      "column": "10",
      "line": "6903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573832@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6906",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@573913@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574030@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "location": {
      "column": "9",
      "line": "6908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574118@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574199@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6910",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574316@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "location": {
      "column": "9",
      "line": "6911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574404@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574485@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574603@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "location": {
      "column": "9",
      "line": "6914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574692@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574773@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@574891@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "location": {
      "column": "9",
      "line": "6917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@575474@macro@USB_OTG_GOTGCTL_SRQSCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQSCS_Pos",
    "location": {
      "column": "9",
      "line": "6925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQSCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@575555@macro@USB_OTG_GOTGCTL_SRQSCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQSCS_Msk",
    "location": {
      "column": "9",
      "line": "6926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQSCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@575662@macro@USB_OTG_GOTGCTL_SRQSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQSCS",
    "location": {
      "column": "9",
      "line": "6927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@575774@macro@USB_OTG_GOTGCTL_SRQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQ_Pos",
    "location": {
      "column": "9",
      "line": "6928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@575855@macro@USB_OTG_GOTGCTL_SRQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQ_Msk",
    "location": {
      "column": "9",
      "line": "6929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@575959@macro@USB_OTG_GOTGCTL_SRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQ",
    "location": {
      "column": "9",
      "line": "6930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576063@macro@USB_OTG_GOTGCTL_HNGSCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNGSCS_Pos",
    "location": {
      "column": "9",
      "line": "6931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNGSCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576144@macro@USB_OTG_GOTGCTL_HNGSCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNGSCS_Msk",
    "location": {
      "column": "9",
      "line": "6932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNGSCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576251@macro@USB_OTG_GOTGCTL_HNGSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNGSCS",
    "location": {
      "column": "9",
      "line": "6933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNGSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576359@macro@USB_OTG_GOTGCTL_HNPRQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNPRQ_Pos",
    "location": {
      "column": "9",
      "line": "6934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNPRQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576440@macro@USB_OTG_GOTGCTL_HNPRQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNPRQ_Msk",
    "location": {
      "column": "9",
      "line": "6935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNPRQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576546@macro@USB_OTG_GOTGCTL_HNPRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNPRQ",
    "location": {
      "column": "9",
      "line": "6936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNPRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576646@macro@USB_OTG_GOTGCTL_HSHNPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HSHNPEN_Pos",
    "location": {
      "column": "9",
      "line": "6937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HSHNPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576727@macro@USB_OTG_GOTGCTL_HSHNPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HSHNPEN_Msk",
    "location": {
      "column": "9",
      "line": "6938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HSHNPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576835@macro@USB_OTG_GOTGCTL_HSHNPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HSHNPEN",
    "location": {
      "column": "9",
      "line": "6939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HSHNPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@576943@macro@USB_OTG_GOTGCTL_DHNPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DHNPEN_Pos",
    "location": {
      "column": "9",
      "line": "6940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DHNPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577024@macro@USB_OTG_GOTGCTL_DHNPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DHNPEN_Msk",
    "location": {
      "column": "9",
      "line": "6941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DHNPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577131@macro@USB_OTG_GOTGCTL_DHNPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DHNPEN",
    "location": {
      "column": "9",
      "line": "6942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DHNPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577238@macro@USB_OTG_GOTGCTL_CIDSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_CIDSTS_Pos",
    "location": {
      "column": "9",
      "line": "6943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_CIDSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577319@macro@USB_OTG_GOTGCTL_CIDSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_CIDSTS_Msk",
    "location": {
      "column": "9",
      "line": "6944",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_CIDSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577426@macro@USB_OTG_GOTGCTL_CIDSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_CIDSTS",
    "location": {
      "column": "9",
      "line": "6945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_CIDSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577534@macro@USB_OTG_GOTGCTL_DBCT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DBCT_Pos",
    "location": {
      "column": "9",
      "line": "6946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DBCT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577615@macro@USB_OTG_GOTGCTL_DBCT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DBCT_Msk",
    "location": {
      "column": "9",
      "line": "6947",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DBCT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577720@macro@USB_OTG_GOTGCTL_DBCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DBCT",
    "location": {
      "column": "9",
      "line": "6948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DBCT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577833@macro@USB_OTG_GOTGCTL_ASVLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_ASVLD_Pos",
    "location": {
      "column": "9",
      "line": "6949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_ASVLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@577914@macro@USB_OTG_GOTGCTL_ASVLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_ASVLD_Msk",
    "location": {
      "column": "9",
      "line": "6950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_ASVLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578020@macro@USB_OTG_GOTGCTL_ASVLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_ASVLD",
    "location": {
      "column": "9",
      "line": "6951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_ASVLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578125@macro@USB_OTG_GOTGCTL_BSVLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_BSVLD_Pos",
    "location": {
      "column": "9",
      "line": "6952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_BSVLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578206@macro@USB_OTG_GOTGCTL_BSVLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_BSVLD_Msk",
    "location": {
      "column": "9",
      "line": "6953",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_BSVLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578312@macro@USB_OTG_GOTGCTL_BSVLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_BSVLD",
    "location": {
      "column": "9",
      "line": "6954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGCTL_BSVLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578507@macro@USB_OTG_HCFG_FSLSPCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_Pos",
    "location": {
      "column": "9",
      "line": "6958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578588@macro@USB_OTG_HCFG_FSLSPCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_Msk",
    "location": {
      "column": "9",
      "line": "6959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578693@macro@USB_OTG_HCFG_FSLSPCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS",
    "location": {
      "column": "9",
      "line": "6960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578805@macro@USB_OTG_HCFG_FSLSPCS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_0",
    "location": {
      "column": "9",
      "line": "6961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@578910@macro@USB_OTG_HCFG_FSLSPCS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_1",
    "location": {
      "column": "9",
      "line": "6962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579015@macro@USB_OTG_HCFG_FSLSS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSS_Pos",
    "location": {
      "column": "9",
      "line": "6963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579096@macro@USB_OTG_HCFG_FSLSS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSS_Msk",
    "location": {
      "column": "9",
      "line": "6964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579199@macro@USB_OTG_HCFG_FSLSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSS",
    "location": {
      "column": "9",
      "line": "6965",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579403@macro@USB_OTG_DCFG_DSPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_Pos",
    "location": {
      "column": "9",
      "line": "6969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579484@macro@USB_OTG_DCFG_DSPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_Msk",
    "location": {
      "column": "9",
      "line": "6970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579586@macro@USB_OTG_DCFG_DSPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD",
    "location": {
      "column": "9",
      "line": "6971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579687@macro@USB_OTG_DCFG_DSPD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_0",
    "location": {
      "column": "9",
      "line": "6972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579789@macro@USB_OTG_DCFG_DSPD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_1",
    "location": {
      "column": "9",
      "line": "6973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579891@macro@USB_OTG_DCFG_NZLSOHSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_NZLSOHSK_Pos",
    "location": {
      "column": "9",
      "line": "6974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_NZLSOHSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@579972@macro@USB_OTG_DCFG_NZLSOHSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_NZLSOHSK_Msk",
    "location": {
      "column": "9",
      "line": "6975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_NZLSOHSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580078@macro@USB_OTG_DCFG_NZLSOHSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_NZLSOHSK",
    "location": {
      "column": "9",
      "line": "6976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_NZLSOHSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580204@macro@USB_OTG_DCFG_DAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_Pos",
    "location": {
      "column": "9",
      "line": "6978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580285@macro@USB_OTG_DCFG_DAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_Msk",
    "location": {
      "column": "9",
      "line": "6979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580387@macro@USB_OTG_DCFG_DAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD",
    "location": {
      "column": "9",
      "line": "6980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580490@macro@USB_OTG_DCFG_DAD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_0",
    "location": {
      "column": "9",
      "line": "6981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580592@macro@USB_OTG_DCFG_DAD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_1",
    "location": {
      "column": "9",
      "line": "6982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580694@macro@USB_OTG_DCFG_DAD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_2",
    "location": {
      "column": "9",
      "line": "6983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580796@macro@USB_OTG_DCFG_DAD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_3",
    "location": {
      "column": "9",
      "line": "6984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@580898@macro@USB_OTG_DCFG_DAD_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_4",
    "location": {
      "column": "9",
      "line": "6985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581000@macro@USB_OTG_DCFG_DAD_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_5",
    "location": {
      "column": "9",
      "line": "6986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581102@macro@USB_OTG_DCFG_DAD_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_6",
    "location": {
      "column": "9",
      "line": "6987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581206@macro@USB_OTG_DCFG_PFIVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_Pos",
    "location": {
      "column": "9",
      "line": "6989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581287@macro@USB_OTG_DCFG_PFIVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_Msk",
    "location": {
      "column": "9",
      "line": "6990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581390@macro@USB_OTG_DCFG_PFIVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL",
    "location": {
      "column": "9",
      "line": "6991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581509@macro@USB_OTG_DCFG_PFIVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_0",
    "location": {
      "column": "9",
      "line": "6992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581612@macro@USB_OTG_DCFG_PFIVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_1",
    "location": {
      "column": "9",
      "line": "6993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581717@macro@USB_OTG_DCFG_XCVRDLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_XCVRDLY_Pos",
    "location": {
      "column": "9",
      "line": "6995",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_XCVRDLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581798@macro@USB_OTG_DCFG_XCVRDLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_XCVRDLY_Msk",
    "location": {
      "column": "9",
      "line": "6996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_XCVRDLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@581903@macro@USB_OTG_DCFG_XCVRDLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_XCVRDLY",
    "location": {
      "column": "9",
      "line": "6997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_XCVRDLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582013@macro@USB_OTG_DCFG_ERRATIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_ERRATIM_Pos",
    "location": {
      "column": "9",
      "line": "6999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_ERRATIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582094@macro@USB_OTG_DCFG_ERRATIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_ERRATIM_Msk",
    "location": {
      "column": "9",
      "line": "7000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_ERRATIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582199@macro@USB_OTG_DCFG_ERRATIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_ERRATIM",
    "location": {
      "column": "9",
      "line": "7001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_ERRATIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582320@macro@USB_OTG_DCFG_PERSCHIVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_Pos",
    "location": {
      "column": "9",
      "line": "7003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582401@macro@USB_OTG_DCFG_PERSCHIVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_Msk",
    "location": {
      "column": "9",
      "line": "7004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582508@macro@USB_OTG_DCFG_PERSCHIVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL",
    "location": {
      "column": "9",
      "line": "7005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582625@macro@USB_OTG_DCFG_PERSCHIVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_0",
    "location": {
      "column": "9",
      "line": "7006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582732@macro@USB_OTG_DCFG_PERSCHIVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_1",
    "location": {
      "column": "9",
      "line": "7007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@582930@macro@USB_OTG_PCGCR_STPPCLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_STPPCLK_Pos",
    "location": {
      "column": "9",
      "line": "7010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_STPPCLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583011@macro@USB_OTG_PCGCR_STPPCLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_STPPCLK_Msk",
    "location": {
      "column": "9",
      "line": "7011",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_STPPCLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583117@macro@USB_OTG_PCGCR_STPPCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_STPPCLK",
    "location": {
      "column": "9",
      "line": "7012",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_STPPCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583220@macro@USB_OTG_PCGCR_GATEHCLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_GATEHCLK_Pos",
    "location": {
      "column": "9",
      "line": "7013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_GATEHCLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583301@macro@USB_OTG_PCGCR_GATEHCLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_GATEHCLK_Msk",
    "location": {
      "column": "9",
      "line": "7014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_GATEHCLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583408@macro@USB_OTG_PCGCR_GATEHCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_GATEHCLK",
    "location": {
      "column": "9",
      "line": "7015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_GATEHCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583506@macro@USB_OTG_PCGCR_PHYSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_PHYSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_PHYSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583587@macro@USB_OTG_PCGCR_PHYSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_PHYSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_PHYSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583693@macro@USB_OTG_PCGCR_PHYSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_PHYSUSP",
    "location": {
      "column": "9",
      "line": "7018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCR_PHYSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583888@macro@USB_OTG_GOTGINT_SEDET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SEDET_Pos",
    "location": {
      "column": "9",
      "line": "7021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_SEDET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@583969@macro@USB_OTG_GOTGINT_SEDET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SEDET_Msk",
    "location": {
      "column": "9",
      "line": "7022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_SEDET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584075@macro@USB_OTG_GOTGINT_SEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SEDET",
    "location": {
      "column": "9",
      "line": "7023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_SEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584202@macro@USB_OTG_GOTGINT_SRSSCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SRSSCHG_Pos",
    "location": {
      "column": "9",
      "line": "7024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_SRSSCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584283@macro@USB_OTG_GOTGINT_SRSSCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SRSSCHG_Msk",
    "location": {
      "column": "9",
      "line": "7025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_SRSSCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584391@macro@USB_OTG_GOTGINT_SRSSCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SRSSCHG",
    "location": {
      "column": "9",
      "line": "7026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_SRSSCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584518@macro@USB_OTG_GOTGINT_HNSSCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNSSCHG_Pos",
    "location": {
      "column": "9",
      "line": "7027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNSSCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584599@macro@USB_OTG_GOTGINT_HNSSCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNSSCHG_Msk",
    "location": {
      "column": "9",
      "line": "7028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNSSCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584707@macro@USB_OTG_GOTGINT_HNSSCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNSSCHG",
    "location": {
      "column": "9",
      "line": "7029",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNSSCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584834@macro@USB_OTG_GOTGINT_HNGDET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNGDET_Pos",
    "location": {
      "column": "9",
      "line": "7030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNGDET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@584915@macro@USB_OTG_GOTGINT_HNGDET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNGDET_Msk",
    "location": {
      "column": "9",
      "line": "7031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNGDET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585022@macro@USB_OTG_GOTGINT_HNGDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNGDET",
    "location": {
      "column": "9",
      "line": "7032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNGDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585149@macro@USB_OTG_GOTGINT_ADTOCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_ADTOCHG_Pos",
    "location": {
      "column": "9",
      "line": "7033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_ADTOCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585230@macro@USB_OTG_GOTGINT_ADTOCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_ADTOCHG_Msk",
    "location": {
      "column": "9",
      "line": "7034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_ADTOCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585338@macro@USB_OTG_GOTGINT_ADTOCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_ADTOCHG",
    "location": {
      "column": "9",
      "line": "7035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_ADTOCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585465@macro@USB_OTG_GOTGINT_DBCDNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_DBCDNE_Pos",
    "location": {
      "column": "9",
      "line": "7036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_DBCDNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585546@macro@USB_OTG_GOTGINT_DBCDNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_DBCDNE_Msk",
    "location": {
      "column": "9",
      "line": "7037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_DBCDNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585653@macro@USB_OTG_GOTGINT_DBCDNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_DBCDNE",
    "location": {
      "column": "9",
      "line": "7038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GOTGINT_DBCDNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585870@macro@USB_OTG_DCTL_RWUSIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_RWUSIG_Pos",
    "location": {
      "column": "9",
      "line": "7041",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_RWUSIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@585951@macro@USB_OTG_DCTL_RWUSIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_RWUSIG_Msk",
    "location": {
      "column": "9",
      "line": "7042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_RWUSIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586055@macro@USB_OTG_DCTL_RWUSIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_RWUSIG",
    "location": {
      "column": "9",
      "line": "7043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_RWUSIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586167@macro@USB_OTG_DCTL_SDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SDIS_Pos",
    "location": {
      "column": "9",
      "line": "7044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586248@macro@USB_OTG_DCTL_SDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SDIS_Msk",
    "location": {
      "column": "9",
      "line": "7045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586350@macro@USB_OTG_DCTL_SDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SDIS",
    "location": {
      "column": "9",
      "line": "7046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586462@macro@USB_OTG_DCTL_GINSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GINSTS_Pos",
    "location": {
      "column": "9",
      "line": "7047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_GINSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586543@macro@USB_OTG_DCTL_GINSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GINSTS_Msk",
    "location": {
      "column": "9",
      "line": "7048",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_GINSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586647@macro@USB_OTG_DCTL_GINSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GINSTS",
    "location": {
      "column": "9",
      "line": "7049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_GINSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586759@macro@USB_OTG_DCTL_GONSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GONSTS_Pos",
    "location": {
      "column": "9",
      "line": "7050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_GONSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586840@macro@USB_OTG_DCTL_GONSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GONSTS_Msk",
    "location": {
      "column": "9",
      "line": "7051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_GONSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@586944@macro@USB_OTG_DCTL_GONSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GONSTS",
    "location": {
      "column": "9",
      "line": "7052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_GONSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587058@macro@USB_OTG_DCTL_TCTL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_Pos",
    "location": {
      "column": "9",
      "line": "7054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587139@macro@USB_OTG_DCTL_TCTL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_Msk",
    "location": {
      "column": "9",
      "line": "7055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587241@macro@USB_OTG_DCTL_TCTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL",
    "location": {
      "column": "9",
      "line": "7056",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587342@macro@USB_OTG_DCTL_TCTL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_0",
    "location": {
      "column": "9",
      "line": "7057",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587444@macro@USB_OTG_DCTL_TCTL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_1",
    "location": {
      "column": "9",
      "line": "7058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587546@macro@USB_OTG_DCTL_TCTL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_2",
    "location": {
      "column": "9",
      "line": "7059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587648@macro@USB_OTG_DCTL_SGINAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGINAK_Pos",
    "location": {
      "column": "9",
      "line": "7060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SGINAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587729@macro@USB_OTG_DCTL_SGINAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGINAK_Msk",
    "location": {
      "column": "9",
      "line": "7061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SGINAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587833@macro@USB_OTG_DCTL_SGINAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGINAK",
    "location": {
      "column": "9",
      "line": "7062",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SGINAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@587947@macro@USB_OTG_DCTL_CGINAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGINAK_Pos",
    "location": {
      "column": "9",
      "line": "7063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_CGINAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588028@macro@USB_OTG_DCTL_CGINAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGINAK_Msk",
    "location": {
      "column": "9",
      "line": "7064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_CGINAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588132@macro@USB_OTG_DCTL_CGINAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGINAK",
    "location": {
      "column": "9",
      "line": "7065",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_CGINAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588246@macro@USB_OTG_DCTL_SGONAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGONAK_Pos",
    "location": {
      "column": "9",
      "line": "7066",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SGONAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588327@macro@USB_OTG_DCTL_SGONAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGONAK_Msk",
    "location": {
      "column": "9",
      "line": "7067",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SGONAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588431@macro@USB_OTG_DCTL_SGONAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGONAK",
    "location": {
      "column": "9",
      "line": "7068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_SGONAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588545@macro@USB_OTG_DCTL_CGONAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGONAK_Pos",
    "location": {
      "column": "9",
      "line": "7069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_CGONAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588626@macro@USB_OTG_DCTL_CGONAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGONAK_Msk",
    "location": {
      "column": "9",
      "line": "7070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_CGONAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588730@macro@USB_OTG_DCTL_CGONAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGONAK",
    "location": {
      "column": "9",
      "line": "7071",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_CGONAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588844@macro@USB_OTG_DCTL_POPRGDNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_POPRGDNE_Pos",
    "location": {
      "column": "9",
      "line": "7072",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_POPRGDNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@588925@macro@USB_OTG_DCTL_POPRGDNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_POPRGDNE_Msk",
    "location": {
      "column": "9",
      "line": "7073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_POPRGDNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589031@macro@USB_OTG_DCTL_POPRGDNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_POPRGDNE",
    "location": {
      "column": "9",
      "line": "7074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DCTL_POPRGDNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589235@macro@USB_OTG_HFIR_FRIVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFIR_FRIVL_Pos",
    "location": {
      "column": "9",
      "line": "7077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFIR_FRIVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589316@macro@USB_OTG_HFIR_FRIVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFIR_FRIVL_Msk",
    "location": {
      "column": "9",
      "line": "7078",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFIR_FRIVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589422@macro@USB_OTG_HFIR_FRIVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFIR_FRIVL",
    "location": {
      "column": "9",
      "line": "7079",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFIR_FRIVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589616@macro@USB_OTG_HFNUM_FRNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FRNUM_Pos",
    "location": {
      "column": "9",
      "line": "7082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFNUM_FRNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589697@macro@USB_OTG_HFNUM_FRNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FRNUM_Msk",
    "location": {
      "column": "9",
      "line": "7083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFNUM_FRNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589804@macro@USB_OTG_HFNUM_FRNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FRNUM",
    "location": {
      "column": "9",
      "line": "7084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFNUM_FRNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589913@macro@USB_OTG_HFNUM_FTREM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FTREM_Pos",
    "location": {
      "column": "9",
      "line": "7085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFNUM_FTREM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@589994@macro@USB_OTG_HFNUM_FTREM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FTREM_Msk",
    "location": {
      "column": "9",
      "line": "7086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFNUM_FTREM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590101@macro@USB_OTG_HFNUM_FTREM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FTREM",
    "location": {
      "column": "9",
      "line": "7087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HFNUM_FTREM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590300@macro@USB_OTG_DSTS_SUSPSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_SUSPSTS_Pos",
    "location": {
      "column": "9",
      "line": "7090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_SUSPSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590381@macro@USB_OTG_DSTS_SUSPSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_SUSPSTS_Msk",
    "location": {
      "column": "9",
      "line": "7091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_SUSPSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590486@macro@USB_OTG_DSTS_SUSPSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_SUSPSTS",
    "location": {
      "column": "9",
      "line": "7092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_SUSPSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590593@macro@USB_OTG_DSTS_ENUMSPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_Pos",
    "location": {
      "column": "9",
      "line": "7094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590674@macro@USB_OTG_DSTS_ENUMSPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_Msk",
    "location": {
      "column": "9",
      "line": "7095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590779@macro@USB_OTG_DSTS_ENUMSPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD",
    "location": {
      "column": "9",
      "line": "7096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590884@macro@USB_OTG_DSTS_ENUMSPD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_0",
    "location": {
      "column": "9",
      "line": "7097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@590989@macro@USB_OTG_DSTS_ENUMSPD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_1",
    "location": {
      "column": "9",
      "line": "7098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591094@macro@USB_OTG_DSTS_EERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_EERR_Pos",
    "location": {
      "column": "9",
      "line": "7099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_EERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591175@macro@USB_OTG_DSTS_EERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_EERR_Msk",
    "location": {
      "column": "9",
      "line": "7100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_EERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591277@macro@USB_OTG_DSTS_EERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_EERR",
    "location": {
      "column": "9",
      "line": "7101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_EERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591383@macro@USB_OTG_DSTS_FNSOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_FNSOF_Pos",
    "location": {
      "column": "9",
      "line": "7102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_FNSOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591464@macro@USB_OTG_DSTS_FNSOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_FNSOF_Msk",
    "location": {
      "column": "9",
      "line": "7103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_FNSOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591570@macro@USB_OTG_DSTS_FNSOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_FNSOF",
    "location": {
      "column": "9",
      "line": "7104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DSTS_FNSOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591784@macro@USB_OTG_GAHBCFG_GINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_GINT_Pos",
    "location": {
      "column": "9",
      "line": "7107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_GINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591865@macro@USB_OTG_GAHBCFG_GINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_GINT_Msk",
    "location": {
      "column": "9",
      "line": "7108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_GINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@591970@macro@USB_OTG_GAHBCFG_GINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_GINT",
    "location": {
      "column": "9",
      "line": "7109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_GINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592080@macro@USB_OTG_GAHBCFG_HBSTLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_Pos",
    "location": {
      "column": "9",
      "line": "7110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592161@macro@USB_OTG_GAHBCFG_HBSTLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_Msk",
    "location": {
      "column": "9",
      "line": "7111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592269@macro@USB_OTG_GAHBCFG_HBSTLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN",
    "location": {
      "column": "9",
      "line": "7112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592375@macro@USB_OTG_GAHBCFG_HBSTLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_0",
    "location": {
      "column": "9",
      "line": "7113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592479@macro@USB_OTG_GAHBCFG_HBSTLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_1",
    "location": {
      "column": "9",
      "line": "7114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592581@macro@USB_OTG_GAHBCFG_HBSTLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_2",
    "location": {
      "column": "9",
      "line": "7115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592684@macro@USB_OTG_GAHBCFG_HBSTLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_3",
    "location": {
      "column": "9",
      "line": "7116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592787@macro@USB_OTG_GAHBCFG_HBSTLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_4",
    "location": {
      "column": "9",
      "line": "7117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592891@macro@USB_OTG_GAHBCFG_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "7118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@592972@macro@USB_OTG_GAHBCFG_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "7119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593078@macro@USB_OTG_GAHBCFG_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_DMAEN",
    "location": {
      "column": "9",
      "line": "7120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593177@macro@USB_OTG_GAHBCFG_TXFELVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_TXFELVL_Pos",
    "location": {
      "column": "9",
      "line": "7121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_TXFELVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593258@macro@USB_OTG_GAHBCFG_TXFELVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_TXFELVL_Msk",
    "location": {
      "column": "9",
      "line": "7122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_TXFELVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593366@macro@USB_OTG_GAHBCFG_TXFELVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_TXFELVL",
    "location": {
      "column": "9",
      "line": "7123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_TXFELVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593473@macro@USB_OTG_GAHBCFG_PTXFELVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_PTXFELVL_Pos",
    "location": {
      "column": "9",
      "line": "7124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_PTXFELVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593554@macro@USB_OTG_GAHBCFG_PTXFELVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_PTXFELVL_Msk",
    "location": {
      "column": "9",
      "line": "7125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_PTXFELVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593663@macro@USB_OTG_GAHBCFG_PTXFELVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_PTXFELVL",
    "location": {
      "column": "9",
      "line": "7126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GAHBCFG_PTXFELVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593874@macro@USB_OTG_GUSBCFG_TOCAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_Pos",
    "location": {
      "column": "9",
      "line": "7130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@593955@macro@USB_OTG_GUSBCFG_TOCAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_Msk",
    "location": {
      "column": "9",
      "line": "7131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594061@macro@USB_OTG_GUSBCFG_TOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL",
    "location": {
      "column": "9",
      "line": "7132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594172@macro@USB_OTG_GUSBCFG_TOCAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_0",
    "location": {
      "column": "9",
      "line": "7133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594278@macro@USB_OTG_GUSBCFG_TOCAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_1",
    "location": {
      "column": "9",
      "line": "7134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594384@macro@USB_OTG_GUSBCFG_TOCAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_2",
    "location": {
      "column": "9",
      "line": "7135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594490@macro@USB_OTG_GUSBCFG_PHYSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYSEL_Pos",
    "location": {
      "column": "9",
      "line": "7136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594571@macro@USB_OTG_GUSBCFG_PHYSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYSEL_Msk",
    "location": {
      "column": "9",
      "line": "7137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594678@macro@USB_OTG_GUSBCFG_PHYSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYSEL",
    "location": {
      "column": "9",
      "line": "7138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594842@macro@USB_OTG_GUSBCFG_SRPCAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_SRPCAP_Pos",
    "location": {
      "column": "9",
      "line": "7139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_SRPCAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@594923@macro@USB_OTG_GUSBCFG_SRPCAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_SRPCAP_Msk",
    "location": {
      "column": "9",
      "line": "7140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_SRPCAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595030@macro@USB_OTG_GUSBCFG_SRPCAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_SRPCAP",
    "location": {
      "column": "9",
      "line": "7141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_SRPCAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595130@macro@USB_OTG_GUSBCFG_HNPCAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_HNPCAP_Pos",
    "location": {
      "column": "9",
      "line": "7142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_HNPCAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595211@macro@USB_OTG_GUSBCFG_HNPCAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_HNPCAP_Msk",
    "location": {
      "column": "9",
      "line": "7143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_HNPCAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595318@macro@USB_OTG_GUSBCFG_HNPCAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_HNPCAP",
    "location": {
      "column": "9",
      "line": "7144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_HNPCAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595418@macro@USB_OTG_GUSBCFG_TRDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_Pos",
    "location": {
      "column": "9",
      "line": "7145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595499@macro@USB_OTG_GUSBCFG_TRDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_Msk",
    "location": {
      "column": "9",
      "line": "7146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595604@macro@USB_OTG_GUSBCFG_TRDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT",
    "location": {
      "column": "9",
      "line": "7147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595712@macro@USB_OTG_GUSBCFG_TRDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_0",
    "location": {
      "column": "9",
      "line": "7148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595817@macro@USB_OTG_GUSBCFG_TRDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_1",
    "location": {
      "column": "9",
      "line": "7149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@595922@macro@USB_OTG_GUSBCFG_TRDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_2",
    "location": {
      "column": "9",
      "line": "7150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596027@macro@USB_OTG_GUSBCFG_TRDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_3",
    "location": {
      "column": "9",
      "line": "7151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596132@macro@USB_OTG_GUSBCFG_PHYLPCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYLPCS_Pos",
    "location": {
      "column": "9",
      "line": "7152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYLPCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596213@macro@USB_OTG_GUSBCFG_PHYLPCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYLPCS_Msk",
    "location": {
      "column": "9",
      "line": "7153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYLPCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596321@macro@USB_OTG_GUSBCFG_PHYLPCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYLPCS",
    "location": {
      "column": "9",
      "line": "7154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYLPCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596436@macro@USB_OTG_GUSBCFG_ULPIFSLS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIFSLS_Pos",
    "location": {
      "column": "9",
      "line": "7155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIFSLS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596517@macro@USB_OTG_GUSBCFG_ULPIFSLS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIFSLS_Msk",
    "location": {
      "column": "9",
      "line": "7156",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIFSLS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596626@macro@USB_OTG_GUSBCFG_ULPIFSLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIFSLS",
    "location": {
      "column": "9",
      "line": "7157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIFSLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596746@macro@USB_OTG_GUSBCFG_ULPIAR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIAR_Pos",
    "location": {
      "column": "9",
      "line": "7158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIAR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596827@macro@USB_OTG_GUSBCFG_ULPIAR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIAR_Msk",
    "location": {
      "column": "9",
      "line": "7159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIAR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@596934@macro@USB_OTG_GUSBCFG_ULPIAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIAR",
    "location": {
      "column": "9",
      "line": "7160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597054@macro@USB_OTG_GUSBCFG_ULPICSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPICSM_Pos",
    "location": {
      "column": "9",
      "line": "7161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPICSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597135@macro@USB_OTG_GUSBCFG_ULPICSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPICSM_Msk",
    "location": {
      "column": "9",
      "line": "7162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPICSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597243@macro@USB_OTG_GUSBCFG_ULPICSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPICSM",
    "location": {
      "column": "9",
      "line": "7163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPICSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597363@macro@USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
    "location": {
      "column": "9",
      "line": "7164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597444@macro@USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
    "location": {
      "column": "9",
      "line": "7165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597555@macro@USB_OTG_GUSBCFG_ULPIEVBUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSD",
    "location": {
      "column": "9",
      "line": "7166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597676@macro@USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
    "location": {
      "column": "9",
      "line": "7167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597757@macro@USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
    "location": {
      "column": "9",
      "line": "7168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597868@macro@USB_OTG_GUSBCFG_ULPIEVBUSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSI",
    "location": {
      "column": "9",
      "line": "7169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@597989@macro@USB_OTG_GUSBCFG_TSDPS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TSDPS_Pos",
    "location": {
      "column": "9",
      "line": "7170",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TSDPS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598070@macro@USB_OTG_GUSBCFG_TSDPS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TSDPS_Msk",
    "location": {
      "column": "9",
      "line": "7171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TSDPS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598176@macro@USB_OTG_GUSBCFG_TSDPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TSDPS",
    "location": {
      "column": "9",
      "line": "7172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TSDPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598296@macro@USB_OTG_GUSBCFG_PCCI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PCCI_Pos",
    "location": {
      "column": "9",
      "line": "7173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PCCI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598377@macro@USB_OTG_GUSBCFG_PCCI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PCCI_Msk",
    "location": {
      "column": "9",
      "line": "7174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PCCI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598482@macro@USB_OTG_GUSBCFG_PCCI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PCCI",
    "location": {
      "column": "9",
      "line": "7175",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PCCI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598602@macro@USB_OTG_GUSBCFG_PTCI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PTCI_Pos",
    "location": {
      "column": "9",
      "line": "7176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PTCI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598683@macro@USB_OTG_GUSBCFG_PTCI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PTCI_Msk",
    "location": {
      "column": "9",
      "line": "7177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PTCI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598788@macro@USB_OTG_GUSBCFG_PTCI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PTCI",
    "location": {
      "column": "9",
      "line": "7178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PTCI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598908@macro@USB_OTG_GUSBCFG_ULPIIPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIIPD_Pos",
    "location": {
      "column": "9",
      "line": "7179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIIPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@598989@macro@USB_OTG_GUSBCFG_ULPIIPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIIPD_Msk",
    "location": {
      "column": "9",
      "line": "7180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIIPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599097@macro@USB_OTG_GUSBCFG_ULPIIPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIIPD",
    "location": {
      "column": "9",
      "line": "7181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIIPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599217@macro@USB_OTG_GUSBCFG_FHMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FHMOD_Pos",
    "location": {
      "column": "9",
      "line": "7182",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FHMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599298@macro@USB_OTG_GUSBCFG_FHMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FHMOD_Msk",
    "location": {
      "column": "9",
      "line": "7183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FHMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599404@macro@USB_OTG_GUSBCFG_FHMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FHMOD",
    "location": {
      "column": "9",
      "line": "7184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FHMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599524@macro@USB_OTG_GUSBCFG_FDMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FDMOD_Pos",
    "location": {
      "column": "9",
      "line": "7185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FDMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599605@macro@USB_OTG_GUSBCFG_FDMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FDMOD_Msk",
    "location": {
      "column": "9",
      "line": "7186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FDMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599711@macro@USB_OTG_GUSBCFG_FDMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FDMOD",
    "location": {
      "column": "9",
      "line": "7187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FDMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599831@macro@USB_OTG_GUSBCFG_CTXPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_CTXPKT_Pos",
    "location": {
      "column": "9",
      "line": "7188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_CTXPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@599912@macro@USB_OTG_GUSBCFG_CTXPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_CTXPKT_Msk",
    "location": {
      "column": "9",
      "line": "7189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_CTXPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600019@macro@USB_OTG_GUSBCFG_CTXPKT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_CTXPKT",
    "location": {
      "column": "9",
      "line": "7190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GUSBCFG_CTXPKT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600232@macro@USB_OTG_GRSTCTL_CSRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_CSRST_Pos",
    "location": {
      "column": "9",
      "line": "7193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_CSRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600313@macro@USB_OTG_GRSTCTL_CSRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_CSRST_Msk",
    "location": {
      "column": "9",
      "line": "7194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_CSRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600419@macro@USB_OTG_GRSTCTL_CSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_CSRST",
    "location": {
      "column": "9",
      "line": "7195",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_CSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600532@macro@USB_OTG_GRSTCTL_HSRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_HSRST_Pos",
    "location": {
      "column": "9",
      "line": "7196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_HSRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600613@macro@USB_OTG_GRSTCTL_HSRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_HSRST_Msk",
    "location": {
      "column": "9",
      "line": "7197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_HSRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600719@macro@USB_OTG_GRSTCTL_HSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_HSRST",
    "location": {
      "column": "9",
      "line": "7198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_HSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600832@macro@USB_OTG_GRSTCTL_FCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_FCRST_Pos",
    "location": {
      "column": "9",
      "line": "7199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_FCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@600913@macro@USB_OTG_GRSTCTL_FCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_FCRST_Msk",
    "location": {
      "column": "9",
      "line": "7200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_FCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601019@macro@USB_OTG_GRSTCTL_FCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_FCRST",
    "location": {
      "column": "9",
      "line": "7201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_FCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601132@macro@USB_OTG_GRSTCTL_RXFFLSH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_RXFFLSH_Pos",
    "location": {
      "column": "9",
      "line": "7202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_RXFFLSH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601213@macro@USB_OTG_GRSTCTL_RXFFLSH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_RXFFLSH_Msk",
    "location": {
      "column": "9",
      "line": "7203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_RXFFLSH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601321@macro@USB_OTG_GRSTCTL_RXFFLSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_RXFFLSH",
    "location": {
      "column": "9",
      "line": "7204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_RXFFLSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601434@macro@USB_OTG_GRSTCTL_TXFFLSH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFFLSH_Pos",
    "location": {
      "column": "9",
      "line": "7205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFFLSH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601515@macro@USB_OTG_GRSTCTL_TXFFLSH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFFLSH_Msk",
    "location": {
      "column": "9",
      "line": "7206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFFLSH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601623@macro@USB_OTG_GRSTCTL_TXFFLSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFFLSH",
    "location": {
      "column": "9",
      "line": "7207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFFLSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601740@macro@USB_OTG_GRSTCTL_TXFNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_Pos",
    "location": {
      "column": "9",
      "line": "7210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601821@macro@USB_OTG_GRSTCTL_TXFNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_Msk",
    "location": {
      "column": "9",
      "line": "7211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@601929@macro@USB_OTG_GRSTCTL_TXFNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM",
    "location": {
      "column": "9",
      "line": "7212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602031@macro@USB_OTG_GRSTCTL_TXFNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_0",
    "location": {
      "column": "9",
      "line": "7213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602139@macro@USB_OTG_GRSTCTL_TXFNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_1",
    "location": {
      "column": "9",
      "line": "7214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602247@macro@USB_OTG_GRSTCTL_TXFNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_2",
    "location": {
      "column": "9",
      "line": "7215",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602355@macro@USB_OTG_GRSTCTL_TXFNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_3",
    "location": {
      "column": "9",
      "line": "7216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602463@macro@USB_OTG_GRSTCTL_TXFNUM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_4",
    "location": {
      "column": "9",
      "line": "7217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602571@macro@USB_OTG_GRSTCTL_DMAREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_DMAREQ_Pos",
    "location": {
      "column": "9",
      "line": "7218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_DMAREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602652@macro@USB_OTG_GRSTCTL_DMAREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_DMAREQ_Msk",
    "location": {
      "column": "9",
      "line": "7219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_DMAREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602759@macro@USB_OTG_GRSTCTL_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_DMAREQ",
    "location": {
      "column": "9",
      "line": "7220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602866@macro@USB_OTG_GRSTCTL_AHBIDL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_AHBIDL_Pos",
    "location": {
      "column": "9",
      "line": "7221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_AHBIDL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@602947@macro@USB_OTG_GRSTCTL_AHBIDL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_AHBIDL_Msk",
    "location": {
      "column": "9",
      "line": "7222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_AHBIDL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603054@macro@USB_OTG_GRSTCTL_AHBIDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_AHBIDL",
    "location": {
      "column": "9",
      "line": "7223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRSTCTL_AHBIDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603251@macro@USB_OTG_DIEPMSK_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603332@macro@USB_OTG_DIEPMSK_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603438@macro@USB_OTG_DIEPMSK_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_XFRCM",
    "location": {
      "column": "9",
      "line": "7228",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603576@macro@USB_OTG_DIEPMSK_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7229",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603657@macro@USB_OTG_DIEPMSK_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7230",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603762@macro@USB_OTG_DIEPMSK_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_EPDM",
    "location": {
      "column": "9",
      "line": "7231",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603900@macro@USB_OTG_DIEPMSK_TOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TOM_Pos",
    "location": {
      "column": "9",
      "line": "7232",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@603981@macro@USB_OTG_DIEPMSK_TOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TOM_Msk",
    "location": {
      "column": "9",
      "line": "7233",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604085@macro@USB_OTG_DIEPMSK_TOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TOM",
    "location": {
      "column": "9",
      "line": "7234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604223@macro@USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
    "location": {
      "column": "9",
      "line": "7235",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604304@macro@USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
    "location": {
      "column": "9",
      "line": "7236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604414@macro@USB_OTG_DIEPMSK_ITTXFEMSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_ITTXFEMSK",
    "location": {
      "column": "9",
      "line": "7237",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_ITTXFEMSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604552@macro@USB_OTG_DIEPMSK_INEPNMM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNMM_Pos",
    "location": {
      "column": "9",
      "line": "7238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNMM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604633@macro@USB_OTG_DIEPMSK_INEPNMM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNMM_Msk",
    "location": {
      "column": "9",
      "line": "7239",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNMM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604741@macro@USB_OTG_DIEPMSK_INEPNMM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNMM",
    "location": {
      "column": "9",
      "line": "7240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNMM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604879@macro@USB_OTG_DIEPMSK_INEPNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNEM_Pos",
    "location": {
      "column": "9",
      "line": "7241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@604960@macro@USB_OTG_DIEPMSK_INEPNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNEM_Msk",
    "location": {
      "column": "9",
      "line": "7242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605068@macro@USB_OTG_DIEPMSK_INEPNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNEM",
    "location": {
      "column": "9",
      "line": "7243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605206@macro@USB_OTG_DIEPMSK_TXFURM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TXFURM_Pos",
    "location": {
      "column": "9",
      "line": "7244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TXFURM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605287@macro@USB_OTG_DIEPMSK_TXFURM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TXFURM_Msk",
    "location": {
      "column": "9",
      "line": "7245",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TXFURM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605394@macro@USB_OTG_DIEPMSK_TXFURM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TXFURM",
    "location": {
      "column": "9",
      "line": "7246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TXFURM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605532@macro@USB_OTG_DIEPMSK_BIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_BIM_Pos",
    "location": {
      "column": "9",
      "line": "7247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_BIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605613@macro@USB_OTG_DIEPMSK_BIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_BIM_Msk",
    "location": {
      "column": "9",
      "line": "7248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_BIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605717@macro@USB_OTG_DIEPMSK_BIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_BIM",
    "location": {
      "column": "9",
      "line": "7249",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPMSK_BIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@605948@macro@USB_OTG_HPTXSTS_PTXFSAVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXFSAVL_Pos",
    "location": {
      "column": "9",
      "line": "7252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXFSAVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606029@macro@USB_OTG_HPTXSTS_PTXFSAVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXFSAVL_Msk",
    "location": {
      "column": "9",
      "line": "7253",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXFSAVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606141@macro@USB_OTG_HPTXSTS_PTXFSAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXFSAVL",
    "location": {
      "column": "9",
      "line": "7254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXFSAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606277@macro@USB_OTG_HPTXSTS_PTXQSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_Pos",
    "location": {
      "column": "9",
      "line": "7255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606358@macro@USB_OTG_HPTXSTS_PTXQSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_Msk",
    "location": {
      "column": "9",
      "line": "7256",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606467@macro@USB_OTG_HPTXSTS_PTXQSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV",
    "location": {
      "column": "9",
      "line": "7257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606603@macro@USB_OTG_HPTXSTS_PTXQSAV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_0",
    "location": {
      "column": "9",
      "line": "7258",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606712@macro@USB_OTG_HPTXSTS_PTXQSAV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_1",
    "location": {
      "column": "9",
      "line": "7259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606821@macro@USB_OTG_HPTXSTS_PTXQSAV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_2",
    "location": {
      "column": "9",
      "line": "7260",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@606930@macro@USB_OTG_HPTXSTS_PTXQSAV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_3",
    "location": {
      "column": "9",
      "line": "7261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607039@macro@USB_OTG_HPTXSTS_PTXQSAV_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_4",
    "location": {
      "column": "9",
      "line": "7262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607148@macro@USB_OTG_HPTXSTS_PTXQSAV_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_5",
    "location": {
      "column": "9",
      "line": "7263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607257@macro@USB_OTG_HPTXSTS_PTXQSAV_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_6",
    "location": {
      "column": "9",
      "line": "7264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607366@macro@USB_OTG_HPTXSTS_PTXQSAV_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_7",
    "location": {
      "column": "9",
      "line": "7265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607477@macro@USB_OTG_HPTXSTS_PTXQTOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_Pos",
    "location": {
      "column": "9",
      "line": "7267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607558@macro@USB_OTG_HPTXSTS_PTXQTOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_Msk",
    "location": {
      "column": "9",
      "line": "7268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607667@macro@USB_OTG_HPTXSTS_PTXQTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP",
    "location": {
      "column": "9",
      "line": "7269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607798@macro@USB_OTG_HPTXSTS_PTXQTOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_0",
    "location": {
      "column": "9",
      "line": "7270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@607907@macro@USB_OTG_HPTXSTS_PTXQTOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_1",
    "location": {
      "column": "9",
      "line": "7271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608016@macro@USB_OTG_HPTXSTS_PTXQTOP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_2",
    "location": {
      "column": "9",
      "line": "7272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608125@macro@USB_OTG_HPTXSTS_PTXQTOP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_3",
    "location": {
      "column": "9",
      "line": "7273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608234@macro@USB_OTG_HPTXSTS_PTXQTOP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_4",
    "location": {
      "column": "9",
      "line": "7274",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608343@macro@USB_OTG_HPTXSTS_PTXQTOP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_5",
    "location": {
      "column": "9",
      "line": "7275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608452@macro@USB_OTG_HPTXSTS_PTXQTOP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_6",
    "location": {
      "column": "9",
      "line": "7276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608561@macro@USB_OTG_HPTXSTS_PTXQTOP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_7",
    "location": {
      "column": "9",
      "line": "7277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608761@macro@USB_OTG_HAINT_HAINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINT_HAINT_Pos",
    "location": {
      "column": "9",
      "line": "7280",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HAINT_HAINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608842@macro@USB_OTG_HAINT_HAINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINT_HAINT_Msk",
    "location": {
      "column": "9",
      "line": "7281",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HAINT_HAINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@608949@macro@USB_OTG_HAINT_HAINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINT_HAINT",
    "location": {
      "column": "9",
      "line": "7282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HAINT_HAINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609149@macro@USB_OTG_DOEPMSK_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609230@macro@USB_OTG_DOEPMSK_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609336@macro@USB_OTG_DOEPMSK_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_XFRCM",
    "location": {
      "column": "9",
      "line": "7287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609471@macro@USB_OTG_DOEPMSK_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609552@macro@USB_OTG_DOEPMSK_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609657@macro@USB_OTG_DOEPMSK_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_EPDM",
    "location": {
      "column": "9",
      "line": "7290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609792@macro@USB_OTG_DOEPMSK_AHBERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_AHBERRM_Pos",
    "location": {
      "column": "9",
      "line": "7291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_AHBERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609847@macro@USB_OTG_DOEPMSK_AHBERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_AHBERRM_Msk",
    "location": {
      "column": "9",
      "line": "7292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_AHBERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@609955@macro@USB_OTG_DOEPMSK_AHBERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_AHBERRM",
    "location": {
      "column": "9",
      "line": "7293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_AHBERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610090@macro@USB_OTG_DOEPMSK_STUPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_STUPM_Pos",
    "location": {
      "column": "9",
      "line": "7294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_STUPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610171@macro@USB_OTG_DOEPMSK_STUPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_STUPM_Msk",
    "location": {
      "column": "9",
      "line": "7295",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_STUPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610277@macro@USB_OTG_DOEPMSK_STUPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_STUPM",
    "location": {
      "column": "9",
      "line": "7296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_STUPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610412@macro@USB_OTG_DOEPMSK_OTEPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPDM_Pos",
    "location": {
      "column": "9",
      "line": "7297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610493@macro@USB_OTG_DOEPMSK_OTEPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPDM_Msk",
    "location": {
      "column": "9",
      "line": "7298",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610600@macro@USB_OTG_DOEPMSK_OTEPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPDM",
    "location": {
      "column": "9",
      "line": "7299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610735@macro@USB_OTG_DOEPMSK_OTEPSPRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPSPRM_Pos",
    "location": {
      "column": "9",
      "line": "7300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPSPRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610816@macro@USB_OTG_DOEPMSK_OTEPSPRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPSPRM_Msk",
    "location": {
      "column": "9",
      "line": "7301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPSPRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@610925@macro@USB_OTG_DOEPMSK_OTEPSPRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPSPRM",
    "location": {
      "column": "9",
      "line": "7302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPSPRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611060@macro@USB_OTG_DOEPMSK_B2BSTUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_B2BSTUP_Pos",
    "location": {
      "column": "9",
      "line": "7303",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_B2BSTUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611141@macro@USB_OTG_DOEPMSK_B2BSTUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_B2BSTUP_Msk",
    "location": {
      "column": "9",
      "line": "7304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_B2BSTUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611249@macro@USB_OTG_DOEPMSK_B2BSTUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_B2BSTUP",
    "location": {
      "column": "9",
      "line": "7305",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_B2BSTUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611384@macro@USB_OTG_DOEPMSK_OPEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OPEM_Pos",
    "location": {
      "column": "9",
      "line": "7306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OPEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611465@macro@USB_OTG_DOEPMSK_OPEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OPEM_Msk",
    "location": {
      "column": "9",
      "line": "7307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OPEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611570@macro@USB_OTG_DOEPMSK_OPEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OPEM",
    "location": {
      "column": "9",
      "line": "7308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OPEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611705@macro@USB_OTG_DOEPMSK_BOIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BOIM_Pos",
    "location": {
      "column": "9",
      "line": "7309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BOIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611786@macro@USB_OTG_DOEPMSK_BOIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BOIM_Msk",
    "location": {
      "column": "9",
      "line": "7310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BOIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@611891@macro@USB_OTG_DOEPMSK_BOIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BOIM",
    "location": {
      "column": "9",
      "line": "7311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BOIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612026@macro@USB_OTG_DOEPMSK_BERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BERRM_Pos",
    "location": {
      "column": "9",
      "line": "7312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612082@macro@USB_OTG_DOEPMSK_BERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BERRM_Msk",
    "location": {
      "column": "9",
      "line": "7313",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612188@macro@USB_OTG_DOEPMSK_BERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BERRM",
    "location": {
      "column": "9",
      "line": "7314",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612323@macro@USB_OTG_DOEPMSK_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "7315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612379@macro@USB_OTG_DOEPMSK_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "7316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612484@macro@USB_OTG_DOEPMSK_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_NAKM",
    "location": {
      "column": "9",
      "line": "7317",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612619@macro@USB_OTG_DOEPMSK_NYETM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_NYETM_Pos",
    "location": {
      "column": "9",
      "line": "7318",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_NYETM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612675@macro@USB_OTG_DOEPMSK_NYETM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_NYETM_Msk",
    "location": {
      "column": "9",
      "line": "7319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_NYETM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@612781@macro@USB_OTG_DOEPMSK_NYETM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_NYETM",
    "location": {
      "column": "9",
      "line": "7320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPMSK_NYETM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613007@macro@USB_OTG_GINTSTS_CMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CMOD_Pos",
    "location": {
      "column": "9",
      "line": "7322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_CMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613088@macro@USB_OTG_GINTSTS_CMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CMOD_Msk",
    "location": {
      "column": "9",
      "line": "7323",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_CMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613193@macro@USB_OTG_GINTSTS_CMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CMOD",
    "location": {
      "column": "9",
      "line": "7324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_CMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613328@macro@USB_OTG_GINTSTS_MMIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_MMIS_Pos",
    "location": {
      "column": "9",
      "line": "7325",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_MMIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613409@macro@USB_OTG_GINTSTS_MMIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_MMIS_Msk",
    "location": {
      "column": "9",
      "line": "7326",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_MMIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613514@macro@USB_OTG_GINTSTS_MMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_MMIS",
    "location": {
      "column": "9",
      "line": "7327",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_MMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613649@macro@USB_OTG_GINTSTS_OTGINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OTGINT_Pos",
    "location": {
      "column": "9",
      "line": "7328",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_OTGINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613730@macro@USB_OTG_GINTSTS_OTGINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OTGINT_Msk",
    "location": {
      "column": "9",
      "line": "7329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_OTGINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613837@macro@USB_OTG_GINTSTS_OTGINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OTGINT",
    "location": {
      "column": "9",
      "line": "7330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_OTGINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@613972@macro@USB_OTG_GINTSTS_SOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SOF_Pos",
    "location": {
      "column": "9",
      "line": "7331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_SOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614053@macro@USB_OTG_GINTSTS_SOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SOF_Msk",
    "location": {
      "column": "9",
      "line": "7332",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_SOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614157@macro@USB_OTG_GINTSTS_SOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SOF",
    "location": {
      "column": "9",
      "line": "7333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_SOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614292@macro@USB_OTG_GINTSTS_RXFLVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_RXFLVL_Pos",
    "location": {
      "column": "9",
      "line": "7334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_RXFLVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614373@macro@USB_OTG_GINTSTS_RXFLVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_RXFLVL_Msk",
    "location": {
      "column": "9",
      "line": "7335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_RXFLVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614480@macro@USB_OTG_GINTSTS_RXFLVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_RXFLVL",
    "location": {
      "column": "9",
      "line": "7336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_RXFLVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614615@macro@USB_OTG_GINTSTS_NPTXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_NPTXFE_Pos",
    "location": {
      "column": "9",
      "line": "7337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_NPTXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614696@macro@USB_OTG_GINTSTS_NPTXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_NPTXFE_Msk",
    "location": {
      "column": "9",
      "line": "7338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_NPTXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614803@macro@USB_OTG_GINTSTS_NPTXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_NPTXFE",
    "location": {
      "column": "9",
      "line": "7339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_NPTXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@614938@macro@USB_OTG_GINTSTS_GINAKEFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_GINAKEFF_Pos",
    "location": {
      "column": "9",
      "line": "7340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_GINAKEFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615019@macro@USB_OTG_GINTSTS_GINAKEFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_GINAKEFF_Msk",
    "location": {
      "column": "9",
      "line": "7341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_GINAKEFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615128@macro@USB_OTG_GINTSTS_GINAKEFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_GINAKEFF",
    "location": {
      "column": "9",
      "line": "7342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_GINAKEFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615263@macro@USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
    "location": {
      "column": "9",
      "line": "7343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615344@macro@USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
    "location": {
      "column": "9",
      "line": "7344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615455@macro@USB_OTG_GINTSTS_BOUTNAKEFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_BOUTNAKEFF",
    "location": {
      "column": "9",
      "line": "7345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_BOUTNAKEFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615591@macro@USB_OTG_GINTSTS_ESUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ESUSP_Pos",
    "location": {
      "column": "9",
      "line": "7346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ESUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615672@macro@USB_OTG_GINTSTS_ESUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ESUSP_Msk",
    "location": {
      "column": "9",
      "line": "7347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ESUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615778@macro@USB_OTG_GINTSTS_ESUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ESUSP",
    "location": {
      "column": "9",
      "line": "7348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ESUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615913@macro@USB_OTG_GINTSTS_USBSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@615994@macro@USB_OTG_GINTSTS_USBSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616102@macro@USB_OTG_GINTSTS_USBSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBSUSP",
    "location": {
      "column": "9",
      "line": "7351",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616237@macro@USB_OTG_GINTSTS_USBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBRST_Pos",
    "location": {
      "column": "9",
      "line": "7352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616318@macro@USB_OTG_GINTSTS_USBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBRST_Msk",
    "location": {
      "column": "9",
      "line": "7353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616425@macro@USB_OTG_GINTSTS_USBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBRST",
    "location": {
      "column": "9",
      "line": "7354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616560@macro@USB_OTG_GINTSTS_ENUMDNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ENUMDNE_Pos",
    "location": {
      "column": "9",
      "line": "7355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ENUMDNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616641@macro@USB_OTG_GINTSTS_ENUMDNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ENUMDNE_Msk",
    "location": {
      "column": "9",
      "line": "7356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ENUMDNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616749@macro@USB_OTG_GINTSTS_ENUMDNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ENUMDNE",
    "location": {
      "column": "9",
      "line": "7357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ENUMDNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616884@macro@USB_OTG_GINTSTS_ISOODRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ISOODRP_Pos",
    "location": {
      "column": "9",
      "line": "7358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ISOODRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@616965@macro@USB_OTG_GINTSTS_ISOODRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ISOODRP_Msk",
    "location": {
      "column": "9",
      "line": "7359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ISOODRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617073@macro@USB_OTG_GINTSTS_ISOODRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ISOODRP",
    "location": {
      "column": "9",
      "line": "7360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_ISOODRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617208@macro@USB_OTG_GINTSTS_EOPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_EOPF_Pos",
    "location": {
      "column": "9",
      "line": "7361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_EOPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617289@macro@USB_OTG_GINTSTS_EOPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_EOPF_Msk",
    "location": {
      "column": "9",
      "line": "7362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_EOPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617394@macro@USB_OTG_GINTSTS_EOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_EOPF",
    "location": {
      "column": "9",
      "line": "7363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_EOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617529@macro@USB_OTG_GINTSTS_IEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_IEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617610@macro@USB_OTG_GINTSTS_IEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_IEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617717@macro@USB_OTG_GINTSTS_IEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IEPINT",
    "location": {
      "column": "9",
      "line": "7366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_IEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617852@macro@USB_OTG_GINTSTS_OEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7367",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_OEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@617933@macro@USB_OTG_GINTSTS_OEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_OEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618040@macro@USB_OTG_GINTSTS_OEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OEPINT",
    "location": {
      "column": "9",
      "line": "7369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_OEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618175@macro@USB_OTG_GINTSTS_IISOIXFR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IISOIXFR_Pos",
    "location": {
      "column": "9",
      "line": "7370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_IISOIXFR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618256@macro@USB_OTG_GINTSTS_IISOIXFR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IISOIXFR_Msk",
    "location": {
      "column": "9",
      "line": "7371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_IISOIXFR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618365@macro@USB_OTG_GINTSTS_IISOIXFR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IISOIXFR",
    "location": {
      "column": "9",
      "line": "7372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_IISOIXFR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618500@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
    "location": {
      "column": "9",
      "line": "7373",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618581@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
    "location": {
      "column": "9",
      "line": "7374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618699@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
    "location": {
      "column": "9",
      "line": "7375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618842@macro@USB_OTG_GINTSTS_DATAFSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DATAFSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_DATAFSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@618923@macro@USB_OTG_GINTSTS_DATAFSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DATAFSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7377",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_DATAFSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619033@macro@USB_OTG_GINTSTS_DATAFSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DATAFSUSP",
    "location": {
      "column": "9",
      "line": "7378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_DATAFSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619168@macro@USB_OTG_GINTSTS_HPRTINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HPRTINT_Pos",
    "location": {
      "column": "9",
      "line": "7379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_HPRTINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619249@macro@USB_OTG_GINTSTS_HPRTINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HPRTINT_Msk",
    "location": {
      "column": "9",
      "line": "7380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_HPRTINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619357@macro@USB_OTG_GINTSTS_HPRTINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HPRTINT",
    "location": {
      "column": "9",
      "line": "7381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_HPRTINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619492@macro@USB_OTG_GINTSTS_HCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HCINT_Pos",
    "location": {
      "column": "9",
      "line": "7382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_HCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619573@macro@USB_OTG_GINTSTS_HCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HCINT_Msk",
    "location": {
      "column": "9",
      "line": "7383",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_HCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619679@macro@USB_OTG_GINTSTS_HCINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HCINT",
    "location": {
      "column": "9",
      "line": "7384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_HCINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619814@macro@USB_OTG_GINTSTS_PTXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PTXFE_Pos",
    "location": {
      "column": "9",
      "line": "7385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_PTXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@619895@macro@USB_OTG_GINTSTS_PTXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PTXFE_Msk",
    "location": {
      "column": "9",
      "line": "7386",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_PTXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620001@macro@USB_OTG_GINTSTS_PTXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PTXFE",
    "location": {
      "column": "9",
      "line": "7387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_PTXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620136@macro@USB_OTG_GINTSTS_CIDSCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CIDSCHG_Pos",
    "location": {
      "column": "9",
      "line": "7388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_CIDSCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620217@macro@USB_OTG_GINTSTS_CIDSCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CIDSCHG_Msk",
    "location": {
      "column": "9",
      "line": "7389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_CIDSCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620325@macro@USB_OTG_GINTSTS_CIDSCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CIDSCHG",
    "location": {
      "column": "9",
      "line": "7390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_CIDSCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620460@macro@USB_OTG_GINTSTS_DISCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DISCINT_Pos",
    "location": {
      "column": "9",
      "line": "7391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_DISCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620541@macro@USB_OTG_GINTSTS_DISCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DISCINT_Msk",
    "location": {
      "column": "9",
      "line": "7392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_DISCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620649@macro@USB_OTG_GINTSTS_DISCINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DISCINT",
    "location": {
      "column": "9",
      "line": "7393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_DISCINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620784@macro@USB_OTG_GINTSTS_SRQINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SRQINT_Pos",
    "location": {
      "column": "9",
      "line": "7394",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_SRQINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620865@macro@USB_OTG_GINTSTS_SRQINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SRQINT_Msk",
    "location": {
      "column": "9",
      "line": "7395",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_SRQINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@620972@macro@USB_OTG_GINTSTS_SRQINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SRQINT",
    "location": {
      "column": "9",
      "line": "7396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_SRQINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621107@macro@USB_OTG_GINTSTS_WKUINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_WKUINT_Pos",
    "location": {
      "column": "9",
      "line": "7397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_WKUINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621188@macro@USB_OTG_GINTSTS_WKUINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_WKUINT_Msk",
    "location": {
      "column": "9",
      "line": "7398",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_WKUINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621295@macro@USB_OTG_GINTSTS_WKUINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_WKUINT",
    "location": {
      "column": "9",
      "line": "7399",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTSTS_WKUINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621523@macro@USB_OTG_GINTMSK_MMISM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_MMISM_Pos",
    "location": {
      "column": "9",
      "line": "7402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_MMISM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621604@macro@USB_OTG_GINTMSK_MMISM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_MMISM_Msk",
    "location": {
      "column": "9",
      "line": "7403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_MMISM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621710@macro@USB_OTG_GINTMSK_MMISM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_MMISM",
    "location": {
      "column": "9",
      "line": "7404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_MMISM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621850@macro@USB_OTG_GINTMSK_OTGINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OTGINT_Pos",
    "location": {
      "column": "9",
      "line": "7405",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_OTGINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@621931@macro@USB_OTG_GINTMSK_OTGINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OTGINT_Msk",
    "location": {
      "column": "9",
      "line": "7406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_OTGINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622038@macro@USB_OTG_GINTMSK_OTGINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OTGINT",
    "location": {
      "column": "9",
      "line": "7407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_OTGINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622178@macro@USB_OTG_GINTMSK_SOFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SOFM_Pos",
    "location": {
      "column": "9",
      "line": "7408",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_SOFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622259@macro@USB_OTG_GINTMSK_SOFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SOFM_Msk",
    "location": {
      "column": "9",
      "line": "7409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_SOFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622364@macro@USB_OTG_GINTMSK_SOFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SOFM",
    "location": {
      "column": "9",
      "line": "7410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_SOFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622504@macro@USB_OTG_GINTMSK_RXFLVLM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_RXFLVLM_Pos",
    "location": {
      "column": "9",
      "line": "7411",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_RXFLVLM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622585@macro@USB_OTG_GINTMSK_RXFLVLM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_RXFLVLM_Msk",
    "location": {
      "column": "9",
      "line": "7412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_RXFLVLM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622693@macro@USB_OTG_GINTMSK_RXFLVLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_RXFLVLM",
    "location": {
      "column": "9",
      "line": "7413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_RXFLVLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622833@macro@USB_OTG_GINTMSK_NPTXFEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_NPTXFEM_Pos",
    "location": {
      "column": "9",
      "line": "7414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_NPTXFEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@622914@macro@USB_OTG_GINTMSK_NPTXFEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_NPTXFEM_Msk",
    "location": {
      "column": "9",
      "line": "7415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_NPTXFEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623022@macro@USB_OTG_GINTMSK_NPTXFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_NPTXFEM",
    "location": {
      "column": "9",
      "line": "7416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_NPTXFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623162@macro@USB_OTG_GINTMSK_GINAKEFFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GINAKEFFM_Pos",
    "location": {
      "column": "9",
      "line": "7417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_GINAKEFFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623243@macro@USB_OTG_GINTMSK_GINAKEFFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GINAKEFFM_Msk",
    "location": {
      "column": "9",
      "line": "7418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_GINAKEFFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623353@macro@USB_OTG_GINTMSK_GINAKEFFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GINAKEFFM",
    "location": {
      "column": "9",
      "line": "7419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_GINAKEFFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623493@macro@USB_OTG_GINTMSK_GONAKEFFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GONAKEFFM_Pos",
    "location": {
      "column": "9",
      "line": "7420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_GONAKEFFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623574@macro@USB_OTG_GINTMSK_GONAKEFFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GONAKEFFM_Msk",
    "location": {
      "column": "9",
      "line": "7421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_GONAKEFFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623684@macro@USB_OTG_GINTMSK_GONAKEFFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GONAKEFFM",
    "location": {
      "column": "9",
      "line": "7422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_GONAKEFFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623824@macro@USB_OTG_GINTMSK_ESUSPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ESUSPM_Pos",
    "location": {
      "column": "9",
      "line": "7423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ESUSPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@623905@macro@USB_OTG_GINTMSK_ESUSPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ESUSPM_Msk",
    "location": {
      "column": "9",
      "line": "7424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ESUSPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624012@macro@USB_OTG_GINTMSK_ESUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ESUSPM",
    "location": {
      "column": "9",
      "line": "7425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ESUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624152@macro@USB_OTG_GINTMSK_USBSUSPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBSUSPM_Pos",
    "location": {
      "column": "9",
      "line": "7426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBSUSPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624233@macro@USB_OTG_GINTMSK_USBSUSPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBSUSPM_Msk",
    "location": {
      "column": "9",
      "line": "7427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBSUSPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624342@macro@USB_OTG_GINTMSK_USBSUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBSUSPM",
    "location": {
      "column": "9",
      "line": "7428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBSUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624482@macro@USB_OTG_GINTMSK_USBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBRST_Pos",
    "location": {
      "column": "9",
      "line": "7429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624563@macro@USB_OTG_GINTMSK_USBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBRST_Msk",
    "location": {
      "column": "9",
      "line": "7430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624670@macro@USB_OTG_GINTMSK_USBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBRST",
    "location": {
      "column": "9",
      "line": "7431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624810@macro@USB_OTG_GINTMSK_ENUMDNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ENUMDNEM_Pos",
    "location": {
      "column": "9",
      "line": "7432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ENUMDNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@624891@macro@USB_OTG_GINTMSK_ENUMDNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ENUMDNEM_Msk",
    "location": {
      "column": "9",
      "line": "7433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ENUMDNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625000@macro@USB_OTG_GINTMSK_ENUMDNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ENUMDNEM",
    "location": {
      "column": "9",
      "line": "7434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ENUMDNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625140@macro@USB_OTG_GINTMSK_ISOODRPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ISOODRPM_Pos",
    "location": {
      "column": "9",
      "line": "7435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ISOODRPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625221@macro@USB_OTG_GINTMSK_ISOODRPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ISOODRPM_Msk",
    "location": {
      "column": "9",
      "line": "7436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ISOODRPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625330@macro@USB_OTG_GINTMSK_ISOODRPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ISOODRPM",
    "location": {
      "column": "9",
      "line": "7437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_ISOODRPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625470@macro@USB_OTG_GINTMSK_EOPFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EOPFM_Pos",
    "location": {
      "column": "9",
      "line": "7438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_EOPFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625551@macro@USB_OTG_GINTMSK_EOPFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EOPFM_Msk",
    "location": {
      "column": "9",
      "line": "7439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_EOPFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625657@macro@USB_OTG_GINTMSK_EOPFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EOPFM",
    "location": {
      "column": "9",
      "line": "7440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_EOPFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625797@macro@USB_OTG_GINTMSK_EPMISM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EPMISM_Pos",
    "location": {
      "column": "9",
      "line": "7441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_EPMISM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625878@macro@USB_OTG_GINTMSK_EPMISM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EPMISM_Msk",
    "location": {
      "column": "9",
      "line": "7442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_EPMISM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@625985@macro@USB_OTG_GINTMSK_EPMISM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EPMISM",
    "location": {
      "column": "9",
      "line": "7443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_EPMISM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626125@macro@USB_OTG_GINTMSK_IEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_IEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626206@macro@USB_OTG_GINTMSK_IEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7445",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_IEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626313@macro@USB_OTG_GINTMSK_IEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IEPINT",
    "location": {
      "column": "9",
      "line": "7446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_IEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626453@macro@USB_OTG_GINTMSK_OEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_OEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626534@macro@USB_OTG_GINTMSK_OEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_OEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626641@macro@USB_OTG_GINTMSK_OEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OEPINT",
    "location": {
      "column": "9",
      "line": "7449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_OEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626781@macro@USB_OTG_GINTMSK_IISOIXFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IISOIXFRM_Pos",
    "location": {
      "column": "9",
      "line": "7450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_IISOIXFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626862@macro@USB_OTG_GINTMSK_IISOIXFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IISOIXFRM_Msk",
    "location": {
      "column": "9",
      "line": "7451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_IISOIXFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@626972@macro@USB_OTG_GINTMSK_IISOIXFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IISOIXFRM",
    "location": {
      "column": "9",
      "line": "7452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_IISOIXFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627112@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
    "location": {
      "column": "9",
      "line": "7453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627193@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
    "location": {
      "column": "9",
      "line": "7454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627309@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
    "location": {
      "column": "9",
      "line": "7455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627455@macro@USB_OTG_GINTMSK_FSUSPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_FSUSPM_Pos",
    "location": {
      "column": "9",
      "line": "7456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_FSUSPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627536@macro@USB_OTG_GINTMSK_FSUSPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_FSUSPM_Msk",
    "location": {
      "column": "9",
      "line": "7457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_FSUSPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627643@macro@USB_OTG_GINTMSK_FSUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_FSUSPM",
    "location": {
      "column": "9",
      "line": "7458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_FSUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627783@macro@USB_OTG_GINTMSK_PRTIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PRTIM_Pos",
    "location": {
      "column": "9",
      "line": "7459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PRTIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627864@macro@USB_OTG_GINTMSK_PRTIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PRTIM_Msk",
    "location": {
      "column": "9",
      "line": "7460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PRTIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@627970@macro@USB_OTG_GINTMSK_PRTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PRTIM",
    "location": {
      "column": "9",
      "line": "7461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PRTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628110@macro@USB_OTG_GINTMSK_HCIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_HCIM_Pos",
    "location": {
      "column": "9",
      "line": "7462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_HCIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628191@macro@USB_OTG_GINTMSK_HCIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_HCIM_Msk",
    "location": {
      "column": "9",
      "line": "7463",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_HCIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628296@macro@USB_OTG_GINTMSK_HCIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_HCIM",
    "location": {
      "column": "9",
      "line": "7464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_HCIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628436@macro@USB_OTG_GINTMSK_PTXFEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PTXFEM_Pos",
    "location": {
      "column": "9",
      "line": "7465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PTXFEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628517@macro@USB_OTG_GINTMSK_PTXFEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PTXFEM_Msk",
    "location": {
      "column": "9",
      "line": "7466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PTXFEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628624@macro@USB_OTG_GINTMSK_PTXFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PTXFEM",
    "location": {
      "column": "9",
      "line": "7467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_PTXFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628764@macro@USB_OTG_GINTMSK_CIDSCHGM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_CIDSCHGM_Pos",
    "location": {
      "column": "9",
      "line": "7468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_CIDSCHGM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628845@macro@USB_OTG_GINTMSK_CIDSCHGM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_CIDSCHGM_Msk",
    "location": {
      "column": "9",
      "line": "7469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_CIDSCHGM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@628954@macro@USB_OTG_GINTMSK_CIDSCHGM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_CIDSCHGM",
    "location": {
      "column": "9",
      "line": "7470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_CIDSCHGM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629094@macro@USB_OTG_GINTMSK_DISCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_DISCINT_Pos",
    "location": {
      "column": "9",
      "line": "7471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_DISCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629175@macro@USB_OTG_GINTMSK_DISCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_DISCINT_Msk",
    "location": {
      "column": "9",
      "line": "7472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_DISCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629283@macro@USB_OTG_GINTMSK_DISCINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_DISCINT",
    "location": {
      "column": "9",
      "line": "7473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_DISCINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629423@macro@USB_OTG_GINTMSK_SRQIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SRQIM_Pos",
    "location": {
      "column": "9",
      "line": "7474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_SRQIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629504@macro@USB_OTG_GINTMSK_SRQIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SRQIM_Msk",
    "location": {
      "column": "9",
      "line": "7475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_SRQIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629610@macro@USB_OTG_GINTMSK_SRQIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SRQIM",
    "location": {
      "column": "9",
      "line": "7476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_SRQIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629750@macro@USB_OTG_GINTMSK_WUIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_WUIM_Pos",
    "location": {
      "column": "9",
      "line": "7477",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_WUIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629831@macro@USB_OTG_GINTMSK_WUIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_WUIM_Msk",
    "location": {
      "column": "9",
      "line": "7478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_WUIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@629936@macro@USB_OTG_GINTMSK_WUIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_WUIM",
    "location": {
      "column": "9",
      "line": "7479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GINTMSK_WUIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630167@macro@USB_OTG_DAINT_IEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_IEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINT_IEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630248@macro@USB_OTG_DAINT_IEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_IEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINT_IEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630356@macro@USB_OTG_DAINT_IEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_IEPINT",
    "location": {
      "column": "9",
      "line": "7484",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINT_IEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630472@macro@USB_OTG_DAINT_OEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_OEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINT_OEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630553@macro@USB_OTG_DAINT_OEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_OEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINT_OEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630661@macro@USB_OTG_DAINT_OEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_OEPINT",
    "location": {
      "column": "9",
      "line": "7487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINT_OEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630871@macro@USB_OTG_HAINTMSK_HAINTM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINTMSK_HAINTM_Pos",
    "location": {
      "column": "9",
      "line": "7490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HAINTMSK_HAINTM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@630952@macro@USB_OTG_HAINTMSK_HAINTM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINTMSK_HAINTM_Msk",
    "location": {
      "column": "9",
      "line": "7491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HAINTMSK_HAINTM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631063@macro@USB_OTG_HAINTMSK_HAINTM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINTMSK_HAINTM",
    "location": {
      "column": "9",
      "line": "7492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HAINTMSK_HAINTM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631267@macro@USB_OTG_GRXSTSP_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "7495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631348@macro@USB_OTG_GRXSTSP_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "7496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631454@macro@USB_OTG_GRXSTSP_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_EPNUM",
    "location": {
      "column": "9",
      "line": "7497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631569@macro@USB_OTG_GRXSTSP_BCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_BCNT_Pos",
    "location": {
      "column": "9",
      "line": "7498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_BCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631650@macro@USB_OTG_GRXSTSP_BCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_BCNT_Msk",
    "location": {
      "column": "9",
      "line": "7499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_BCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631757@macro@USB_OTG_GRXSTSP_BCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_BCNT",
    "location": {
      "column": "9",
      "line": "7500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_BCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631872@macro@USB_OTG_GRXSTSP_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_DPID_Pos",
    "location": {
      "column": "9",
      "line": "7501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@631953@macro@USB_OTG_GRXSTSP_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_DPID_Msk",
    "location": {
      "column": "9",
      "line": "7502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632058@macro@USB_OTG_GRXSTSP_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_DPID",
    "location": {
      "column": "9",
      "line": "7503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632173@macro@USB_OTG_GRXSTSP_PKTSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_PKTSTS_Pos",
    "location": {
      "column": "9",
      "line": "7504",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_PKTSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632254@macro@USB_OTG_GRXSTSP_PKTSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_PKTSTS_Msk",
    "location": {
      "column": "9",
      "line": "7505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_PKTSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632361@macro@USB_OTG_GRXSTSP_PKTSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_PKTSTS",
    "location": {
      "column": "9",
      "line": "7506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXSTSP_PKTSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632570@macro@USB_OTG_DAINTMSK_IEPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_IEPM_Pos",
    "location": {
      "column": "9",
      "line": "7509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINTMSK_IEPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632651@macro@USB_OTG_DAINTMSK_IEPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_IEPM_Msk",
    "location": {
      "column": "9",
      "line": "7510",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINTMSK_IEPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632760@macro@USB_OTG_DAINTMSK_IEPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_IEPM",
    "location": {
      "column": "9",
      "line": "7511",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINTMSK_IEPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632874@macro@USB_OTG_DAINTMSK_OEPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_OEPM_Pos",
    "location": {
      "column": "9",
      "line": "7512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINTMSK_OEPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@632955@macro@USB_OTG_DAINTMSK_OEPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_OEPM_Msk",
    "location": {
      "column": "9",
      "line": "7513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINTMSK_OEPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633064@macro@USB_OTG_DAINTMSK_OEPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_OEPM",
    "location": {
      "column": "9",
      "line": "7514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DAINTMSK_OEPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633272@macro@USB_OTG_GRXFSIZ_RXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXFSIZ_RXFD_Pos",
    "location": {
      "column": "9",
      "line": "7517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXFSIZ_RXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633353@macro@USB_OTG_GRXFSIZ_RXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXFSIZ_RXFD_Msk",
    "location": {
      "column": "9",
      "line": "7518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXFSIZ_RXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633461@macro@USB_OTG_GRXFSIZ_RXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXFSIZ_RXFD",
    "location": {
      "column": "9",
      "line": "7519",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GRXFSIZ_RXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633656@macro@USB_OTG_DVBUSDIS_VBUSDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSDIS_VBUSDT_Pos",
    "location": {
      "column": "9",
      "line": "7522",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DVBUSDIS_VBUSDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633737@macro@USB_OTG_DVBUSDIS_VBUSDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSDIS_VBUSDT_Msk",
    "location": {
      "column": "9",
      "line": "7523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DVBUSDIS_VBUSDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@633848@macro@USB_OTG_DVBUSDIS_VBUSDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSDIS_VBUSDT",
    "location": {
      "column": "9",
      "line": "7524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DVBUSDIS_VBUSDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634044@macro@USB_OTG_NPTXFSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFSA_Pos",
    "location": {
      "column": "9",
      "line": "7527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_NPTXFSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634125@macro@USB_OTG_NPTXFSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFSA_Msk",
    "location": {
      "column": "9",
      "line": "7528",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_NPTXFSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634228@macro@USB_OTG_NPTXFSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFSA",
    "location": {
      "column": "9",
      "line": "7529",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_NPTXFSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634355@macro@USB_OTG_NPTXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFD_Pos",
    "location": {
      "column": "9",
      "line": "7530",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_NPTXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634436@macro@USB_OTG_NPTXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFD_Msk",
    "location": {
      "column": "9",
      "line": "7531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_NPTXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634538@macro@USB_OTG_NPTXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFD",
    "location": {
      "column": "9",
      "line": "7532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_NPTXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634665@macro@USB_OTG_TX0FSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FSA_Pos",
    "location": {
      "column": "9",
      "line": "7533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_TX0FSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634746@macro@USB_OTG_TX0FSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FSA_Msk",
    "location": {
      "column": "9",
      "line": "7534",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_TX0FSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634848@macro@USB_OTG_TX0FSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FSA",
    "location": {
      "column": "9",
      "line": "7535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_TX0FSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@634975@macro@USB_OTG_TX0FD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FD_Pos",
    "location": {
      "column": "9",
      "line": "7536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_TX0FD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635056@macro@USB_OTG_TX0FD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FD_Msk",
    "location": {
      "column": "9",
      "line": "7537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_TX0FD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635157@macro@USB_OTG_TX0FD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FD",
    "location": {
      "column": "9",
      "line": "7538",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_TX0FD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635379@macro@USB_OTG_DVBUSPULSE_DVBUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSPULSE_DVBUSP_Pos",
    "location": {
      "column": "9",
      "line": "7541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DVBUSPULSE_DVBUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635460@macro@USB_OTG_DVBUSPULSE_DVBUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSPULSE_DVBUSP_Msk",
    "location": {
      "column": "9",
      "line": "7542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DVBUSPULSE_DVBUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635572@macro@USB_OTG_DVBUSPULSE_DVBUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSPULSE_DVBUSP",
    "location": {
      "column": "9",
      "line": "7543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DVBUSPULSE_DVBUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635779@macro@USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
    "location": {
      "column": "9",
      "line": "7546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635860@macro@USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
    "location": {
      "column": "9",
      "line": "7547",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@635973@macro@USB_OTG_GNPTXSTS_NPTXFSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXFSAV",
    "location": {
      "column": "9",
      "line": "7548",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXFSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636098@macro@USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
    "location": {
      "column": "9",
      "line": "7550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636179@macro@USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
    "location": {
      "column": "9",
      "line": "7551",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636290@macro@USB_OTG_GNPTXSTS_NPTQXSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV",
    "location": {
      "column": "9",
      "line": "7552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636429@macro@USB_OTG_GNPTXSTS_NPTQXSAV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_0",
    "location": {
      "column": "9",
      "line": "7553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636540@macro@USB_OTG_GNPTXSTS_NPTQXSAV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_1",
    "location": {
      "column": "9",
      "line": "7554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636651@macro@USB_OTG_GNPTXSTS_NPTQXSAV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_2",
    "location": {
      "column": "9",
      "line": "7555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636762@macro@USB_OTG_GNPTXSTS_NPTQXSAV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_3",
    "location": {
      "column": "9",
      "line": "7556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636873@macro@USB_OTG_GNPTXSTS_NPTQXSAV_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_4",
    "location": {
      "column": "9",
      "line": "7557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@636984@macro@USB_OTG_GNPTXSTS_NPTQXSAV_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_5",
    "location": {
      "column": "9",
      "line": "7558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637095@macro@USB_OTG_GNPTXSTS_NPTQXSAV_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_6",
    "location": {
      "column": "9",
      "line": "7559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637206@macro@USB_OTG_GNPTXSTS_NPTQXSAV_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_7",
    "location": {
      "column": "9",
      "line": "7560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637319@macro@USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
    "location": {
      "column": "9",
      "line": "7562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637400@macro@USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
    "location": {
      "column": "9",
      "line": "7563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637511@macro@USB_OTG_GNPTXSTS_NPTXQTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP",
    "location": {
      "column": "9",
      "line": "7564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637645@macro@USB_OTG_GNPTXSTS_NPTXQTOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_0",
    "location": {
      "column": "9",
      "line": "7565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637756@macro@USB_OTG_GNPTXSTS_NPTXQTOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_1",
    "location": {
      "column": "9",
      "line": "7566",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637867@macro@USB_OTG_GNPTXSTS_NPTXQTOP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_2",
    "location": {
      "column": "9",
      "line": "7567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@637978@macro@USB_OTG_GNPTXSTS_NPTXQTOP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_3",
    "location": {
      "column": "9",
      "line": "7568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638089@macro@USB_OTG_GNPTXSTS_NPTXQTOP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_4",
    "location": {
      "column": "9",
      "line": "7569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638200@macro@USB_OTG_GNPTXSTS_NPTXQTOP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_5",
    "location": {
      "column": "9",
      "line": "7570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638311@macro@USB_OTG_GNPTXSTS_NPTXQTOP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_6",
    "location": {
      "column": "9",
      "line": "7571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638515@macro@USB_OTG_DTHRCTL_NONISOTHREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_NONISOTHREN_Pos",
    "location": {
      "column": "9",
      "line": "7574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_NONISOTHREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638596@macro@USB_OTG_DTHRCTL_NONISOTHREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_NONISOTHREN_Msk",
    "location": {
      "column": "9",
      "line": "7575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_NONISOTHREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638708@macro@USB_OTG_DTHRCTL_NONISOTHREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_NONISOTHREN",
    "location": {
      "column": "9",
      "line": "7576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_NONISOTHREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638843@macro@USB_OTG_DTHRCTL_ISOTHREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ISOTHREN_Pos",
    "location": {
      "column": "9",
      "line": "7577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ISOTHREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@638924@macro@USB_OTG_DTHRCTL_ISOTHREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ISOTHREN_Msk",
    "location": {
      "column": "9",
      "line": "7578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ISOTHREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639033@macro@USB_OTG_DTHRCTL_ISOTHREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ISOTHREN",
    "location": {
      "column": "9",
      "line": "7579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ISOTHREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639156@macro@USB_OTG_DTHRCTL_TXTHRLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_Pos",
    "location": {
      "column": "9",
      "line": "7581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639237@macro@USB_OTG_DTHRCTL_TXTHRLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_Msk",
    "location": {
      "column": "9",
      "line": "7582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639348@macro@USB_OTG_DTHRCTL_TXTHRLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN",
    "location": {
      "column": "9",
      "line": "7583",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639462@macro@USB_OTG_DTHRCTL_TXTHRLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_0",
    "location": {
      "column": "9",
      "line": "7584",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639573@macro@USB_OTG_DTHRCTL_TXTHRLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_1",
    "location": {
      "column": "9",
      "line": "7585",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639684@macro@USB_OTG_DTHRCTL_TXTHRLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_2",
    "location": {
      "column": "9",
      "line": "7586",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639795@macro@USB_OTG_DTHRCTL_TXTHRLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_3",
    "location": {
      "column": "9",
      "line": "7587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@639906@macro@USB_OTG_DTHRCTL_TXTHRLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_4",
    "location": {
      "column": "9",
      "line": "7588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640017@macro@USB_OTG_DTHRCTL_TXTHRLEN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_5",
    "location": {
      "column": "9",
      "line": "7589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640128@macro@USB_OTG_DTHRCTL_TXTHRLEN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_6",
    "location": {
      "column": "9",
      "line": "7590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640239@macro@USB_OTG_DTHRCTL_TXTHRLEN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_7",
    "location": {
      "column": "9",
      "line": "7591",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640350@macro@USB_OTG_DTHRCTL_TXTHRLEN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_8",
    "location": {
      "column": "9",
      "line": "7592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640461@macro@USB_OTG_DTHRCTL_RXTHREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHREN_Pos",
    "location": {
      "column": "9",
      "line": "7593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640542@macro@USB_OTG_DTHRCTL_RXTHREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHREN_Msk",
    "location": {
      "column": "9",
      "line": "7594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640650@macro@USB_OTG_DTHRCTL_RXTHREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHREN",
    "location": {
      "column": "9",
      "line": "7595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640765@macro@USB_OTG_DTHRCTL_RXTHRLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_Pos",
    "location": {
      "column": "9",
      "line": "7597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640846@macro@USB_OTG_DTHRCTL_RXTHRLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_Msk",
    "location": {
      "column": "9",
      "line": "7598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@640957@macro@USB_OTG_DTHRCTL_RXTHRLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN",
    "location": {
      "column": "9",
      "line": "7599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641070@macro@USB_OTG_DTHRCTL_RXTHRLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_0",
    "location": {
      "column": "9",
      "line": "7600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641181@macro@USB_OTG_DTHRCTL_RXTHRLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_1",
    "location": {
      "column": "9",
      "line": "7601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641292@macro@USB_OTG_DTHRCTL_RXTHRLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_2",
    "location": {
      "column": "9",
      "line": "7602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641403@macro@USB_OTG_DTHRCTL_RXTHRLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_3",
    "location": {
      "column": "9",
      "line": "7603",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641514@macro@USB_OTG_DTHRCTL_RXTHRLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_4",
    "location": {
      "column": "9",
      "line": "7604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641625@macro@USB_OTG_DTHRCTL_RXTHRLEN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_5",
    "location": {
      "column": "9",
      "line": "7605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641736@macro@USB_OTG_DTHRCTL_RXTHRLEN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_6",
    "location": {
      "column": "9",
      "line": "7606",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641847@macro@USB_OTG_DTHRCTL_RXTHRLEN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_7",
    "location": {
      "column": "9",
      "line": "7607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@641958@macro@USB_OTG_DTHRCTL_RXTHRLEN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_8",
    "location": {
      "column": "9",
      "line": "7608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642069@macro@USB_OTG_DTHRCTL_ARPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ARPEN_Pos",
    "location": {
      "column": "9",
      "line": "7609",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ARPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642150@macro@USB_OTG_DTHRCTL_ARPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ARPEN_Msk",
    "location": {
      "column": "9",
      "line": "7610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ARPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642256@macro@USB_OTG_DTHRCTL_ARPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ARPEN",
    "location": {
      "column": "9",
      "line": "7611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ARPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642463@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
    "location": {
      "column": "9",
      "line": "7614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642544@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
    "location": {
      "column": "9",
      "line": "7615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642660@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM",
    "location": {
      "column": "9",
      "line": "7616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642885@macro@USB_OTG_DEACHINT_IEP1INT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_IEP1INT_Pos",
    "location": {
      "column": "9",
      "line": "7619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINT_IEP1INT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@642966@macro@USB_OTG_DEACHINT_IEP1INT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_IEP1INT_Msk",
    "location": {
      "column": "9",
      "line": "7620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINT_IEP1INT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643075@macro@USB_OTG_DEACHINT_IEP1INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_IEP1INT",
    "location": {
      "column": "9",
      "line": "7621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINT_IEP1INT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643192@macro@USB_OTG_DEACHINT_OEP1INT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_OEP1INT_Pos",
    "location": {
      "column": "9",
      "line": "7622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINT_OEP1INT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643273@macro@USB_OTG_DEACHINT_OEP1INT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_OEP1INT_Msk",
    "location": {
      "column": "9",
      "line": "7623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINT_OEP1INT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643382@macro@USB_OTG_DEACHINT_OEP1INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_OEP1INT",
    "location": {
      "column": "9",
      "line": "7624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINT_OEP1INT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643590@macro@USB_OTG_GCCFG_PWRDWN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_PWRDWN_Pos",
    "location": {
      "column": "9",
      "line": "7627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_PWRDWN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643671@macro@USB_OTG_GCCFG_PWRDWN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_PWRDWN_Msk",
    "location": {
      "column": "9",
      "line": "7628",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_PWRDWN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643776@macro@USB_OTG_GCCFG_PWRDWN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_PWRDWN",
    "location": {
      "column": "9",
      "line": "7629",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_PWRDWN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643875@macro@USB_OTG_GCCFG_I2CPADEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_I2CPADEN_Pos",
    "location": {
      "column": "9",
      "line": "7630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_I2CPADEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@643956@macro@USB_OTG_GCCFG_I2CPADEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_I2CPADEN_Msk",
    "location": {
      "column": "9",
      "line": "7631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_I2CPADEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644063@macro@USB_OTG_GCCFG_I2CPADEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_I2CPADEN",
    "location": {
      "column": "9",
      "line": "7632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_I2CPADEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644212@macro@USB_OTG_GCCFG_VBUSASEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSASEN_Pos",
    "location": {
      "column": "9",
      "line": "7633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSASEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644293@macro@USB_OTG_GCCFG_VBUSASEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSASEN_Msk",
    "location": {
      "column": "9",
      "line": "7634",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSASEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644400@macro@USB_OTG_GCCFG_VBUSASEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSASEN",
    "location": {
      "column": "9",
      "line": "7635",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSASEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644519@macro@USB_OTG_GCCFG_VBUSBSEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSBSEN_Pos",
    "location": {
      "column": "9",
      "line": "7636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSBSEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644600@macro@USB_OTG_GCCFG_VBUSBSEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSBSEN_Msk",
    "location": {
      "column": "9",
      "line": "7637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSBSEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644707@macro@USB_OTG_GCCFG_VBUSBSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSBSEN",
    "location": {
      "column": "9",
      "line": "7638",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSBSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644826@macro@USB_OTG_GCCFG_SOFOUTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_SOFOUTEN_Pos",
    "location": {
      "column": "9",
      "line": "7639",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_SOFOUTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@644907@macro@USB_OTG_GCCFG_SOFOUTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_SOFOUTEN_Msk",
    "location": {
      "column": "9",
      "line": "7640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_SOFOUTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645014@macro@USB_OTG_GCCFG_SOFOUTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_SOFOUTEN",
    "location": {
      "column": "9",
      "line": "7641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_SOFOUTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645120@macro@USB_OTG_GCCFG_NOVBUSSENS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_NOVBUSSENS_Pos",
    "location": {
      "column": "9",
      "line": "7642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_NOVBUSSENS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645201@macro@USB_OTG_GCCFG_NOVBUSSENS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_NOVBUSSENS_Msk",
    "location": {
      "column": "9",
      "line": "7643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_NOVBUSSENS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645310@macro@USB_OTG_GCCFG_NOVBUSSENS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_NOVBUSSENS",
    "location": {
      "column": "9",
      "line": "7644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_GCCFG_NOVBUSSENS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645522@macro@USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
    "location": {
      "column": "9",
      "line": "7647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645603@macro@USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
    "location": {
      "column": "9",
      "line": "7648",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645716@macro@USB_OTG_DEACHINTMSK_IEP1INTM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_IEP1INTM",
    "location": {
      "column": "9",
      "line": "7649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_IEP1INTM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645841@macro@USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
    "location": {
      "column": "9",
      "line": "7650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@645922@macro@USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
    "location": {
      "column": "9",
      "line": "7651",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646035@macro@USB_OTG_DEACHINTMSK_OEP1INTM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_OEP1INTM",
    "location": {
      "column": "9",
      "line": "7652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_OEP1INTM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646249@macro@USB_OTG_CID_PRODUCT_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CID_PRODUCT_ID_Pos",
    "location": {
      "column": "9",
      "line": "7655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CID_PRODUCT_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646330@macro@USB_OTG_CID_PRODUCT_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CID_PRODUCT_ID_Msk",
    "location": {
      "column": "9",
      "line": "7656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CID_PRODUCT_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646444@macro@USB_OTG_CID_PRODUCT_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CID_PRODUCT_ID",
    "location": {
      "column": "9",
      "line": "7657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CID_PRODUCT_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646647@macro@USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646728@macro@USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7661",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646839@macro@USB_OTG_DIEPEACHMSK1_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_XFRCM",
    "location": {
      "column": "9",
      "line": "7662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@646978@macro@USB_OTG_DIEPEACHMSK1_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647059@macro@USB_OTG_DIEPEACHMSK1_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7664",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647169@macro@USB_OTG_DIEPEACHMSK1_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_EPDM",
    "location": {
      "column": "9",
      "line": "7665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647307@macro@USB_OTG_DIEPEACHMSK1_TOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TOM_Pos",
    "location": {
      "column": "9",
      "line": "7666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647388@macro@USB_OTG_DIEPEACHMSK1_TOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TOM_Msk",
    "location": {
      "column": "9",
      "line": "7667",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647497@macro@USB_OTG_DIEPEACHMSK1_TOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TOM",
    "location": {
      "column": "9",
      "line": "7668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647635@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
    "location": {
      "column": "9",
      "line": "7669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647716@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
    "location": {
      "column": "9",
      "line": "7670",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647831@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
    "location": {
      "column": "9",
      "line": "7671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@647974@macro@USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
    "location": {
      "column": "9",
      "line": "7672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648055@macro@USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
    "location": {
      "column": "9",
      "line": "7673",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648168@macro@USB_OTG_DIEPEACHMSK1_INEPNMM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNMM",
    "location": {
      "column": "9",
      "line": "7674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNMM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648309@macro@USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
    "location": {
      "column": "9",
      "line": "7675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648390@macro@USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
    "location": {
      "column": "9",
      "line": "7676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648503@macro@USB_OTG_DIEPEACHMSK1_INEPNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNEM",
    "location": {
      "column": "9",
      "line": "7677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648644@macro@USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
    "location": {
      "column": "9",
      "line": "7678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648725@macro@USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
    "location": {
      "column": "9",
      "line": "7679",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648837@macro@USB_OTG_DIEPEACHMSK1_TXFURM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TXFURM",
    "location": {
      "column": "9",
      "line": "7680",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TXFURM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@648977@macro@USB_OTG_DIEPEACHMSK1_BIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_BIM_Pos",
    "location": {
      "column": "9",
      "line": "7681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_BIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649058@macro@USB_OTG_DIEPEACHMSK1_BIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_BIM_Msk",
    "location": {
      "column": "9",
      "line": "7682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_BIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649167@macro@USB_OTG_DIEPEACHMSK1_BIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_BIM",
    "location": {
      "column": "9",
      "line": "7683",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_BIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649305@macro@USB_OTG_DIEPEACHMSK1_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "7684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649386@macro@USB_OTG_DIEPEACHMSK1_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "7685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649496@macro@USB_OTG_DIEPEACHMSK1_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_NAKM",
    "location": {
      "column": "9",
      "line": "7686",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649724@macro@USB_OTG_HPRT_PCSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCSTS_Pos",
    "location": {
      "column": "9",
      "line": "7689",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PCSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649805@macro@USB_OTG_HPRT_PCSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCSTS_Msk",
    "location": {
      "column": "9",
      "line": "7690",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PCSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@649908@macro@USB_OTG_HPRT_PCSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCSTS",
    "location": {
      "column": "9",
      "line": "7691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PCSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650023@macro@USB_OTG_HPRT_PCDET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCDET_Pos",
    "location": {
      "column": "9",
      "line": "7692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PCDET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650104@macro@USB_OTG_HPRT_PCDET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCDET_Msk",
    "location": {
      "column": "9",
      "line": "7693",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PCDET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650207@macro@USB_OTG_HPRT_PCDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCDET",
    "location": {
      "column": "9",
      "line": "7694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PCDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650322@macro@USB_OTG_HPRT_PENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENA_Pos",
    "location": {
      "column": "9",
      "line": "7695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650403@macro@USB_OTG_HPRT_PENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENA_Msk",
    "location": {
      "column": "9",
      "line": "7696",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650505@macro@USB_OTG_HPRT_PENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENA",
    "location": {
      "column": "9",
      "line": "7697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650620@macro@USB_OTG_HPRT_PENCHNG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENCHNG_Pos",
    "location": {
      "column": "9",
      "line": "7698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PENCHNG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650701@macro@USB_OTG_HPRT_PENCHNG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENCHNG_Msk",
    "location": {
      "column": "9",
      "line": "7699",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PENCHNG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650806@macro@USB_OTG_HPRT_PENCHNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENCHNG",
    "location": {
      "column": "9",
      "line": "7700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PENCHNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@650921@macro@USB_OTG_HPRT_POCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCA_Pos",
    "location": {
      "column": "9",
      "line": "7701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_POCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651002@macro@USB_OTG_HPRT_POCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCA_Msk",
    "location": {
      "column": "9",
      "line": "7702",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_POCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651104@macro@USB_OTG_HPRT_POCA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCA",
    "location": {
      "column": "9",
      "line": "7703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_POCA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651219@macro@USB_OTG_HPRT_POCCHNG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCCHNG_Pos",
    "location": {
      "column": "9",
      "line": "7704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_POCCHNG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651300@macro@USB_OTG_HPRT_POCCHNG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCCHNG_Msk",
    "location": {
      "column": "9",
      "line": "7705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_POCCHNG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651405@macro@USB_OTG_HPRT_POCCHNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCCHNG",
    "location": {
      "column": "9",
      "line": "7706",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_POCCHNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651520@macro@USB_OTG_HPRT_PRES_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRES_Pos",
    "location": {
      "column": "9",
      "line": "7707",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PRES_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651601@macro@USB_OTG_HPRT_PRES_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRES_Msk",
    "location": {
      "column": "9",
      "line": "7708",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PRES_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651703@macro@USB_OTG_HPRT_PRES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRES",
    "location": {
      "column": "9",
      "line": "7709",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PRES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651818@macro@USB_OTG_HPRT_PSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7710",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@651899@macro@USB_OTG_HPRT_PSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7711",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652002@macro@USB_OTG_HPRT_PSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSUSP",
    "location": {
      "column": "9",
      "line": "7712",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652117@macro@USB_OTG_HPRT_PRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRST_Pos",
    "location": {
      "column": "9",
      "line": "7713",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652198@macro@USB_OTG_HPRT_PRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRST_Msk",
    "location": {
      "column": "9",
      "line": "7714",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652300@macro@USB_OTG_HPRT_PRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRST",
    "location": {
      "column": "9",
      "line": "7715",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652417@macro@USB_OTG_HPRT_PLSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_Pos",
    "location": {
      "column": "9",
      "line": "7717",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652498@macro@USB_OTG_HPRT_PLSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_Msk",
    "location": {
      "column": "9",
      "line": "7718",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652601@macro@USB_OTG_HPRT_PLSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS",
    "location": {
      "column": "9",
      "line": "7719",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652716@macro@USB_OTG_HPRT_PLSTS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_0",
    "location": {
      "column": "9",
      "line": "7720",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652819@macro@USB_OTG_HPRT_PLSTS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_1",
    "location": {
      "column": "9",
      "line": "7721",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@652922@macro@USB_OTG_HPRT_PPWR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PPWR_Pos",
    "location": {
      "column": "9",
      "line": "7722",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PPWR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653003@macro@USB_OTG_HPRT_PPWR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PPWR_Msk",
    "location": {
      "column": "9",
      "line": "7723",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PPWR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653105@macro@USB_OTG_HPRT_PPWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PPWR",
    "location": {
      "column": "9",
      "line": "7724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PPWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653222@macro@USB_OTG_HPRT_PTCTL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_Pos",
    "location": {
      "column": "9",
      "line": "7726",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653303@macro@USB_OTG_HPRT_PTCTL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_Msk",
    "location": {
      "column": "9",
      "line": "7727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653406@macro@USB_OTG_HPRT_PTCTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL",
    "location": {
      "column": "9",
      "line": "7728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653521@macro@USB_OTG_HPRT_PTCTL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_0",
    "location": {
      "column": "9",
      "line": "7729",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653624@macro@USB_OTG_HPRT_PTCTL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_1",
    "location": {
      "column": "9",
      "line": "7730",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653727@macro@USB_OTG_HPRT_PTCTL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_2",
    "location": {
      "column": "9",
      "line": "7731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653830@macro@USB_OTG_HPRT_PTCTL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_3",
    "location": {
      "column": "9",
      "line": "7732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@653935@macro@USB_OTG_HPRT_PSPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_Pos",
    "location": {
      "column": "9",
      "line": "7734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654016@macro@USB_OTG_HPRT_PSPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_Msk",
    "location": {
      "column": "9",
      "line": "7735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654118@macro@USB_OTG_HPRT_PSPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD",
    "location": {
      "column": "9",
      "line": "7736",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654233@macro@USB_OTG_HPRT_PSPD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_0",
    "location": {
      "column": "9",
      "line": "7737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654335@macro@USB_OTG_HPRT_PSPD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_1",
    "location": {
      "column": "9",
      "line": "7738",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654535@macro@USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654616@macro@USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7742",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654727@macro@USB_OTG_DOEPEACHMSK1_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_XFRCM",
    "location": {
      "column": "9",
      "line": "7743",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654858@macro@USB_OTG_DOEPEACHMSK1_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@654939@macro@USB_OTG_DOEPEACHMSK1_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7745",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655049@macro@USB_OTG_DOEPEACHMSK1_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_EPDM",
    "location": {
      "column": "9",
      "line": "7746",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655179@macro@USB_OTG_DOEPEACHMSK1_TOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TOM_Pos",
    "location": {
      "column": "9",
      "line": "7747",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655260@macro@USB_OTG_DOEPEACHMSK1_TOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TOM_Msk",
    "location": {
      "column": "9",
      "line": "7748",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655369@macro@USB_OTG_DOEPEACHMSK1_TOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TOM",
    "location": {
      "column": "9",
      "line": "7749",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655499@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
    "location": {
      "column": "9",
      "line": "7750",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655580@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
    "location": {
      "column": "9",
      "line": "7751",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655695@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
    "location": {
      "column": "9",
      "line": "7752",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655830@macro@USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
    "location": {
      "column": "9",
      "line": "7753",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@655911@macro@USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
    "location": {
      "column": "9",
      "line": "7754",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656024@macro@USB_OTG_DOEPEACHMSK1_INEPNMM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNMM",
    "location": {
      "column": "9",
      "line": "7755",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNMM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656157@macro@USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
    "location": {
      "column": "9",
      "line": "7756",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656238@macro@USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
    "location": {
      "column": "9",
      "line": "7757",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656351@macro@USB_OTG_DOEPEACHMSK1_INEPNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNEM",
    "location": {
      "column": "9",
      "line": "7758",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656484@macro@USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
    "location": {
      "column": "9",
      "line": "7759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656565@macro@USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
    "location": {
      "column": "9",
      "line": "7760",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656677@macro@USB_OTG_DOEPEACHMSK1_TXFURM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TXFURM",
    "location": {
      "column": "9",
      "line": "7761",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TXFURM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656809@macro@USB_OTG_DOEPEACHMSK1_BIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BIM_Pos",
    "location": {
      "column": "9",
      "line": "7762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656890@macro@USB_OTG_DOEPEACHMSK1_BIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BIM_Msk",
    "location": {
      "column": "9",
      "line": "7763",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@656999@macro@USB_OTG_DOEPEACHMSK1_BIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BIM",
    "location": {
      "column": "9",
      "line": "7764",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657129@macro@USB_OTG_DOEPEACHMSK1_BERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BERRM_Pos",
    "location": {
      "column": "9",
      "line": "7765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657210@macro@USB_OTG_DOEPEACHMSK1_BERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BERRM_Msk",
    "location": {
      "column": "9",
      "line": "7766",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657321@macro@USB_OTG_DOEPEACHMSK1_BERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BERRM",
    "location": {
      "column": "9",
      "line": "7767",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657452@macro@USB_OTG_DOEPEACHMSK1_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "7768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657533@macro@USB_OTG_DOEPEACHMSK1_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "7769",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657643@macro@USB_OTG_DOEPEACHMSK1_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NAKM",
    "location": {
      "column": "9",
      "line": "7770",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657773@macro@USB_OTG_DOEPEACHMSK1_NYETM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NYETM_Pos",
    "location": {
      "column": "9",
      "line": "7771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NYETM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657854@macro@USB_OTG_DOEPEACHMSK1_NYETM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NYETM_Msk",
    "location": {
      "column": "9",
      "line": "7772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NYETM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@657965@macro@USB_OTG_DOEPEACHMSK1_NYETM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NYETM",
    "location": {
      "column": "9",
      "line": "7773",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NYETM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658190@macro@USB_OTG_HPTXFSIZ_PTXSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXSA_Pos",
    "location": {
      "column": "9",
      "line": "7776",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658271@macro@USB_OTG_HPTXFSIZ_PTXSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXSA_Msk",
    "location": {
      "column": "9",
      "line": "7777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658381@macro@USB_OTG_HPTXFSIZ_PTXSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXSA",
    "location": {
      "column": "9",
      "line": "7778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658515@macro@USB_OTG_HPTXFSIZ_PTXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXFD_Pos",
    "location": {
      "column": "9",
      "line": "7779",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658596@macro@USB_OTG_HPTXFSIZ_PTXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXFD_Msk",
    "location": {
      "column": "9",
      "line": "7780",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658706@macro@USB_OTG_HPTXFSIZ_PTXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXFD",
    "location": {
      "column": "9",
      "line": "7781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@658933@macro@USB_OTG_DIEPCTL_MPSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_MPSIZ_Pos",
    "location": {
      "column": "9",
      "line": "7784",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_MPSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659014@macro@USB_OTG_DIEPCTL_MPSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_MPSIZ_Msk",
    "location": {
      "column": "9",
      "line": "7785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_MPSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659122@macro@USB_OTG_DIEPCTL_MPSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_MPSIZ",
    "location": {
      "column": "9",
      "line": "7786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_MPSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659243@macro@USB_OTG_DIEPCTL_USBAEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_USBAEP_Pos",
    "location": {
      "column": "9",
      "line": "7787",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_USBAEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659324@macro@USB_OTG_DIEPCTL_USBAEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_USBAEP_Msk",
    "location": {
      "column": "9",
      "line": "7788",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_USBAEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659431@macro@USB_OTG_DIEPCTL_USBAEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_USBAEP",
    "location": {
      "column": "9",
      "line": "7789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_USBAEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659552@macro@USB_OTG_DIEPCTL_EONUM_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EONUM_DPID_Pos",
    "location": {
      "column": "9",
      "line": "7790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EONUM_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659633@macro@USB_OTG_DIEPCTL_EONUM_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EONUM_DPID_Msk",
    "location": {
      "column": "9",
      "line": "7791",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EONUM_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659744@macro@USB_OTG_DIEPCTL_EONUM_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EONUM_DPID",
    "location": {
      "column": "9",
      "line": "7792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EONUM_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659866@macro@USB_OTG_DIEPCTL_NAKSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_NAKSTS_Pos",
    "location": {
      "column": "9",
      "line": "7793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_NAKSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@659947@macro@USB_OTG_DIEPCTL_NAKSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_NAKSTS_Msk",
    "location": {
      "column": "9",
      "line": "7794",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_NAKSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660054@macro@USB_OTG_DIEPCTL_NAKSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_NAKSTS",
    "location": {
      "column": "9",
      "line": "7795",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_NAKSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660177@macro@USB_OTG_DIEPCTL_EPTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_Pos",
    "location": {
      "column": "9",
      "line": "7797",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660258@macro@USB_OTG_DIEPCTL_EPTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_Msk",
    "location": {
      "column": "9",
      "line": "7798",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660364@macro@USB_OTG_DIEPCTL_EPTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP",
    "location": {
      "column": "9",
      "line": "7799",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660485@macro@USB_OTG_DIEPCTL_EPTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_0",
    "location": {
      "column": "9",
      "line": "7800",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660591@macro@USB_OTG_DIEPCTL_EPTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_1",
    "location": {
      "column": "9",
      "line": "7801",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660697@macro@USB_OTG_DIEPCTL_STALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_STALL_Pos",
    "location": {
      "column": "9",
      "line": "7802",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_STALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660778@macro@USB_OTG_DIEPCTL_STALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_STALL_Msk",
    "location": {
      "column": "9",
      "line": "7803",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_STALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@660884@macro@USB_OTG_DIEPCTL_STALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_STALL",
    "location": {
      "column": "9",
      "line": "7804",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_STALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661007@macro@USB_OTG_DIEPCTL_TXFNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_Pos",
    "location": {
      "column": "9",
      "line": "7806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661088@macro@USB_OTG_DIEPCTL_TXFNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_Msk",
    "location": {
      "column": "9",
      "line": "7807",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661195@macro@USB_OTG_DIEPCTL_TXFNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM",
    "location": {
      "column": "9",
      "line": "7808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661316@macro@USB_OTG_DIEPCTL_TXFNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_0",
    "location": {
      "column": "9",
      "line": "7809",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661423@macro@USB_OTG_DIEPCTL_TXFNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_1",
    "location": {
      "column": "9",
      "line": "7810",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661530@macro@USB_OTG_DIEPCTL_TXFNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_2",
    "location": {
      "column": "9",
      "line": "7811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661637@macro@USB_OTG_DIEPCTL_TXFNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_3",
    "location": {
      "column": "9",
      "line": "7812",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661744@macro@USB_OTG_DIEPCTL_CNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_CNAK_Pos",
    "location": {
      "column": "9",
      "line": "7813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_CNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661825@macro@USB_OTG_DIEPCTL_CNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_CNAK_Msk",
    "location": {
      "column": "9",
      "line": "7814",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_CNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@661930@macro@USB_OTG_DIEPCTL_CNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_CNAK",
    "location": {
      "column": "9",
      "line": "7815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_CNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662051@macro@USB_OTG_DIEPCTL_SNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SNAK_Pos",
    "location": {
      "column": "9",
      "line": "7816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662132@macro@USB_OTG_DIEPCTL_SNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SNAK_Msk",
    "location": {
      "column": "9",
      "line": "7817",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662237@macro@USB_OTG_DIEPCTL_SNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SNAK",
    "location": {
      "column": "9",
      "line": "7818",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662333@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
    "location": {
      "column": "9",
      "line": "7819",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662414@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
    "location": {
      "column": "9",
      "line": "7820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662529@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
    "location": {
      "column": "9",
      "line": "7821",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662655@macro@USB_OTG_DIEPCTL_SODDFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SODDFRM_Pos",
    "location": {
      "column": "9",
      "line": "7822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SODDFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662736@macro@USB_OTG_DIEPCTL_SODDFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SODDFRM_Msk",
    "location": {
      "column": "9",
      "line": "7823",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SODDFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662844@macro@USB_OTG_DIEPCTL_SODDFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SODDFRM",
    "location": {
      "column": "9",
      "line": "7824",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SODDFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@662965@macro@USB_OTG_DIEPCTL_EPDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPDIS_Pos",
    "location": {
      "column": "9",
      "line": "7825",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663046@macro@USB_OTG_DIEPCTL_EPDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPDIS_Msk",
    "location": {
      "column": "9",
      "line": "7826",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663152@macro@USB_OTG_DIEPCTL_EPDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPDIS",
    "location": {
      "column": "9",
      "line": "7827",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663273@macro@USB_OTG_DIEPCTL_EPENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPENA_Pos",
    "location": {
      "column": "9",
      "line": "7828",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663354@macro@USB_OTG_DIEPCTL_EPENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPENA_Msk",
    "location": {
      "column": "9",
      "line": "7829",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663460@macro@USB_OTG_DIEPCTL_EPENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPENA",
    "location": {
      "column": "9",
      "line": "7830",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663673@macro@USB_OTG_HCCHAR_MPSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MPSIZ_Pos",
    "location": {
      "column": "9",
      "line": "7833",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MPSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663754@macro@USB_OTG_HCCHAR_MPSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MPSIZ_Msk",
    "location": {
      "column": "9",
      "line": "7834",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MPSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663861@macro@USB_OTG_HCCHAR_MPSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MPSIZ",
    "location": {
      "column": "9",
      "line": "7835",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MPSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@663971@macro@USB_OTG_HCCHAR_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "7837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664052@macro@USB_OTG_HCCHAR_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "7838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664157@macro@USB_OTG_HCCHAR_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM",
    "location": {
      "column": "9",
      "line": "7839",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664261@macro@USB_OTG_HCCHAR_EPNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_0",
    "location": {
      "column": "9",
      "line": "7840",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664366@macro@USB_OTG_HCCHAR_EPNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_1",
    "location": {
      "column": "9",
      "line": "7841",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664471@macro@USB_OTG_HCCHAR_EPNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_2",
    "location": {
      "column": "9",
      "line": "7842",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664576@macro@USB_OTG_HCCHAR_EPNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_3",
    "location": {
      "column": "9",
      "line": "7843",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664681@macro@USB_OTG_HCCHAR_EPDIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPDIR_Pos",
    "location": {
      "column": "9",
      "line": "7844",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPDIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664762@macro@USB_OTG_HCCHAR_EPDIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPDIR_Msk",
    "location": {
      "column": "9",
      "line": "7845",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPDIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664867@macro@USB_OTG_HCCHAR_EPDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPDIR",
    "location": {
      "column": "9",
      "line": "7846",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@664974@macro@USB_OTG_HCCHAR_LSDEV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_LSDEV_Pos",
    "location": {
      "column": "9",
      "line": "7847",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_LSDEV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665055@macro@USB_OTG_HCCHAR_LSDEV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_LSDEV_Msk",
    "location": {
      "column": "9",
      "line": "7848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_LSDEV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665160@macro@USB_OTG_HCCHAR_LSDEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_LSDEV",
    "location": {
      "column": "9",
      "line": "7849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_LSDEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665267@macro@USB_OTG_HCCHAR_EPTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_Pos",
    "location": {
      "column": "9",
      "line": "7851",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665348@macro@USB_OTG_HCCHAR_EPTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_Msk",
    "location": {
      "column": "9",
      "line": "7852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665453@macro@USB_OTG_HCCHAR_EPTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP",
    "location": {
      "column": "9",
      "line": "7853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665555@macro@USB_OTG_HCCHAR_EPTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_0",
    "location": {
      "column": "9",
      "line": "7854",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665660@macro@USB_OTG_HCCHAR_EPTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_1",
    "location": {
      "column": "9",
      "line": "7855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665767@macro@USB_OTG_HCCHAR_MC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_Pos",
    "location": {
      "column": "9",
      "line": "7857",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665848@macro@USB_OTG_HCCHAR_MC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_Msk",
    "location": {
      "column": "9",
      "line": "7858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@665950@macro@USB_OTG_HCCHAR_MC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC",
    "location": {
      "column": "9",
      "line": "7859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666074@macro@USB_OTG_HCCHAR_MC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_0",
    "location": {
      "column": "9",
      "line": "7860",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666176@macro@USB_OTG_HCCHAR_MC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_1",
    "location": {
      "column": "9",
      "line": "7861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666280@macro@USB_OTG_HCCHAR_DAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_Pos",
    "location": {
      "column": "9",
      "line": "7863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666361@macro@USB_OTG_HCCHAR_DAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_Msk",
    "location": {
      "column": "9",
      "line": "7864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666465@macro@USB_OTG_HCCHAR_DAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD",
    "location": {
      "column": "9",
      "line": "7865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666568@macro@USB_OTG_HCCHAR_DAD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_0",
    "location": {
      "column": "9",
      "line": "7866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666672@macro@USB_OTG_HCCHAR_DAD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_1",
    "location": {
      "column": "9",
      "line": "7867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666776@macro@USB_OTG_HCCHAR_DAD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_2",
    "location": {
      "column": "9",
      "line": "7868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666880@macro@USB_OTG_HCCHAR_DAD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_3",
    "location": {
      "column": "9",
      "line": "7869",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@666984@macro@USB_OTG_HCCHAR_DAD_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_4",
    "location": {
      "column": "9",
      "line": "7870",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667088@macro@USB_OTG_HCCHAR_DAD_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_5",
    "location": {
      "column": "9",
      "line": "7871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667192@macro@USB_OTG_HCCHAR_DAD_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_6",
    "location": {
      "column": "9",
      "line": "7872",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667296@macro@USB_OTG_HCCHAR_ODDFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_ODDFRM_Pos",
    "location": {
      "column": "9",
      "line": "7873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_ODDFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667377@macro@USB_OTG_HCCHAR_ODDFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_ODDFRM_Msk",
    "location": {
      "column": "9",
      "line": "7874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_ODDFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667483@macro@USB_OTG_HCCHAR_ODDFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_ODDFRM",
    "location": {
      "column": "9",
      "line": "7875",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_ODDFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667581@macro@USB_OTG_HCCHAR_CHDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHDIS_Pos",
    "location": {
      "column": "9",
      "line": "7876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667662@macro@USB_OTG_HCCHAR_CHDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHDIS_Msk",
    "location": {
      "column": "9",
      "line": "7877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667767@macro@USB_OTG_HCCHAR_CHDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHDIS",
    "location": {
      "column": "9",
      "line": "7878",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667871@macro@USB_OTG_HCCHAR_CHENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHENA_Pos",
    "location": {
      "column": "9",
      "line": "7879",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@667952@macro@USB_OTG_HCCHAR_CHENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHENA_Msk",
    "location": {
      "column": "9",
      "line": "7880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668057@macro@USB_OTG_HCCHAR_CHENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHENA",
    "location": {
      "column": "9",
      "line": "7881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668254@macro@USB_OTG_HCSPLT_PRTADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_Pos",
    "location": {
      "column": "9",
      "line": "7885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668335@macro@USB_OTG_HCSPLT_PRTADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_Msk",
    "location": {
      "column": "9",
      "line": "7886",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668443@macro@USB_OTG_HCSPLT_PRTADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR",
    "location": {
      "column": "9",
      "line": "7887",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668544@macro@USB_OTG_HCSPLT_PRTADDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_0",
    "location": {
      "column": "9",
      "line": "7888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668652@macro@USB_OTG_HCSPLT_PRTADDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_1",
    "location": {
      "column": "9",
      "line": "7889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668760@macro@USB_OTG_HCSPLT_PRTADDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_2",
    "location": {
      "column": "9",
      "line": "7890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668868@macro@USB_OTG_HCSPLT_PRTADDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_3",
    "location": {
      "column": "9",
      "line": "7891",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@668976@macro@USB_OTG_HCSPLT_PRTADDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_4",
    "location": {
      "column": "9",
      "line": "7892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669084@macro@USB_OTG_HCSPLT_PRTADDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_5",
    "location": {
      "column": "9",
      "line": "7893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669192@macro@USB_OTG_HCSPLT_PRTADDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_6",
    "location": {
      "column": "9",
      "line": "7894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669302@macro@USB_OTG_HCSPLT_HUBADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_Pos",
    "location": {
      "column": "9",
      "line": "7896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669383@macro@USB_OTG_HCSPLT_HUBADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_Msk",
    "location": {
      "column": "9",
      "line": "7897",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669491@macro@USB_OTG_HCSPLT_HUBADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR",
    "location": {
      "column": "9",
      "line": "7898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669591@macro@USB_OTG_HCSPLT_HUBADDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_0",
    "location": {
      "column": "9",
      "line": "7899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669699@macro@USB_OTG_HCSPLT_HUBADDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_1",
    "location": {
      "column": "9",
      "line": "7900",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669807@macro@USB_OTG_HCSPLT_HUBADDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_2",
    "location": {
      "column": "9",
      "line": "7901",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@669915@macro@USB_OTG_HCSPLT_HUBADDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_3",
    "location": {
      "column": "9",
      "line": "7902",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670023@macro@USB_OTG_HCSPLT_HUBADDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_4",
    "location": {
      "column": "9",
      "line": "7903",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670131@macro@USB_OTG_HCSPLT_HUBADDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_5",
    "location": {
      "column": "9",
      "line": "7904",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670239@macro@USB_OTG_HCSPLT_HUBADDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_6",
    "location": {
      "column": "9",
      "line": "7905",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670349@macro@USB_OTG_HCSPLT_XACTPOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_Pos",
    "location": {
      "column": "9",
      "line": "7907",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670430@macro@USB_OTG_HCSPLT_XACTPOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_Msk",
    "location": {
      "column": "9",
      "line": "7908",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670537@macro@USB_OTG_HCSPLT_XACTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS",
    "location": {
      "column": "9",
      "line": "7909",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670633@macro@USB_OTG_HCSPLT_XACTPOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_0",
    "location": {
      "column": "9",
      "line": "7910",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670740@macro@USB_OTG_HCSPLT_XACTPOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_1",
    "location": {
      "column": "9",
      "line": "7911",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670847@macro@USB_OTG_HCSPLT_COMPLSPLT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_COMPLSPLT_Pos",
    "location": {
      "column": "9",
      "line": "7912",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_COMPLSPLT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@670928@macro@USB_OTG_HCSPLT_COMPLSPLT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_COMPLSPLT_Msk",
    "location": {
      "column": "9",
      "line": "7913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_COMPLSPLT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671037@macro@USB_OTG_HCSPLT_COMPLSPLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_COMPLSPLT",
    "location": {
      "column": "9",
      "line": "7914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_COMPLSPLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671143@macro@USB_OTG_HCSPLT_SPLITEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_SPLITEN_Pos",
    "location": {
      "column": "9",
      "line": "7915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_SPLITEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671224@macro@USB_OTG_HCSPLT_SPLITEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_SPLITEN_Msk",
    "location": {
      "column": "9",
      "line": "7916",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_SPLITEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671331@macro@USB_OTG_HCSPLT_SPLITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_SPLITEN",
    "location": {
      "column": "9",
      "line": "7917",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCSPLT_SPLITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671523@macro@USB_OTG_HCINT_XFRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_XFRC_Pos",
    "location": {
      "column": "9",
      "line": "7920",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_XFRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671604@macro@USB_OTG_HCINT_XFRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_XFRC_Msk",
    "location": {
      "column": "9",
      "line": "7921",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_XFRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671707@macro@USB_OTG_HCINT_XFRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_XFRC",
    "location": {
      "column": "9",
      "line": "7922",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_XFRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671814@macro@USB_OTG_HCINT_CHH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_CHH_Pos",
    "location": {
      "column": "9",
      "line": "7923",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_CHH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671895@macro@USB_OTG_HCINT_CHH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_CHH_Msk",
    "location": {
      "column": "9",
      "line": "7924",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_CHH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@671997@macro@USB_OTG_HCINT_CHH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_CHH",
    "location": {
      "column": "9",
      "line": "7925",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_CHH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672100@macro@USB_OTG_HCINT_AHBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_AHBERR_Pos",
    "location": {
      "column": "9",
      "line": "7926",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_AHBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672181@macro@USB_OTG_HCINT_AHBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_AHBERR_Msk",
    "location": {
      "column": "9",
      "line": "7927",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_AHBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672286@macro@USB_OTG_HCINT_AHBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_AHBERR",
    "location": {
      "column": "9",
      "line": "7928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_AHBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672384@macro@USB_OTG_HCINT_STALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_STALL_Pos",
    "location": {
      "column": "9",
      "line": "7929",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_STALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672465@macro@USB_OTG_HCINT_STALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_STALL_Msk",
    "location": {
      "column": "9",
      "line": "7930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_STALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672569@macro@USB_OTG_HCINT_STALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_STALL",
    "location": {
      "column": "9",
      "line": "7931",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_STALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672691@macro@USB_OTG_HCINT_NAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NAK_Pos",
    "location": {
      "column": "9",
      "line": "7932",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_NAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672772@macro@USB_OTG_HCINT_NAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NAK_Msk",
    "location": {
      "column": "9",
      "line": "7933",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_NAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672874@macro@USB_OTG_HCINT_NAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NAK",
    "location": {
      "column": "9",
      "line": "7934",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_NAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@672994@macro@USB_OTG_HCINT_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_ACK_Pos",
    "location": {
      "column": "9",
      "line": "7935",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673075@macro@USB_OTG_HCINT_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_ACK_Msk",
    "location": {
      "column": "9",
      "line": "7936",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673177@macro@USB_OTG_HCINT_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_ACK",
    "location": {
      "column": "9",
      "line": "7937",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673309@macro@USB_OTG_HCINT_NYET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NYET_Pos",
    "location": {
      "column": "9",
      "line": "7938",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_NYET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673390@macro@USB_OTG_HCINT_NYET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NYET_Msk",
    "location": {
      "column": "9",
      "line": "7939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_NYET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673493@macro@USB_OTG_HCINT_NYET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NYET",
    "location": {
      "column": "9",
      "line": "7940",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_NYET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673609@macro@USB_OTG_HCINT_TXERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_TXERR_Pos",
    "location": {
      "column": "9",
      "line": "7941",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_TXERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673690@macro@USB_OTG_HCINT_TXERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_TXERR_Msk",
    "location": {
      "column": "9",
      "line": "7942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_TXERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673794@macro@USB_OTG_HCINT_TXERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_TXERR",
    "location": {
      "column": "9",
      "line": "7943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_TXERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673900@macro@USB_OTG_HCINT_BBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_BBERR_Pos",
    "location": {
      "column": "9",
      "line": "7944",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_BBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@673981@macro@USB_OTG_HCINT_BBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_BBERR_Msk",
    "location": {
      "column": "9",
      "line": "7945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_BBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674085@macro@USB_OTG_HCINT_BBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_BBERR",
    "location": {
      "column": "9",
      "line": "7946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_BBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674186@macro@USB_OTG_HCINT_FRMOR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_FRMOR_Pos",
    "location": {
      "column": "9",
      "line": "7947",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_FRMOR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674267@macro@USB_OTG_HCINT_FRMOR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_FRMOR_Msk",
    "location": {
      "column": "9",
      "line": "7948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_FRMOR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674371@macro@USB_OTG_HCINT_FRMOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_FRMOR",
    "location": {
      "column": "9",
      "line": "7949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_FRMOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674473@macro@USB_OTG_HCINT_DTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_DTERR_Pos",
    "location": {
      "column": "9",
      "line": "7950",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_DTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674554@macro@USB_OTG_HCINT_DTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_DTERR_Msk",
    "location": {
      "column": "9",
      "line": "7951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_DTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674658@macro@USB_OTG_HCINT_DTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_DTERR",
    "location": {
      "column": "9",
      "line": "7952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINT_DTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674857@macro@USB_OTG_DIEPINT_XFRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_XFRC_Pos",
    "location": {
      "column": "9",
      "line": "7955",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_XFRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@674938@macro@USB_OTG_DIEPINT_XFRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_XFRC_Msk",
    "location": {
      "column": "9",
      "line": "7956",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_XFRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675043@macro@USB_OTG_DIEPINT_XFRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_XFRC",
    "location": {
      "column": "9",
      "line": "7957",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_XFRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675160@macro@USB_OTG_DIEPINT_EPDISD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_EPDISD_Pos",
    "location": {
      "column": "9",
      "line": "7958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_EPDISD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675241@macro@USB_OTG_DIEPINT_EPDISD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_EPDISD_Msk",
    "location": {
      "column": "9",
      "line": "7959",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_EPDISD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675348@macro@USB_OTG_DIEPINT_EPDISD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_EPDISD",
    "location": {
      "column": "9",
      "line": "7960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_EPDISD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675464@macro@USB_OTG_DIEPINT_AHBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_AHBERR_Pos",
    "location": {
      "column": "9",
      "line": "7961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_AHBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675519@macro@USB_OTG_DIEPINT_AHBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_AHBERR_Msk",
    "location": {
      "column": "9",
      "line": "7962",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_AHBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675626@macro@USB_OTG_DIEPINT_AHBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_AHBERR",
    "location": {
      "column": "9",
      "line": "7963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_AHBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675757@macro@USB_OTG_DIEPINT_TOC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TOC_Pos",
    "location": {
      "column": "9",
      "line": "7964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TOC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675838@macro@USB_OTG_DIEPINT_TOC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TOC_Msk",
    "location": {
      "column": "9",
      "line": "7965",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TOC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@675942@macro@USB_OTG_DIEPINT_TOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TOC",
    "location": {
      "column": "9",
      "line": "7966",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676048@macro@USB_OTG_DIEPINT_ITTXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_ITTXFE_Pos",
    "location": {
      "column": "9",
      "line": "7967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_ITTXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676129@macro@USB_OTG_DIEPINT_ITTXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_ITTXFE_Msk",
    "location": {
      "column": "9",
      "line": "7968",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_ITTXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676236@macro@USB_OTG_DIEPINT_ITTXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_ITTXFE",
    "location": {
      "column": "9",
      "line": "7969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_ITTXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676363@macro@USB_OTG_DIEPINT_INEPNM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNM_Pos",
    "location": {
      "column": "9",
      "line": "7970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676418@macro@USB_OTG_DIEPINT_INEPNM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNM_Msk",
    "location": {
      "column": "9",
      "line": "7971",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676525@macro@USB_OTG_DIEPINT_INEPNM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNM",
    "location": {
      "column": "9",
      "line": "7972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676647@macro@USB_OTG_DIEPINT_INEPNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNE_Pos",
    "location": {
      "column": "9",
      "line": "7973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676728@macro@USB_OTG_DIEPINT_INEPNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNE_Msk",
    "location": {
      "column": "9",
      "line": "7974",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676835@macro@USB_OTG_DIEPINT_INEPNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNE",
    "location": {
      "column": "9",
      "line": "7975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@676949@macro@USB_OTG_DIEPINT_TXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFE_Pos",
    "location": {
      "column": "9",
      "line": "7976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677030@macro@USB_OTG_DIEPINT_TXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFE_Msk",
    "location": {
      "column": "9",
      "line": "7977",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677135@macro@USB_OTG_DIEPINT_TXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFE",
    "location": {
      "column": "9",
      "line": "7978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677243@macro@USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
    "location": {
      "column": "9",
      "line": "7979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677324@macro@USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
    "location": {
      "column": "9",
      "line": "7980",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677435@macro@USB_OTG_DIEPINT_TXFIFOUDRN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFIFOUDRN",
    "location": {
      "column": "9",
      "line": "7981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFIFOUDRN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677547@macro@USB_OTG_DIEPINT_BNA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BNA_Pos",
    "location": {
      "column": "9",
      "line": "7982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_BNA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677628@macro@USB_OTG_DIEPINT_BNA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BNA_Msk",
    "location": {
      "column": "9",
      "line": "7983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_BNA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677732@macro@USB_OTG_DIEPINT_BNA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BNA",
    "location": {
      "column": "9",
      "line": "7984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_BNA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677851@macro@USB_OTG_DIEPINT_PKTDRPSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_PKTDRPSTS_Pos",
    "location": {
      "column": "9",
      "line": "7985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_PKTDRPSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@677932@macro@USB_OTG_DIEPINT_PKTDRPSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_PKTDRPSTS_Msk",
    "location": {
      "column": "9",
      "line": "7986",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_PKTDRPSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678042@macro@USB_OTG_DIEPINT_PKTDRPSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_PKTDRPSTS",
    "location": {
      "column": "9",
      "line": "7987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_PKTDRPSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678152@macro@USB_OTG_DIEPINT_BERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BERR_Pos",
    "location": {
      "column": "9",
      "line": "7988",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_BERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678233@macro@USB_OTG_DIEPINT_BERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BERR_Msk",
    "location": {
      "column": "9",
      "line": "7989",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_BERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678338@macro@USB_OTG_DIEPINT_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BERR",
    "location": {
      "column": "9",
      "line": "7990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678449@macro@USB_OTG_DIEPINT_NAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_NAK_Pos",
    "location": {
      "column": "9",
      "line": "7991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_NAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678530@macro@USB_OTG_DIEPINT_NAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_NAK_Msk",
    "location": {
      "column": "9",
      "line": "7992",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_NAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678634@macro@USB_OTG_DIEPINT_NAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_NAK",
    "location": {
      "column": "9",
      "line": "7993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPINT_NAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678829@macro@USB_OTG_HCINTMSK_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7996",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@678910@macro@USB_OTG_HCINTMSK_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679017@macro@USB_OTG_HCINTMSK_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_XFRCM",
    "location": {
      "column": "9",
      "line": "7998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679129@macro@USB_OTG_HCINTMSK_CHHM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_CHHM_Pos",
    "location": {
      "column": "9",
      "line": "7999",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_CHHM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679210@macro@USB_OTG_HCINTMSK_CHHM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_CHHM_Msk",
    "location": {
      "column": "9",
      "line": "8000",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_CHHM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679316@macro@USB_OTG_HCINTMSK_CHHM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_CHHM",
    "location": {
      "column": "9",
      "line": "8001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_CHHM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679424@macro@USB_OTG_HCINTMSK_AHBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_AHBERR_Pos",
    "location": {
      "column": "9",
      "line": "8002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_AHBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679505@macro@USB_OTG_HCINTMSK_AHBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_AHBERR_Msk",
    "location": {
      "column": "9",
      "line": "8003",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_AHBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679613@macro@USB_OTG_HCINTMSK_AHBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_AHBERR",
    "location": {
      "column": "9",
      "line": "8004",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_AHBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679711@macro@USB_OTG_HCINTMSK_STALLM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_STALLM_Pos",
    "location": {
      "column": "9",
      "line": "8005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_STALLM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679792@macro@USB_OTG_HCINTMSK_STALLM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_STALLM_Msk",
    "location": {
      "column": "9",
      "line": "8006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_STALLM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@679900@macro@USB_OTG_HCINTMSK_STALLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_STALLM",
    "location": {
      "column": "9",
      "line": "8007",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_STALLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680027@macro@USB_OTG_HCINTMSK_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "8008",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680108@macro@USB_OTG_HCINTMSK_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "8009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680214@macro@USB_OTG_HCINTMSK_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NAKM",
    "location": {
      "column": "9",
      "line": "8010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680339@macro@USB_OTG_HCINTMSK_ACKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_ACKM_Pos",
    "location": {
      "column": "9",
      "line": "8011",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_ACKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680420@macro@USB_OTG_HCINTMSK_ACKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_ACKM_Msk",
    "location": {
      "column": "9",
      "line": "8012",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_ACKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680526@macro@USB_OTG_HCINTMSK_ACKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_ACKM",
    "location": {
      "column": "9",
      "line": "8013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_ACKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680663@macro@USB_OTG_HCINTMSK_NYET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NYET_Pos",
    "location": {
      "column": "9",
      "line": "8014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NYET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680744@macro@USB_OTG_HCINTMSK_NYET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NYET_Msk",
    "location": {
      "column": "9",
      "line": "8015",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NYET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680850@macro@USB_OTG_HCINTMSK_NYET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NYET",
    "location": {
      "column": "9",
      "line": "8016",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NYET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@680971@macro@USB_OTG_HCINTMSK_TXERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_TXERRM_Pos",
    "location": {
      "column": "9",
      "line": "8017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_TXERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681052@macro@USB_OTG_HCINTMSK_TXERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_TXERRM_Msk",
    "location": {
      "column": "9",
      "line": "8018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_TXERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681160@macro@USB_OTG_HCINTMSK_TXERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_TXERRM",
    "location": {
      "column": "9",
      "line": "8019",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_TXERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681271@macro@USB_OTG_HCINTMSK_BBERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_BBERRM_Pos",
    "location": {
      "column": "9",
      "line": "8020",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_BBERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681352@macro@USB_OTG_HCINTMSK_BBERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_BBERRM_Msk",
    "location": {
      "column": "9",
      "line": "8021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_BBERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681460@macro@USB_OTG_HCINTMSK_BBERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_BBERRM",
    "location": {
      "column": "9",
      "line": "8022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_BBERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681566@macro@USB_OTG_HCINTMSK_FRMORM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_FRMORM_Pos",
    "location": {
      "column": "9",
      "line": "8023",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_FRMORM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681647@macro@USB_OTG_HCINTMSK_FRMORM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_FRMORM_Msk",
    "location": {
      "column": "9",
      "line": "8024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_FRMORM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681755@macro@USB_OTG_HCINTMSK_FRMORM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_FRMORM",
    "location": {
      "column": "9",
      "line": "8025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_FRMORM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681862@macro@USB_OTG_HCINTMSK_DTERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_DTERRM_Pos",
    "location": {
      "column": "9",
      "line": "8026",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_DTERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@681943@macro@USB_OTG_HCINTMSK_DTERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_DTERRM_Msk",
    "location": {
      "column": "9",
      "line": "8027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_DTERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682051@macro@USB_OTG_HCINTMSK_DTERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_DTERRM",
    "location": {
      "column": "9",
      "line": "8028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCINTMSK_DTERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682258@macro@USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8032",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682339@macro@USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682451@macro@USB_OTG_DIEPTSIZ_XFRSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_XFRSIZ",
    "location": {
      "column": "9",
      "line": "8034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_XFRSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682553@macro@USB_OTG_DIEPTSIZ_PKTCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_PKTCNT_Pos",
    "location": {
      "column": "9",
      "line": "8035",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_PKTCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682634@macro@USB_OTG_DIEPTSIZ_PKTCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_PKTCNT_Msk",
    "location": {
      "column": "9",
      "line": "8036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_PKTCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682744@macro@USB_OTG_DIEPTSIZ_PKTCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_PKTCNT",
    "location": {
      "column": "9",
      "line": "8037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_PKTCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682845@macro@USB_OTG_DIEPTSIZ_MULCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_MULCNT_Pos",
    "location": {
      "column": "9",
      "line": "8038",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_MULCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@682926@macro@USB_OTG_DIEPTSIZ_MULCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_MULCNT_Msk",
    "location": {
      "column": "9",
      "line": "8039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_MULCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683034@macro@USB_OTG_DIEPTSIZ_MULCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_MULCNT",
    "location": {
      "column": "9",
      "line": "8040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_MULCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683225@macro@USB_OTG_HCTSIZ_XFRSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_XFRSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_XFRSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683306@macro@USB_OTG_HCTSIZ_XFRSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_XFRSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_XFRSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683416@macro@USB_OTG_HCTSIZ_XFRSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_XFRSIZ",
    "location": {
      "column": "9",
      "line": "8044",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_XFRSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683518@macro@USB_OTG_HCTSIZ_PKTCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_PKTCNT_Pos",
    "location": {
      "column": "9",
      "line": "8045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_PKTCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683599@macro@USB_OTG_HCTSIZ_PKTCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_PKTCNT_Msk",
    "location": {
      "column": "9",
      "line": "8046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_PKTCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683707@macro@USB_OTG_HCTSIZ_PKTCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_PKTCNT",
    "location": {
      "column": "9",
      "line": "8047",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_PKTCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683808@macro@USB_OTG_HCTSIZ_DOPING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DOPING_Pos",
    "location": {
      "column": "9",
      "line": "8048",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DOPING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683889@macro@USB_OTG_HCTSIZ_DOPING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DOPING_Msk",
    "location": {
      "column": "9",
      "line": "8049",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DOPING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@683995@macro@USB_OTG_HCTSIZ_DOPING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DOPING",
    "location": {
      "column": "9",
      "line": "8050",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DOPING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684091@macro@USB_OTG_HCTSIZ_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_Pos",
    "location": {
      "column": "9",
      "line": "8051",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684172@macro@USB_OTG_HCTSIZ_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_Msk",
    "location": {
      "column": "9",
      "line": "8052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684276@macro@USB_OTG_HCTSIZ_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID",
    "location": {
      "column": "9",
      "line": "8053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684373@macro@USB_OTG_HCTSIZ_DPID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_0",
    "location": {
      "column": "9",
      "line": "8054",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684477@macro@USB_OTG_HCTSIZ_DPID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_1",
    "location": {
      "column": "9",
      "line": "8055",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684674@macro@USB_OTG_DIEPDMA_DMAADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPDMA_DMAADDR_Pos",
    "location": {
      "column": "9",
      "line": "8058",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPDMA_DMAADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684755@macro@USB_OTG_DIEPDMA_DMAADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPDMA_DMAADDR_Msk",
    "location": {
      "column": "9",
      "line": "8059",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPDMA_DMAADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@684870@macro@USB_OTG_DIEPDMA_DMAADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPDMA_DMAADDR",
    "location": {
      "column": "9",
      "line": "8060",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPDMA_DMAADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685061@macro@USB_OTG_HCDMA_DMAADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCDMA_DMAADDR_Pos",
    "location": {
      "column": "9",
      "line": "8063",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCDMA_DMAADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685142@macro@USB_OTG_HCDMA_DMAADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCDMA_DMAADDR_Msk",
    "location": {
      "column": "9",
      "line": "8064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCDMA_DMAADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685255@macro@USB_OTG_HCDMA_DMAADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCDMA_DMAADDR",
    "location": {
      "column": "9",
      "line": "8065",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_HCDMA_DMAADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685448@macro@USB_OTG_DTXFSTS_INEPTFSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTXFSTS_INEPTFSAV_Pos",
    "location": {
      "column": "9",
      "line": "8068",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTXFSTS_INEPTFSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685529@macro@USB_OTG_DTXFSTS_INEPTFSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTXFSTS_INEPTFSAV_Msk",
    "location": {
      "column": "9",
      "line": "8069",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTXFSTS_INEPTFSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685642@macro@USB_OTG_DTXFSTS_INEPTFSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTXFSTS_INEPTFSAV",
    "location": {
      "column": "9",
      "line": "8070",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DTXFSTS_INEPTFSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685858@macro@USB_OTG_DIEPTXF_INEPTXSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXSA_Pos",
    "location": {
      "column": "9",
      "line": "8073",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@685939@macro@USB_OTG_DIEPTXF_INEPTXSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXSA_Msk",
    "location": {
      "column": "9",
      "line": "8074",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686051@macro@USB_OTG_DIEPTXF_INEPTXSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXSA",
    "location": {
      "column": "9",
      "line": "8075",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686184@macro@USB_OTG_DIEPTXF_INEPTXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXFD_Pos",
    "location": {
      "column": "9",
      "line": "8076",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686265@macro@USB_OTG_DIEPTXF_INEPTXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXFD_Msk",
    "location": {
      "column": "9",
      "line": "8077",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686377@macro@USB_OTG_DIEPTXF_INEPTXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXFD",
    "location": {
      "column": "9",
      "line": "8078",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686585@macro@USB_OTG_DOEPCTL_MPSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_MPSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8082",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_MPSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686666@macro@USB_OTG_DOEPCTL_MPSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_MPSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8083",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_MPSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686774@macro@USB_OTG_DOEPCTL_MPSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_MPSIZ",
    "location": {
      "column": "9",
      "line": "8084",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_MPSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686904@macro@USB_OTG_DOEPCTL_USBAEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_USBAEP_Pos",
    "location": {
      "column": "9",
      "line": "8085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_USBAEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@686985@macro@USB_OTG_DOEPCTL_USBAEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_USBAEP_Msk",
    "location": {
      "column": "9",
      "line": "8086",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_USBAEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687092@macro@USB_OTG_DOEPCTL_USBAEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_USBAEP",
    "location": {
      "column": "9",
      "line": "8087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_USBAEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687200@macro@USB_OTG_DOEPCTL_NAKSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_NAKSTS_Pos",
    "location": {
      "column": "9",
      "line": "8088",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_NAKSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687281@macro@USB_OTG_DOEPCTL_NAKSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_NAKSTS_Msk",
    "location": {
      "column": "9",
      "line": "8089",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_NAKSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687388@macro@USB_OTG_DOEPCTL_NAKSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_NAKSTS",
    "location": {
      "column": "9",
      "line": "8090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_NAKSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687487@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
    "location": {
      "column": "9",
      "line": "8091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687568@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
    "location": {
      "column": "9",
      "line": "8092",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687683@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
    "location": {
      "column": "9",
      "line": "8093",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687790@macro@USB_OTG_DOEPCTL_SODDFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SODDFRM_Pos",
    "location": {
      "column": "9",
      "line": "8094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SODDFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687871@macro@USB_OTG_DOEPCTL_SODDFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SODDFRM_Msk",
    "location": {
      "column": "9",
      "line": "8095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SODDFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@687979@macro@USB_OTG_DOEPCTL_SODDFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SODDFRM",
    "location": {
      "column": "9",
      "line": "8096",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SODDFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688081@macro@USB_OTG_DOEPCTL_EPTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_Pos",
    "location": {
      "column": "9",
      "line": "8097",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688162@macro@USB_OTG_DOEPCTL_EPTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_Msk",
    "location": {
      "column": "9",
      "line": "8098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688268@macro@USB_OTG_DOEPCTL_EPTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP",
    "location": {
      "column": "9",
      "line": "8099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688370@macro@USB_OTG_DOEPCTL_EPTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_0",
    "location": {
      "column": "9",
      "line": "8100",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688476@macro@USB_OTG_DOEPCTL_EPTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_1",
    "location": {
      "column": "9",
      "line": "8101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688582@macro@USB_OTG_DOEPCTL_SNPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNPM_Pos",
    "location": {
      "column": "9",
      "line": "8102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688663@macro@USB_OTG_DOEPCTL_SNPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNPM_Msk",
    "location": {
      "column": "9",
      "line": "8103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688768@macro@USB_OTG_DOEPCTL_SNPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNPM",
    "location": {
      "column": "9",
      "line": "8104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688867@macro@USB_OTG_DOEPCTL_STALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_STALL_Pos",
    "location": {
      "column": "9",
      "line": "8105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_STALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@688948@macro@USB_OTG_DOEPCTL_STALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_STALL_Msk",
    "location": {
      "column": "9",
      "line": "8106",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_STALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689054@macro@USB_OTG_DOEPCTL_STALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_STALL",
    "location": {
      "column": "9",
      "line": "8107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_STALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689158@macro@USB_OTG_DOEPCTL_CNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_CNAK_Pos",
    "location": {
      "column": "9",
      "line": "8108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_CNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689239@macro@USB_OTG_DOEPCTL_CNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_CNAK_Msk",
    "location": {
      "column": "9",
      "line": "8109",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_CNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689344@macro@USB_OTG_DOEPCTL_CNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_CNAK",
    "location": {
      "column": "9",
      "line": "8110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_CNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689442@macro@USB_OTG_DOEPCTL_SNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNAK_Pos",
    "location": {
      "column": "9",
      "line": "8111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689523@macro@USB_OTG_DOEPCTL_SNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNAK_Msk",
    "location": {
      "column": "9",
      "line": "8112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689628@macro@USB_OTG_DOEPCTL_SNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNAK",
    "location": {
      "column": "9",
      "line": "8113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689724@macro@USB_OTG_DOEPCTL_EPDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPDIS_Pos",
    "location": {
      "column": "9",
      "line": "8114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689805@macro@USB_OTG_DOEPCTL_EPDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPDIS_Msk",
    "location": {
      "column": "9",
      "line": "8115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@689911@macro@USB_OTG_DOEPCTL_EPDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPDIS",
    "location": {
      "column": "9",
      "line": "8116",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690016@macro@USB_OTG_DOEPCTL_EPENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPENA_Pos",
    "location": {
      "column": "9",
      "line": "8117",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690097@macro@USB_OTG_DOEPCTL_EPENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPENA_Msk",
    "location": {
      "column": "9",
      "line": "8118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690203@macro@USB_OTG_DOEPCTL_EPENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPENA",
    "location": {
      "column": "9",
      "line": "8119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690400@macro@USB_OTG_DOEPINT_XFRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_XFRC_Pos",
    "location": {
      "column": "9",
      "line": "8122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_XFRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690481@macro@USB_OTG_DOEPINT_XFRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_XFRC_Msk",
    "location": {
      "column": "9",
      "line": "8123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_XFRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690586@macro@USB_OTG_DOEPINT_XFRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_XFRC",
    "location": {
      "column": "9",
      "line": "8124",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_XFRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690703@macro@USB_OTG_DOEPINT_EPDISD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_EPDISD_Pos",
    "location": {
      "column": "9",
      "line": "8125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_EPDISD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690784@macro@USB_OTG_DOEPINT_EPDISD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_EPDISD_Msk",
    "location": {
      "column": "9",
      "line": "8126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_EPDISD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@690891@macro@USB_OTG_DOEPINT_EPDISD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_EPDISD",
    "location": {
      "column": "9",
      "line": "8127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_EPDISD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691007@macro@USB_OTG_DOEPINT_AHBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_AHBERR_Pos",
    "location": {
      "column": "9",
      "line": "8128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_AHBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691062@macro@USB_OTG_DOEPINT_AHBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_AHBERR_Msk",
    "location": {
      "column": "9",
      "line": "8129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_AHBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691169@macro@USB_OTG_DOEPINT_AHBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_AHBERR",
    "location": {
      "column": "9",
      "line": "8130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_AHBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691301@macro@USB_OTG_DOEPINT_STUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STUP_Pos",
    "location": {
      "column": "9",
      "line": "8131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_STUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691382@macro@USB_OTG_DOEPINT_STUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STUP_Msk",
    "location": {
      "column": "9",
      "line": "8132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_STUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691487@macro@USB_OTG_DOEPINT_STUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STUP",
    "location": {
      "column": "9",
      "line": "8133",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_STUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691592@macro@USB_OTG_DOEPINT_OTEPDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPDIS_Pos",
    "location": {
      "column": "9",
      "line": "8134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691673@macro@USB_OTG_DOEPINT_OTEPDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPDIS_Msk",
    "location": {
      "column": "9",
      "line": "8135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691781@macro@USB_OTG_DOEPINT_OTEPDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPDIS",
    "location": {
      "column": "9",
      "line": "8136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691911@macro@USB_OTG_DOEPINT_OTEPSPR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPSPR_Pos",
    "location": {
      "column": "9",
      "line": "8137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPSPR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@691992@macro@USB_OTG_DOEPINT_OTEPSPR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPSPR_Msk",
    "location": {
      "column": "9",
      "line": "8138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPSPR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692100@macro@USB_OTG_DOEPINT_OTEPSPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPSPR",
    "location": {
      "column": "9",
      "line": "8139",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPSPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692228@macro@USB_OTG_DOEPINT_B2BSTUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_B2BSTUP_Pos",
    "location": {
      "column": "9",
      "line": "8140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_B2BSTUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692309@macro@USB_OTG_DOEPINT_B2BSTUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_B2BSTUP_Msk",
    "location": {
      "column": "9",
      "line": "8141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_B2BSTUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692417@macro@USB_OTG_DOEPINT_B2BSTUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_B2BSTUP",
    "location": {
      "column": "9",
      "line": "8142",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_B2BSTUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692541@macro@USB_OTG_DOEPINT_OUTPKTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OUTPKTERR_Pos",
    "location": {
      "column": "9",
      "line": "8143",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OUTPKTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692596@macro@USB_OTG_DOEPINT_OUTPKTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OUTPKTERR_Msk",
    "location": {
      "column": "9",
      "line": "8144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OUTPKTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692706@macro@USB_OTG_DOEPINT_OUTPKTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OUTPKTERR",
    "location": {
      "column": "9",
      "line": "8145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_OUTPKTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692813@macro@USB_OTG_DOEPINT_NAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NAK_Pos",
    "location": {
      "column": "9",
      "line": "8146",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_NAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692869@macro@USB_OTG_DOEPINT_NAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NAK_Msk",
    "location": {
      "column": "9",
      "line": "8147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_NAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@692973@macro@USB_OTG_DOEPINT_NAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NAK",
    "location": {
      "column": "9",
      "line": "8148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_NAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693097@macro@USB_OTG_DOEPINT_NYET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NYET_Pos",
    "location": {
      "column": "9",
      "line": "8149",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_NYET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693178@macro@USB_OTG_DOEPINT_NYET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NYET_Msk",
    "location": {
      "column": "9",
      "line": "8150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_NYET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693283@macro@USB_OTG_DOEPINT_NYET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NYET",
    "location": {
      "column": "9",
      "line": "8151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_NYET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693386@macro@USB_OTG_DOEPINT_STPKTRX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STPKTRX_Pos",
    "location": {
      "column": "9",
      "line": "8152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_STPKTRX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693442@macro@USB_OTG_DOEPINT_STPKTRX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STPKTRX_Msk",
    "location": {
      "column": "9",
      "line": "8153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_STPKTRX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693550@macro@USB_OTG_DOEPINT_STPKTRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STPKTRX",
    "location": {
      "column": "9",
      "line": "8154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPINT_STPKTRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693754@macro@USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693835@macro@USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@693947@macro@USB_OTG_DOEPTSIZ_XFRSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_XFRSIZ",
    "location": {
      "column": "9",
      "line": "8159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_XFRSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694049@macro@USB_OTG_DOEPTSIZ_PKTCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_PKTCNT_Pos",
    "location": {
      "column": "9",
      "line": "8160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_PKTCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694130@macro@USB_OTG_DOEPTSIZ_PKTCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_PKTCNT_Msk",
    "location": {
      "column": "9",
      "line": "8161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_PKTCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694240@macro@USB_OTG_DOEPTSIZ_PKTCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_PKTCNT",
    "location": {
      "column": "9",
      "line": "8162",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_PKTCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694343@macro@USB_OTG_DOEPTSIZ_STUPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_Pos",
    "location": {
      "column": "9",
      "line": "8164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694424@macro@USB_OTG_DOEPTSIZ_STUPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_Msk",
    "location": {
      "column": "9",
      "line": "8165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694533@macro@USB_OTG_DOEPTSIZ_STUPCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT",
    "location": {
      "column": "9",
      "line": "8166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694640@macro@USB_OTG_DOEPTSIZ_STUPCNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_0",
    "location": {
      "column": "9",
      "line": "8167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694749@macro@USB_OTG_DOEPTSIZ_STUPCNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_1",
    "location": {
      "column": "9",
      "line": "8168",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@694943@macro@USB_OTG_PCGCCTL_STOPCLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_STOPCLK_Pos",
    "location": {
      "column": "9",
      "line": "8171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_STOPCLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695024@macro@USB_OTG_PCGCCTL_STOPCLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_STOPCLK_Msk",
    "location": {
      "column": "9",
      "line": "8172",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_STOPCLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695132@macro@USB_OTG_PCGCCTL_STOPCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_STOPCLK",
    "location": {
      "column": "9",
      "line": "8173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_STOPCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695239@macro@USB_OTG_PCGCCTL_GATECLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_GATECLK_Pos",
    "location": {
      "column": "9",
      "line": "8174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_GATECLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695320@macro@USB_OTG_PCGCCTL_GATECLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_GATECLK_Msk",
    "location": {
      "column": "9",
      "line": "8175",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_GATECLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695428@macro@USB_OTG_PCGCCTL_GATECLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_GATECLK",
    "location": {
      "column": "9",
      "line": "8176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_GATECLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695521@macro@USB_OTG_PCGCCTL_PHYSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_PHYSUSP_Pos",
    "location": {
      "column": "9",
      "line": "8177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_PHYSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695602@macro@USB_OTG_PCGCCTL_PHYSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_PHYSUSP_Msk",
    "location": {
      "column": "9",
      "line": "8178",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_PHYSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695710@macro@USB_OTG_PCGCCTL_PHYSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_PHYSUSP",
    "location": {
      "column": "9",
      "line": "8179",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PCGCCTL_PHYSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695905@macro@USB_OTG_CHNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_Pos",
    "location": {
      "column": "9",
      "line": "8183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@695986@macro@USB_OTG_CHNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_Msk",
    "location": {
      "column": "9",
      "line": "8184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696086@macro@USB_OTG_CHNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM",
    "location": {
      "column": "9",
      "line": "8185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696189@macro@USB_OTG_CHNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_0",
    "location": {
      "column": "9",
      "line": "8186",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696289@macro@USB_OTG_CHNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_1",
    "location": {
      "column": "9",
      "line": "8187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696389@macro@USB_OTG_CHNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_2",
    "location": {
      "column": "9",
      "line": "8188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696489@macro@USB_OTG_CHNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_3",
    "location": {
      "column": "9",
      "line": "8189",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_CHNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696589@macro@USB_OTG_BCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT_Pos",
    "location": {
      "column": "9",
      "line": "8190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_BCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696670@macro@USB_OTG_BCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT_Msk",
    "location": {
      "column": "9",
      "line": "8191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_BCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696770@macro@USB_OTG_BCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT",
    "location": {
      "column": "9",
      "line": "8192",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_BCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696871@macro@USB_OTG_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_Pos",
    "location": {
      "column": "9",
      "line": "8194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@696952@macro@USB_OTG_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_Msk",
    "location": {
      "column": "9",
      "line": "8195",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697052@macro@USB_OTG_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID",
    "location": {
      "column": "9",
      "line": "8196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697149@macro@USB_OTG_DPID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_0",
    "location": {
      "column": "9",
      "line": "8197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DPID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697249@macro@USB_OTG_DPID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_1",
    "location": {
      "column": "9",
      "line": "8198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_DPID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697351@macro@USB_OTG_PKTSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_Pos",
    "location": {
      "column": "9",
      "line": "8200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697432@macro@USB_OTG_PKTSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_Msk",
    "location": {
      "column": "9",
      "line": "8201",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697532@macro@USB_OTG_PKTSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS",
    "location": {
      "column": "9",
      "line": "8202",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697634@macro@USB_OTG_PKTSTS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_0",
    "location": {
      "column": "9",
      "line": "8203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697734@macro@USB_OTG_PKTSTS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_1",
    "location": {
      "column": "9",
      "line": "8204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697834@macro@USB_OTG_PKTSTS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_2",
    "location": {
      "column": "9",
      "line": "8205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@697934@macro@USB_OTG_PKTSTS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_3",
    "location": {
      "column": "9",
      "line": "8206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_PKTSTS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698036@macro@USB_OTG_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "8208",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698117@macro@USB_OTG_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "8209",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698217@macro@USB_OTG_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM",
    "location": {
      "column": "9",
      "line": "8210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698321@macro@USB_OTG_EPNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_0",
    "location": {
      "column": "9",
      "line": "8211",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698421@macro@USB_OTG_EPNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_1",
    "location": {
      "column": "9",
      "line": "8212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698521@macro@USB_OTG_EPNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_2",
    "location": {
      "column": "9",
      "line": "8213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698621@macro@USB_OTG_EPNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_3",
    "location": {
      "column": "9",
      "line": "8214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_EPNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698723@macro@USB_OTG_FRMNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_Pos",
    "location": {
      "column": "9",
      "line": "8216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698804@macro@USB_OTG_FRMNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_Msk",
    "location": {
      "column": "9",
      "line": "8217",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@698904@macro@USB_OTG_FRMNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM",
    "location": {
      "column": "9",
      "line": "8218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699005@macro@USB_OTG_FRMNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_0",
    "location": {
      "column": "9",
      "line": "8219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699105@macro@USB_OTG_FRMNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_1",
    "location": {
      "column": "9",
      "line": "8220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699205@macro@USB_OTG_FRMNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_2",
    "location": {
      "column": "9",
      "line": "8221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699305@macro@USB_OTG_FRMNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_3",
    "location": {
      "column": "9",
      "line": "8222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FRMNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699579@macro@IS_ADC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8236",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_ADC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699641@macro@IS_ADC_COMMON_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_COMMON_INSTANCE",
    "location": {
      "column": "9",
      "line": "8238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_ADC_COMMON_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699793@macro@IS_CRC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8240",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_CRC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@699938@macro@IS_DMA_STREAM_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_STREAM_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_DMA_STREAM_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@701314@macro@IS_GPIO_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_GPIO_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@701802@macro@IS_I2C_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_I2C_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@702080@macro@IS_SMBUS_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SMBUS_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_SMBUS_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@702225@macro@IS_I2S_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_I2S_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@702438@macro@IS_I2S_EXT_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_EXT_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8283",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_I2S_EXT_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@702601@macro@IS_I2S_ALL_INSTANCE_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_ALL_INSTANCE_EXT",
    "location": {
      "column": "9",
      "line": "8286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_I2S_ALL_INSTANCE_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@702747@macro@IS_RTC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_RTC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@702893@macro@IS_SPI_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_SPI_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@703239@macro@IS_TIM_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_INSTANCE",
    "location": {
      "column": "9",
      "line": "8301",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@703832@macro@IS_TIM_CC1_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC1_INSTANCE",
    "location": {
      "column": "9",
      "line": "8312",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CC1_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@704464@macro@IS_TIM_CC2_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC2_INSTANCE",
    "location": {
      "column": "9",
      "line": "8322",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CC2_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@704940@macro@IS_TIM_CC3_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC3_INSTANCE",
    "location": {
      "column": "9",
      "line": "8330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CC3_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@705360@macro@IS_TIM_CC4_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC4_INSTANCE",
    "location": {
      "column": "9",
      "line": "8337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CC4_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@705770@macro@IS_TIM_ADVANCED_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ADVANCED_INSTANCE",
    "location": {
      "column": "9",
      "line": "8344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_ADVANCED_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@705919@macro@IS_TIM_XOR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_XOR_INSTANCE",
    "location": {
      "column": "9",
      "line": "8347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_XOR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@706339@macro@IS_TIM_DMA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_INSTANCE",
    "location": {
      "column": "9",
      "line": "8354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_DMA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@706749@macro@IS_TIM_DMA_CC_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_CC_INSTANCE",
    "location": {
      "column": "9",
      "line": "8361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_DMA_CC_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@707174@macro@IS_TIM_CCDMA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCDMA_INSTANCE",
    "location": {
      "column": "9",
      "line": "8368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CCDMA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@707600@macro@IS_TIM_DMABURST_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMABURST_INSTANCE",
    "location": {
      "column": "9",
      "line": "8375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_DMABURST_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@708040@macro@IS_TIM_MASTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_MASTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "8382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_MASTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@708465@macro@IS_TIM_SLAVE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SLAVE_INSTANCE",
    "location": {
      "column": "9",
      "line": "8389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_SLAVE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@708951@macro@IS_TIM_32B_COUNTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_32B_COUNTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "8396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_32B_COUNTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@709177@macro@IS_TIM_ETR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ETR_INSTANCE",
    "location": {
      "column": "9",
      "line": "8400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_ETR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@709592@macro@IS_TIM_REMAP_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_REMAP_INSTANCE",
    "location": {
      "column": "9",
      "line": "8407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_REMAP_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@709879@macro@IS_TIM_CCX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCX_INSTANCE",
    "location": {
      "column": "9",
      "line": "8412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CCX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@711952@macro@IS_TIM_CCXN_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCXN_INSTANCE",
    "location": {
      "column": "9",
      "line": "8454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CCXN_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@712279@macro@IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "location": {
      "column": "9",
      "line": "8461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@712774@macro@IS_TIM_CLOCK_DIVISION_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCK_DIVISION_INSTANCE",
    "location": {
      "column": "9",
      "line": "8468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CLOCK_DIVISION_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@713489@macro@IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "location": {
      "column": "9",
      "line": "8480",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@713647@macro@IS_TIM_OCXREF_CLEAR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCXREF_CLEAR_INSTANCE",
    "location": {
      "column": "9",
      "line": "8483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_OCXREF_CLEAR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@714137@macro@IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "location": {
      "column": "9",
      "line": "8490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@714715@macro@IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "location": {
      "column": "9",
      "line": "8498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@715208@macro@IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
    "location": {
      "column": "9",
      "line": "8505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_TIX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@715785@macro@IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
    "location": {
      "column": "9",
      "line": "8513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ITRX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@716363@macro@IS_TIM_REPETITION_COUNTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_REPETITION_COUNTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "8521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_REPETITION_COUNTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@716525@macro@IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "location": {
      "column": "9",
      "line": "8524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@717089@macro@IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "location": {
      "column": "9",
      "line": "8531",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@717592@macro@IS_TIM_BREAK_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_INSTANCE",
    "location": {
      "column": "9",
      "line": "8537",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_TIM_BREAK_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@717741@macro@IS_USART_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_INSTANCE",
    "location": {
      "column": "9",
      "line": "8540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_USART_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@718018@macro@IS_UART_HALFDUPLEX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HALFDUPLEX_INSTANCE",
    "location": {
      "column": "9",
      "line": "8545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_UART_HALFDUPLEX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@718266@macro@IS_UART_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_INSTANCE",
    "location": {
      "column": "9",
      "line": "8550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_UART_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@718413@macro@IS_UART_HWFLOW_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HWFLOW_INSTANCE",
    "location": {
      "column": "9",
      "line": "8553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_UART_HWFLOW_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@718698@macro@IS_UART_LIN_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_LIN_INSTANCE",
    "location": {
      "column": "9",
      "line": "8557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_UART_LIN_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@718849@macro@IS_SMARTCARD_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SMARTCARD_INSTANCE",
    "location": {
      "column": "9",
      "line": "8560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_SMARTCARD_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@719139@macro@IS_IRDA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IRDA_INSTANCE",
    "location": {
      "column": "9",
      "line": "8565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_IRDA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@719419@macro@IS_PCD_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PCD_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_PCD_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@719571@macro@IS_HCD_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HCD_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_HCD_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@719723@macro@IS_SDIO_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8576",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_SDIO_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@719868@macro@IS_IWDG_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8579",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_IWDG_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720014@macro@IS_WWDG_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8582",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "IS_WWDG_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720160@macro@USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
    "location": {
      "column": "9",
      "line": "8585",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720219@macro@USB_OTG_FS_MAX_IN_ENDPOINTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_MAX_IN_ENDPOINTS",
    "location": {
      "column": "9",
      "line": "8586",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FS_MAX_IN_ENDPOINTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720301@macro@USB_OTG_FS_MAX_OUT_ENDPOINTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_MAX_OUT_ENDPOINTS",
    "location": {
      "column": "9",
      "line": "8587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FS_MAX_OUT_ENDPOINTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720383@macro@USB_OTG_FS_TOTAL_FIFO_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_TOTAL_FIFO_SIZE",
    "location": {
      "column": "9",
      "line": "8588",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "USB_OTG_FS_TOTAL_FIFO_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720524@macro@RCC_PLLCFGR_RST_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_RST_VALUE",
    "location": {
      "column": "9",
      "line": "8593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLCFGR_RST_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720580@macro@RCC_PLLI2SCFGR_RST_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_RST_VALUE",
    "location": {
      "column": "9",
      "line": "8594",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLI2SCFGR_RST_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720638@macro@RCC_MAX_FREQUENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY",
    "location": {
      "column": "9",
      "line": "8596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_MAX_FREQUENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720731@macro@RCC_MAX_FREQUENCY_SCALE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY_SCALE3",
    "location": {
      "column": "9",
      "line": "8597",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_MAX_FREQUENCY_SCALE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720853@macro@RCC_MAX_FREQUENCY_SCALE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY_SCALE2",
    "location": {
      "column": "9",
      "line": "8598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_MAX_FREQUENCY_SCALE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@720975@macro@RCC_PLLVCO_OUTPUT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_OUTPUT_MIN",
    "location": {
      "column": "9",
      "line": "8599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLVCO_OUTPUT_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721076@macro@RCC_PLLVCO_INPUT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_INPUT_MIN",
    "location": {
      "column": "9",
      "line": "8600",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLVCO_INPUT_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721177@macro@RCC_PLLVCO_INPUT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_INPUT_MAX",
    "location": {
      "column": "9",
      "line": "8601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLVCO_INPUT_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721278@macro@RCC_PLLVCO_OUTPUT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_OUTPUT_MAX",
    "location": {
      "column": "9",
      "line": "8602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLVCO_OUTPUT_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721381@macro@RCC_PLLN_MIN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLN_MIN_VALUE",
    "location": {
      "column": "9",
      "line": "8604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLN_MIN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721429@macro@RCC_PLLN_MAX_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLN_MAX_VALUE",
    "location": {
      "column": "9",
      "line": "8605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "RCC_PLLN_MAX_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721479@macro@FLASH_SCALE2_LATENCY1_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE2_LATENCY1_FREQ",
    "location": {
      "column": "9",
      "line": "8607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SCALE2_LATENCY1_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721597@macro@FLASH_SCALE2_LATENCY2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE2_LATENCY2_FREQ",
    "location": {
      "column": "9",
      "line": "8608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SCALE2_LATENCY2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721717@macro@FLASH_SCALE3_LATENCY1_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE3_LATENCY1_FREQ",
    "location": {
      "column": "9",
      "line": "8610",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SCALE3_LATENCY1_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f401xe.h@721835@macro@FLASH_SCALE3_LATENCY2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE3_LATENCY2_FREQ",
    "location": {
      "column": "9",
      "line": "8611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f401xe.h"
    },
    "name": "FLASH_SCALE3_LATENCY2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@1248@macro@__CORE_CM4_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_GENERIC",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_GENERIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2225@macro@__CM4_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2350@macro@__CM4_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2474@macro@__CM4_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2669@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__CORTEX_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4217@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "15",
      "line": "115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__FPU_USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@5791@macro@__CORE_CM4_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_DEPENDANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7199@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "219",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__I",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7289@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "221",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__O",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7372@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__IO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7521@macro@__IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IM",
    "location": {
      "column": "13",
      "line": "225",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__IM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7619@macro@__OM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__OM",
    "location": {
      "column": "13",
      "line": "226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__OM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7718@macro@__IOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IOM",
    "location": {
      "column": "13",
      "line": "227",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__IOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "261",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "263",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "264",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "265",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "266",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "267",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "268",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "269",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@8658@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "270",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          },
          {
            "ID": "c:@UA@APSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "271",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_259_9::_anonymous_core_cm4_h_261_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_259_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "272",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_259_9"
      },
      {
        "ID": "c:core_cm4.h@T@APSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union APSR_Type",
        "location": {
          "column": "3",
          "line": "273",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "APSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_259_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9575@macro@APSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Pos",
    "location": {
      "column": "9",
      "line": "276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9691@macro@APSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Msk",
    "location": {
      "column": "9",
      "line": "277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9805@macro@APSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9921@macro@APSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "280",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10035@macro@APSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Pos",
    "location": {
      "column": "9",
      "line": "282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10151@macro@APSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Msk",
    "location": {
      "column": "9",
      "line": "283",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10265@macro@APSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Pos",
    "location": {
      "column": "9",
      "line": "285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10381@macro@APSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Msk",
    "location": {
      "column": "9",
      "line": "286",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10495@macro@APSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10611@macro@APSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10725@macro@APSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_GE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@10842@macro@APSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "292",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "APSR_GE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "298",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11059",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "300",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11059@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "302",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_298_9::_anonymous_core_cm4_h_300_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11059@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "303",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_298_9::_anonymous_core_cm4_h_300_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "304",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_298_9::_anonymous_core_cm4_h_300_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_298_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "305",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_298_9"
      },
      {
        "ID": "c:core_cm4.h@T@IPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union IPSR_Type",
        "location": {
          "column": "3",
          "line": "306",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "IPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_298_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11443@macro@IPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "IPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11561@macro@IPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "IPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "316",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "318",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "320",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "321",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@ICI_IT_1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ICI_IT_1",
            "location": {
              "column": "14",
              "line": "322",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "ICI_IT_1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "323",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "324",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "325",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "T",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@ICI_IT_2",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ICI_IT_2",
            "location": {
              "column": "14",
              "line": "326",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "ICI_IT_2",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "327",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "328",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "329",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "330",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11786@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "331",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "332",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "333",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      },
      {
        "ID": "c:core_cm4.h@T@xPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union xPSR_Type",
        "location": {
          "column": "3",
          "line": "334",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "xPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13010@macro@xPSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Pos",
    "location": {
      "column": "9",
      "line": "337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13126@macro@xPSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Msk",
    "location": {
      "column": "9",
      "line": "338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13240@macro@xPSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13356@macro@xPSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13470@macro@xPSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Pos",
    "location": {
      "column": "9",
      "line": "343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13586@macro@xPSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Msk",
    "location": {
      "column": "9",
      "line": "344",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13700@macro@xPSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Pos",
    "location": {
      "column": "9",
      "line": "346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13816@macro@xPSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Msk",
    "location": {
      "column": "9",
      "line": "347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13930@macro@xPSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14046@macro@xPSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "350",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14160@macro@xPSR_ICI_IT_2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_2_Pos",
    "location": {
      "column": "9",
      "line": "352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14288@macro@xPSR_ICI_IT_2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_2_Msk",
    "location": {
      "column": "9",
      "line": "353",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14414@macro@xPSR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Pos",
    "location": {
      "column": "9",
      "line": "355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14530@macro@xPSR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Msk",
    "location": {
      "column": "9",
      "line": "356",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14644@macro@xPSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_GE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14761@macro@xPSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_GE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@14876@macro@xPSR_ICI_IT_1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_1_Pos",
    "location": {
      "column": "9",
      "line": "361",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15004@macro@xPSR_ICI_IT_1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ICI_IT_1_Msk",
    "location": {
      "column": "9",
      "line": "362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_ICI_IT_1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15130@macro@xPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15248@macro@xPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "xPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "373",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@nPRIV",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "nPRIV",
            "location": {
              "column": "14",
              "line": "375",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "nPRIV",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "376",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "SPSEL",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@FPCA",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "FPCA",
            "location": {
              "column": "14",
              "line": "377",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "FPCA",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@15453@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "378",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "379",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_371_9::_anonymous_core_cm4_h_373_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_371_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "380",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_371_9"
      },
      {
        "ID": "c:core_cm4.h@T@CONTROL_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union CONTROL_Type",
        "location": {
          "column": "3",
          "line": "381",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CONTROL_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_371_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16029@macro@CONTROL_FPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Pos",
    "location": {
      "column": "9",
      "line": "384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16151@macro@CONTROL_FPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Msk",
    "location": {
      "column": "9",
      "line": "385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16271@macro@CONTROL_SPSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Pos",
    "location": {
      "column": "9",
      "line": "387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16394@macro@CONTROL_SPSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Msk",
    "location": {
      "column": "9",
      "line": "388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16515@macro@CONTROL_nPRIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Pos",
    "location": {
      "column": "9",
      "line": "390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16638@macro@CONTROL_nPRIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Msk",
    "location": {
      "column": "9",
      "line": "391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "18",
          "line": "408",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ISER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "409",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "18",
          "line": "410",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ICER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RSERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RSERVED1",
        "location": {
          "column": "18",
          "line": "411",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RSERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "18",
          "line": "412",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ISPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "413",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "18",
          "line": "414",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ICPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "415",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IABR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IABR",
        "location": {
          "column": "18",
          "line": "416",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "IABR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "417",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "18",
          "line": "418",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "IP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "419",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@STIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STIR",
        "location": {
          "column": "18",
          "line": "420",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "STIR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      },
      {
        "ID": "c:core_cm4.h@T@NVIC_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_Type",
        "location": {
          "column": "4",
          "line": "421",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "NVIC_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_406_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18096@macro@NVIC_STIR_INTID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Pos",
    "location": {
      "column": "9",
      "line": "424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18219@macro@NVIC_STIR_INTID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Msk",
    "location": {
      "column": "9",
      "line": "425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "18",
          "line": "442",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CPUID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "18",
          "line": "443",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ICSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@VTOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VTOR",
        "location": {
          "column": "18",
          "line": "444",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "VTOR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "18",
          "line": "445",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "AIRCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "18",
          "line": "446",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "18",
          "line": "447",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "18",
          "line": "448",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SHP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "18",
          "line": "449",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFSR",
        "location": {
          "column": "18",
          "line": "450",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@HFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFSR",
        "location": {
          "column": "18",
          "line": "451",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "HFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFSR",
        "location": {
          "column": "18",
          "line": "452",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFAR",
        "location": {
          "column": "18",
          "line": "453",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MMFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@BFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFAR",
        "location": {
          "column": "18",
          "line": "454",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "BFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFSR",
        "location": {
          "column": "18",
          "line": "455",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "AFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@PFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFR",
        "location": {
          "column": "18",
          "line": "456",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFR",
        "location": {
          "column": "18",
          "line": "457",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ADR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADR",
        "location": {
          "column": "18",
          "line": "458",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ADR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFR",
        "location": {
          "column": "18",
          "line": "459",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MMFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ISAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISAR",
        "location": {
          "column": "18",
          "line": "460",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ISAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "461",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CPACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPACR",
        "location": {
          "column": "18",
          "line": "462",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CPACR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      },
      {
        "ID": "c:core_cm4.h@T@SCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCB_Type",
        "location": {
          "column": "3",
          "line": "463",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_440_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20799@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "466",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20930@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21059@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "469",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21186@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "470",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21311@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21443@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "473",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21573@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21699@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "476",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21823@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21951@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22133@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22262@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "483",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22389@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22517@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "486",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22643@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22771@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "489",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22897@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23025@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "492",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23151@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23279@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "495",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23405@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23534@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "498",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23661@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23790@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "501",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23917@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24047@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "504",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24175@macro@SCB_ICSR_RETTOBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Pos",
    "location": {
      "column": "9",
      "line": "506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24303@macro@SCB_ICSR_RETTOBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Msk",
    "location": {
      "column": "9",
      "line": "507",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24429@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24558@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "510",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24737@macro@SCB_VTOR_TBLOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Pos",
    "location": {
      "column": "9",
      "line": "513",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24862@macro@SCB_VTOR_TBLOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Msk",
    "location": {
      "column": "9",
      "line": "514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25057@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "517",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25184@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "518",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25309@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "520",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25440@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "521",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25569@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "523",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25698@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "524",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25825@macro@SCB_AIRCR_PRIGROUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Pos",
    "location": {
      "column": "9",
      "line": "526",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25953@macro@SCB_AIRCR_PRIGROUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Msk",
    "location": {
      "column": "9",
      "line": "527",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26079@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "529",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26210@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "530",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26339@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "532",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26472@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26603@macro@SCB_AIRCR_VECTRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Pos",
    "location": {
      "column": "9",
      "line": "535",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26732@macro@SCB_AIRCR_VECTRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Msk",
    "location": {
      "column": "9",
      "line": "536",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26906@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "539",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27033@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "540",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27158@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "542",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27285@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "543",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27410@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "545",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27539@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "546",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27720@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "549",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27846@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "550",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27970@macro@SCB_CCR_BFHFNMIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Pos",
    "location": {
      "column": "9",
      "line": "552",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28097@macro@SCB_CCR_BFHFNMIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Msk",
    "location": {
      "column": "9",
      "line": "553",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28222@macro@SCB_CCR_DIV_0_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Pos",
    "location": {
      "column": "9",
      "line": "555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28349@macro@SCB_CCR_DIV_0_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Msk",
    "location": {
      "column": "9",
      "line": "556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28474@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28603@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28730@macro@SCB_CCR_USERSETMPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Pos",
    "location": {
      "column": "9",
      "line": "561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28860@macro@SCB_CCR_USERSETMPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Msk",
    "location": {
      "column": "9",
      "line": "562",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28988@macro@SCB_CCR_NONBASETHRDENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Pos",
    "location": {
      "column": "9",
      "line": "564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29120@macro@SCB_CCR_NONBASETHRDENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Msk",
    "location": {
      "column": "9",
      "line": "565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29315@macro@SCB_SHCSR_USGFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29446@macro@SCB_SHCSR_USGFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29575@macro@SCB_SHCSR_BUSFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "571",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29706@macro@SCB_SHCSR_BUSFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "572",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29835@macro@SCB_SHCSR_MEMFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29966@macro@SCB_SHCSR_MEMFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "575",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30095@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30227@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30357@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "580",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30491@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "581",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30623@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "583",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30757@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "584",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30889@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "586",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31023@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "587",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31155@macro@SCB_SHCSR_SYSTICKACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Pos",
    "location": {
      "column": "9",
      "line": "589",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31285@macro@SCB_SHCSR_SYSTICKACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Msk",
    "location": {
      "column": "9",
      "line": "590",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31413@macro@SCB_SHCSR_PENDSVACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Pos",
    "location": {
      "column": "9",
      "line": "592",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31542@macro@SCB_SHCSR_PENDSVACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Msk",
    "location": {
      "column": "9",
      "line": "593",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31669@macro@SCB_SHCSR_MONITORACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Pos",
    "location": {
      "column": "9",
      "line": "595",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31799@macro@SCB_SHCSR_MONITORACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Msk",
    "location": {
      "column": "9",
      "line": "596",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31927@macro@SCB_SHCSR_SVCALLACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Pos",
    "location": {
      "column": "9",
      "line": "598",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32056@macro@SCB_SHCSR_SVCALLACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Msk",
    "location": {
      "column": "9",
      "line": "599",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32183@macro@SCB_SHCSR_USGFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "601",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32314@macro@SCB_SHCSR_USGFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "602",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32443@macro@SCB_SHCSR_BUSFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "604",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32574@macro@SCB_SHCSR_BUSFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "605",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32703@macro@SCB_SHCSR_MEMFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "607",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32834@macro@SCB_SHCSR_MEMFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "608",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33021@macro@SCB_CFSR_USGFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "611",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33167@macro@SCB_CFSR_USGFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "612",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33311@macro@SCB_CFSR_BUSFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33455@macro@SCB_CFSR_BUSFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33597@macro@SCB_CFSR_MEMFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33751@macro@SCB_CFSR_MEMFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33991@macro@SCB_CFSR_MMARVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID_Pos",
    "location": {
      "column": "9",
      "line": "621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MMARVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34127@macro@SCB_CFSR_MMARVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID_Msk",
    "location": {
      "column": "9",
      "line": "622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MMARVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34261@macro@SCB_CFSR_MLSPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MLSPERR_Pos",
    "location": {
      "column": "9",
      "line": "624",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MLSPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34395@macro@SCB_CFSR_MLSPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MLSPERR_Msk",
    "location": {
      "column": "9",
      "line": "625",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MLSPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34527@macro@SCB_CFSR_MSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "627",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MSTKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34661@macro@SCB_CFSR_MSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "628",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MSTKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34793@macro@SCB_CFSR_MUNSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "630",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MUNSTKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34929@macro@SCB_CFSR_MUNSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "631",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MUNSTKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35063@macro@SCB_CFSR_DACCVIOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL_Pos",
    "location": {
      "column": "9",
      "line": "633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_DACCVIOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35198@macro@SCB_CFSR_DACCVIOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL_Msk",
    "location": {
      "column": "9",
      "line": "634",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_DACCVIOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35331@macro@SCB_CFSR_IACCVIOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL_Pos",
    "location": {
      "column": "9",
      "line": "636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_IACCVIOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35466@macro@SCB_CFSR_IACCVIOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL_Msk",
    "location": {
      "column": "9",
      "line": "637",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_IACCVIOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35680@macro@SCB_CFSR_BFARVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID_Pos",
    "location": {
      "column": "9",
      "line": "640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_BFARVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35815@macro@SCB_CFSR_BFARVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID_Msk",
    "location": {
      "column": "9",
      "line": "641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_BFARVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35948@macro@SCB_CFSR_LSPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_LSPERR_Pos",
    "location": {
      "column": "9",
      "line": "643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_LSPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36080@macro@SCB_CFSR_LSPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_LSPERR_Msk",
    "location": {
      "column": "9",
      "line": "644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_LSPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36210@macro@SCB_CFSR_STKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR_Pos",
    "location": {
      "column": "9",
      "line": "646",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_STKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36342@macro@SCB_CFSR_STKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR_Msk",
    "location": {
      "column": "9",
      "line": "647",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_STKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36472@macro@SCB_CFSR_UNSTKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR_Pos",
    "location": {
      "column": "9",
      "line": "649",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNSTKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36606@macro@SCB_CFSR_UNSTKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR_Msk",
    "location": {
      "column": "9",
      "line": "650",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNSTKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36738@macro@SCB_CFSR_IMPRECISERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR_Pos",
    "location": {
      "column": "9",
      "line": "652",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_IMPRECISERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36875@macro@SCB_CFSR_IMPRECISERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR_Msk",
    "location": {
      "column": "9",
      "line": "653",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_IMPRECISERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37010@macro@SCB_CFSR_PRECISERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR_Pos",
    "location": {
      "column": "9",
      "line": "655",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_PRECISERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37145@macro@SCB_CFSR_PRECISERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR_Msk",
    "location": {
      "column": "9",
      "line": "656",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_PRECISERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37278@macro@SCB_CFSR_IBUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR_Pos",
    "location": {
      "column": "9",
      "line": "658",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_IBUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37411@macro@SCB_CFSR_IBUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR_Msk",
    "location": {
      "column": "9",
      "line": "659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_IBUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37625@macro@SCB_CFSR_DIVBYZERO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO_Pos",
    "location": {
      "column": "9",
      "line": "662",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_DIVBYZERO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37760@macro@SCB_CFSR_DIVBYZERO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO_Msk",
    "location": {
      "column": "9",
      "line": "663",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_DIVBYZERO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37893@macro@SCB_CFSR_UNALIGNED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED_Pos",
    "location": {
      "column": "9",
      "line": "665",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNALIGNED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38028@macro@SCB_CFSR_UNALIGNED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED_Msk",
    "location": {
      "column": "9",
      "line": "666",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNALIGNED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38161@macro@SCB_CFSR_NOCP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP_Pos",
    "location": {
      "column": "9",
      "line": "668",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_NOCP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38291@macro@SCB_CFSR_NOCP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP_Msk",
    "location": {
      "column": "9",
      "line": "669",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_NOCP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38419@macro@SCB_CFSR_INVPC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC_Pos",
    "location": {
      "column": "9",
      "line": "671",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVPC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38550@macro@SCB_CFSR_INVPC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC_Msk",
    "location": {
      "column": "9",
      "line": "672",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVPC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38679@macro@SCB_CFSR_INVSTATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE_Pos",
    "location": {
      "column": "9",
      "line": "674",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVSTATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38813@macro@SCB_CFSR_INVSTATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE_Msk",
    "location": {
      "column": "9",
      "line": "675",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_INVSTATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38945@macro@SCB_CFSR_UNDEFINSTR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR_Pos",
    "location": {
      "column": "9",
      "line": "677",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39081@macro@SCB_CFSR_UNDEFINSTR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR_Msk",
    "location": {
      "column": "9",
      "line": "678",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39265@macro@SCB_HFSR_DEBUGEVT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Pos",
    "location": {
      "column": "9",
      "line": "681",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39392@macro@SCB_HFSR_DEBUGEVT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Msk",
    "location": {
      "column": "9",
      "line": "682",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39517@macro@SCB_HFSR_FORCED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Pos",
    "location": {
      "column": "9",
      "line": "684",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39642@macro@SCB_HFSR_FORCED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Msk",
    "location": {
      "column": "9",
      "line": "685",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39765@macro@SCB_HFSR_VECTTBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Pos",
    "location": {
      "column": "9",
      "line": "687",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39891@macro@SCB_HFSR_VECTTBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Msk",
    "location": {
      "column": "9",
      "line": "688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40066@macro@SCB_DFSR_EXTERNAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Pos",
    "location": {
      "column": "9",
      "line": "691",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40193@macro@SCB_DFSR_EXTERNAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Msk",
    "location": {
      "column": "9",
      "line": "692",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40318@macro@SCB_DFSR_VCATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Pos",
    "location": {
      "column": "9",
      "line": "694",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40443@macro@SCB_DFSR_VCATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Msk",
    "location": {
      "column": "9",
      "line": "695",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40566@macro@SCB_DFSR_DWTTRAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Pos",
    "location": {
      "column": "9",
      "line": "697",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40692@macro@SCB_DFSR_DWTTRAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Msk",
    "location": {
      "column": "9",
      "line": "698",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40816@macro@SCB_DFSR_BKPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Pos",
    "location": {
      "column": "9",
      "line": "700",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40939@macro@SCB_DFSR_BKPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Msk",
    "location": {
      "column": "9",
      "line": "701",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41060@macro@SCB_DFSR_HALTED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Pos",
    "location": {
      "column": "9",
      "line": "703",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41185@macro@SCB_DFSR_HALTED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Msk",
    "location": {
      "column": "9",
      "line": "704",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCnSCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "719",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "721",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_719_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICTR",
        "location": {
          "column": "18",
          "line": "722",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ICTR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_719_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACTLR",
        "location": {
          "column": "18",
          "line": "723",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ACTLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_719_9"
      },
      {
        "ID": "c:core_cm4.h@T@SCnSCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCnSCB_Type",
        "location": {
          "column": "3",
          "line": "724",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SCnSCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_719_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41966@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "location": {
      "column": "9",
      "line": "727",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42089@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "location": {
      "column": "9",
      "line": "728",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42256@macro@SCnSCB_ACTLR_DISOOFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Pos",
    "location": {
      "column": "9",
      "line": "731",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42376@macro@SCnSCB_ACTLR_DISOOFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Msk",
    "location": {
      "column": "9",
      "line": "732",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42494@macro@SCnSCB_ACTLR_DISFPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Pos",
    "location": {
      "column": "9",
      "line": "734",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42614@macro@SCnSCB_ACTLR_DISFPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Msk",
    "location": {
      "column": "9",
      "line": "735",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42732@macro@SCnSCB_ACTLR_DISFOLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Pos",
    "location": {
      "column": "9",
      "line": "737",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42852@macro@SCnSCB_ACTLR_DISFOLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Msk",
    "location": {
      "column": "9",
      "line": "738",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42970@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "location": {
      "column": "9",
      "line": "740",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43093@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "location": {
      "column": "9",
      "line": "741",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43214@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "location": {
      "column": "9",
      "line": "743",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43337@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "location": {
      "column": "9",
      "line": "744",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "759",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "761",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_759_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "18",
          "line": "762",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "LOAD",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_759_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "18",
          "line": "763",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "VAL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_759_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "18",
          "line": "764",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CALIB",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_759_9"
      },
      {
        "ID": "c:core_cm4.h@T@SysTick_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SysTick_Type",
        "location": {
          "column": "3",
          "line": "765",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SysTick_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_759_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44246@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "768",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44378@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "769",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44508@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "771",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44640@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "772",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44770@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "774",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44900@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "775",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45028@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45157@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "778",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45327@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "781",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45456@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "782",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45627@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "785",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45756@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "786",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45931@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "789",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46060@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "790",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46187@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "792",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46315@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "793",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46441@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "795",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46570@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "796",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ITM_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "811",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046",
        "What": "Union",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "9",
          "line": "813",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046@FI@u8",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u8",
            "location": {
              "column": "22",
              "line": "815",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "u8",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046@FI@u16",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u16",
            "location": {
              "column": "22",
              "line": "816",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "u16",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@47046@FI@u32",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u32",
            "location": {
              "column": "22",
              "line": "817",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "u32",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
          },
          {
            "ID": "c:@SA@ITM_Type@FI@PORT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "PORT",
            "location": {
              "column": "6",
              "line": "818",
              "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
            },
            "name": "PORT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_811_9::_anonymous_core_cm4_h_813_9"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "819",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TER",
        "location": {
          "column": "18",
          "line": "820",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "TER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "821",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TPR",
        "location": {
          "column": "18",
          "line": "822",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "TPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "823",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TCR",
        "location": {
          "column": "18",
          "line": "824",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "TCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "825",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IWR",
        "location": {
          "column": "18",
          "line": "826",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "IWR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IRR",
        "location": {
          "column": "18",
          "line": "827",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "IRR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMCR",
        "location": {
          "column": "18",
          "line": "828",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "IMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "829",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LAR",
        "location": {
          "column": "18",
          "line": "830",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "LAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSR",
        "location": {
          "column": "18",
          "line": "831",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "LSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "832",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID4",
        "location": {
          "column": "18",
          "line": "833",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID5",
        "location": {
          "column": "18",
          "line": "834",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID6",
        "location": {
          "column": "18",
          "line": "835",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID6",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID7",
        "location": {
          "column": "18",
          "line": "836",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID0",
        "location": {
          "column": "18",
          "line": "837",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID1",
        "location": {
          "column": "18",
          "line": "838",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID2",
        "location": {
          "column": "18",
          "line": "839",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID3",
        "location": {
          "column": "18",
          "line": "840",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID0",
        "location": {
          "column": "18",
          "line": "841",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID1",
        "location": {
          "column": "18",
          "line": "842",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID2",
        "location": {
          "column": "18",
          "line": "843",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID3",
        "location": {
          "column": "18",
          "line": "844",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      },
      {
        "ID": "c:core_cm4.h@T@ITM_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ITM_Type",
        "location": {
          "column": "3",
          "line": "845",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ITM_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_811_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49874@macro@ITM_TPR_PRIVMASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Pos",
    "location": {
      "column": "9",
      "line": "848",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50000@macro@ITM_TPR_PRIVMASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Msk",
    "location": {
      "column": "9",
      "line": "849",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50170@macro@ITM_TCR_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "852",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50292@macro@ITM_TCR_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "853",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50412@macro@ITM_TCR_TraceBusID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Pos",
    "location": {
      "column": "9",
      "line": "855",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50535@macro@ITM_TCR_TraceBusID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Msk",
    "location": {
      "column": "9",
      "line": "856",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50656@macro@ITM_TCR_GTSFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Pos",
    "location": {
      "column": "9",
      "line": "858",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50800@macro@ITM_TCR_GTSFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Msk",
    "location": {
      "column": "9",
      "line": "859",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50942@macro@ITM_TCR_TSPrescale_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Pos",
    "location": {
      "column": "9",
      "line": "861",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51070@macro@ITM_TCR_TSPrescale_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Msk",
    "location": {
      "column": "9",
      "line": "862",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51196@macro@ITM_TCR_SWOENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Pos",
    "location": {
      "column": "9",
      "line": "864",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51320@macro@ITM_TCR_SWOENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Msk",
    "location": {
      "column": "9",
      "line": "865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51442@macro@ITM_TCR_DWTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Pos",
    "location": {
      "column": "9",
      "line": "867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51566@macro@ITM_TCR_DWTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Msk",
    "location": {
      "column": "9",
      "line": "868",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51688@macro@ITM_TCR_SYNCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Pos",
    "location": {
      "column": "9",
      "line": "870",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51813@macro@ITM_TCR_SYNCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Msk",
    "location": {
      "column": "9",
      "line": "871",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51936@macro@ITM_TCR_TSENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Pos",
    "location": {
      "column": "9",
      "line": "873",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52059@macro@ITM_TCR_TSENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Msk",
    "location": {
      "column": "9",
      "line": "874",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52180@macro@ITM_TCR_ITMENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Pos",
    "location": {
      "column": "9",
      "line": "876",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52312@macro@ITM_TCR_ITMENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Msk",
    "location": {
      "column": "9",
      "line": "877",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52492@macro@ITM_IWR_ATVALIDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Pos",
    "location": {
      "column": "9",
      "line": "880",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52618@macro@ITM_IWR_ATVALIDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Msk",
    "location": {
      "column": "9",
      "line": "881",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52791@macro@ITM_IRR_ATREADYM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Pos",
    "location": {
      "column": "9",
      "line": "884",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52917@macro@ITM_IRR_ATREADYM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Msk",
    "location": {
      "column": "9",
      "line": "885",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53098@macro@ITM_IMCR_INTEGRATION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Pos",
    "location": {
      "column": "9",
      "line": "888",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53228@macro@ITM_IMCR_INTEGRATION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Msk",
    "location": {
      "column": "9",
      "line": "889",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53400@macro@ITM_LSR_ByteAcc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Pos",
    "location": {
      "column": "9",
      "line": "892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53525@macro@ITM_LSR_ByteAcc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Msk",
    "location": {
      "column": "9",
      "line": "893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53648@macro@ITM_LSR_Access_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Pos",
    "location": {
      "column": "9",
      "line": "895",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53772@macro@ITM_LSR_Access_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Msk",
    "location": {
      "column": "9",
      "line": "896",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53894@macro@ITM_LSR_Present_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Pos",
    "location": {
      "column": "9",
      "line": "898",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54019@macro@ITM_LSR_Present_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Msk",
    "location": {
      "column": "9",
      "line": "899",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DWT_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "914",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@DWT_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "916",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CYCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CYCCNT",
        "location": {
          "column": "18",
          "line": "917",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CYCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CPICNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPICNT",
        "location": {
          "column": "18",
          "line": "918",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CPICNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@EXCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXCCNT",
        "location": {
          "column": "18",
          "line": "919",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "EXCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLEEPCNT",
        "location": {
          "column": "18",
          "line": "920",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SLEEPCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@LSUCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSUCNT",
        "location": {
          "column": "18",
          "line": "921",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "LSUCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FOLDCNT",
        "location": {
          "column": "18",
          "line": "922",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FOLDCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@PCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCSR",
        "location": {
          "column": "18",
          "line": "923",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "PCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP0",
        "location": {
          "column": "18",
          "line": "924",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "COMP0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK0",
        "location": {
          "column": "18",
          "line": "925",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MASK0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION0",
        "location": {
          "column": "18",
          "line": "926",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "927",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1",
        "location": {
          "column": "18",
          "line": "928",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "COMP1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK1",
        "location": {
          "column": "18",
          "line": "929",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MASK1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION1",
        "location": {
          "column": "18",
          "line": "930",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "931",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2",
        "location": {
          "column": "18",
          "line": "932",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "COMP2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK2",
        "location": {
          "column": "18",
          "line": "933",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MASK2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION2",
        "location": {
          "column": "18",
          "line": "934",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "935",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3",
        "location": {
          "column": "18",
          "line": "936",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "COMP3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK3",
        "location": {
          "column": "18",
          "line": "937",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MASK3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION3",
        "location": {
          "column": "18",
          "line": "938",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      },
      {
        "ID": "c:core_cm4.h@T@DWT_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DWT_Type",
        "location": {
          "column": "3",
          "line": "939",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DWT_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_914_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56477@macro@DWT_CTRL_NUMCOMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Pos",
    "location": {
      "column": "9",
      "line": "942",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56600@macro@DWT_CTRL_NUMCOMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Msk",
    "location": {
      "column": "9",
      "line": "943",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56721@macro@DWT_CTRL_NOTRCPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Pos",
    "location": {
      "column": "9",
      "line": "945",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56845@macro@DWT_CTRL_NOTRCPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Msk",
    "location": {
      "column": "9",
      "line": "946",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56967@macro@DWT_CTRL_NOEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "948",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57092@macro@DWT_CTRL_NOEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "949",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57215@macro@DWT_CTRL_NOCYCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Pos",
    "location": {
      "column": "9",
      "line": "951",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57339@macro@DWT_CTRL_NOCYCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Msk",
    "location": {
      "column": "9",
      "line": "952",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57461@macro@DWT_CTRL_NOPRFCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Pos",
    "location": {
      "column": "9",
      "line": "954",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57585@macro@DWT_CTRL_NOPRFCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Msk",
    "location": {
      "column": "9",
      "line": "955",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57707@macro@DWT_CTRL_CYCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "957",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57832@macro@DWT_CTRL_CYCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "958",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57955@macro@DWT_CTRL_FOLDEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "960",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58081@macro@DWT_CTRL_FOLDEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "961",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58205@macro@DWT_CTRL_LSUEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "963",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58330@macro@DWT_CTRL_LSUEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "964",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58453@macro@DWT_CTRL_SLEEPEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "966",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58580@macro@DWT_CTRL_SLEEPEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "967",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58705@macro@DWT_CTRL_EXCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "969",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58830@macro@DWT_CTRL_EXCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "970",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58953@macro@DWT_CTRL_CPIEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "972",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59078@macro@DWT_CTRL_CPIEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "973",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59201@macro@DWT_CTRL_EXCTRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Pos",
    "location": {
      "column": "9",
      "line": "975",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59326@macro@DWT_CTRL_EXCTRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Msk",
    "location": {
      "column": "9",
      "line": "976",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59449@macro@DWT_CTRL_PCSAMPLENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Pos",
    "location": {
      "column": "9",
      "line": "978",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59575@macro@DWT_CTRL_PCSAMPLENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Msk",
    "location": {
      "column": "9",
      "line": "979",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59699@macro@DWT_CTRL_SYNCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Pos",
    "location": {
      "column": "9",
      "line": "981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59822@macro@DWT_CTRL_SYNCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Msk",
    "location": {
      "column": "9",
      "line": "982",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59943@macro@DWT_CTRL_CYCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Pos",
    "location": {
      "column": "9",
      "line": "984",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60065@macro@DWT_CTRL_CYCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Msk",
    "location": {
      "column": "9",
      "line": "985",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60185@macro@DWT_CTRL_POSTINIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Pos",
    "location": {
      "column": "9",
      "line": "987",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60309@macro@DWT_CTRL_POSTINIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Msk",
    "location": {
      "column": "9",
      "line": "988",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60431@macro@DWT_CTRL_POSTPRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Pos",
    "location": {
      "column": "9",
      "line": "990",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60557@macro@DWT_CTRL_POSTPRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Msk",
    "location": {
      "column": "9",
      "line": "991",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60681@macro@DWT_CTRL_CYCCNTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Pos",
    "location": {
      "column": "9",
      "line": "993",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60806@macro@DWT_CTRL_CYCCNTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Msk",
    "location": {
      "column": "9",
      "line": "994",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60971@macro@DWT_CPICNT_CPICNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Pos",
    "location": {
      "column": "9",
      "line": "997",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61095@macro@DWT_CPICNT_CPICNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Msk",
    "location": {
      "column": "9",
      "line": "998",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61274@macro@DWT_EXCCNT_EXCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Pos",
    "location": {
      "column": "9",
      "line": "1001",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61398@macro@DWT_EXCCNT_EXCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Msk",
    "location": {
      "column": "9",
      "line": "1002",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61564@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "location": {
      "column": "9",
      "line": "1005",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61692@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "location": {
      "column": "9",
      "line": "1006",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61860@macro@DWT_LSUCNT_LSUCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Pos",
    "location": {
      "column": "9",
      "line": "1009",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61984@macro@DWT_LSUCNT_LSUCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Msk",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62163@macro@DWT_FOLDCNT_FOLDCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Pos",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62289@macro@DWT_FOLDCNT_FOLDCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Msk",
    "location": {
      "column": "9",
      "line": "1014",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62461@macro@DWT_MASK_MASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Pos",
    "location": {
      "column": "9",
      "line": "1017",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62581@macro@DWT_MASK_MASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Msk",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62751@macro@DWT_FUNCTION_MATCHED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Pos",
    "location": {
      "column": "9",
      "line": "1021",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62878@macro@DWT_FUNCTION_MATCHED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Msk",
    "location": {
      "column": "9",
      "line": "1022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63003@macro@DWT_FUNCTION_DATAVADDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Pos",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63133@macro@DWT_FUNCTION_DATAVADDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Msk",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63261@macro@DWT_FUNCTION_DATAVADDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Pos",
    "location": {
      "column": "9",
      "line": "1027",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63391@macro@DWT_FUNCTION_DATAVADDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Msk",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63519@macro@DWT_FUNCTION_DATAVSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Pos",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63648@macro@DWT_FUNCTION_DATAVSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Msk",
    "location": {
      "column": "9",
      "line": "1031",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63775@macro@DWT_FUNCTION_LNK1ENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Pos",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63902@macro@DWT_FUNCTION_LNK1ENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Msk",
    "location": {
      "column": "9",
      "line": "1034",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64027@macro@DWT_FUNCTION_DATAVMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Pos",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64157@macro@DWT_FUNCTION_DATAVMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Msk",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64285@macro@DWT_FUNCTION_CYCMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Pos",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64413@macro@DWT_FUNCTION_CYCMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Msk",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64539@macro@DWT_FUNCTION_EMITRANGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Pos",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64668@macro@DWT_FUNCTION_EMITRANGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Msk",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64795@macro@DWT_FUNCTION_FUNCTION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Pos",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64923@macro@DWT_FUNCTION_FUNCTION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Msk",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TPI_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@TPI_Type@FI@SSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSPSR",
        "location": {
          "column": "18",
          "line": "1063",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSPSR",
        "location": {
          "column": "18",
          "line": "1064",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "1065",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ACPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACPR",
        "location": {
          "column": "18",
          "line": "1066",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ACPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "1067",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@SPPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPPR",
        "location": {
          "column": "18",
          "line": "1068",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "SPPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "1069",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFSR",
        "location": {
          "column": "18",
          "line": "1070",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFCR",
        "location": {
          "column": "18",
          "line": "1071",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FFCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSCR",
        "location": {
          "column": "18",
          "line": "1072",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "1073",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@TRIGGER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRIGGER",
        "location": {
          "column": "18",
          "line": "1074",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "TRIGGER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO0",
        "location": {
          "column": "18",
          "line": "1075",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FIFO0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR2",
        "location": {
          "column": "18",
          "line": "1076",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ITATBCTR2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "1077",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR0",
        "location": {
          "column": "18",
          "line": "1078",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ITATBCTR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO1",
        "location": {
          "column": "18",
          "line": "1079",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FIFO1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITCTRL",
        "location": {
          "column": "18",
          "line": "1080",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "ITCTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "18",
          "line": "1081",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMSET",
        "location": {
          "column": "18",
          "line": "1082",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CLAIMSET",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMCLR",
        "location": {
          "column": "18",
          "line": "1083",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CLAIMCLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "18",
          "line": "1084",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVID",
        "location": {
          "column": "18",
          "line": "1085",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DEVID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVTYPE",
        "location": {
          "column": "18",
          "line": "1086",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DEVTYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      },
      {
        "ID": "c:core_cm4.h@T@TPI_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TPI_Type",
        "location": {
          "column": "3",
          "line": "1087",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "TPI_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1061_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67303@macro@TPI_ACPR_PRESCALER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Pos",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67428@macro@TPI_ACPR_PRESCALER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Msk",
    "location": {
      "column": "9",
      "line": "1091",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67605@macro@TPI_SPPR_TXMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Pos",
    "location": {
      "column": "9",
      "line": "1094",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67727@macro@TPI_SPPR_TXMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Msk",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67906@macro@TPI_FFSR_FtNonStop_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Pos",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68031@macro@TPI_FFSR_FtNonStop_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Msk",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68154@macro@TPI_FFSR_TCPresent_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Pos",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68279@macro@TPI_FFSR_TCPresent_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Msk",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68402@macro@TPI_FFSR_FtStopped_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Pos",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68527@macro@TPI_FFSR_FtStopped_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Msk",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68650@macro@TPI_FFSR_FlInProg_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Pos",
    "location": {
      "column": "9",
      "line": "1107",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68774@macro@TPI_FFSR_FlInProg_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Msk",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68956@macro@TPI_FFCR_TrigIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Pos",
    "location": {
      "column": "9",
      "line": "1111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69078@macro@TPI_FFCR_TrigIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Msk",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69198@macro@TPI_FFCR_EnFCont_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Pos",
    "location": {
      "column": "9",
      "line": "1114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69321@macro@TPI_FFCR_EnFCont_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Msk",
    "location": {
      "column": "9",
      "line": "1115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69482@macro@TPI_TRIGGER_TRIGGER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Pos",
    "location": {
      "column": "9",
      "line": "1118",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69608@macro@TPI_TRIGGER_TRIGGER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Msk",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69793@macro@TPI_FIFO0_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69921@macro@TPI_FIFO0_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70047@macro@TPI_FIFO0_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70177@macro@TPI_FIFO0_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70305@macro@TPI_FIFO0_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70433@macro@TPI_FIFO0_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70559@macro@TPI_FIFO0_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70689@macro@TPI_FIFO0_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70817@macro@TPI_FIFO0_ETM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Pos",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70938@macro@TPI_FIFO0_ETM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Msk",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71057@macro@TPI_FIFO0_ETM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Pos",
    "location": {
      "column": "9",
      "line": "1137",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71178@macro@TPI_FIFO0_ETM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Msk",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71297@macro@TPI_FIFO0_ETM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Pos",
    "location": {
      "column": "9",
      "line": "1140",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71418@macro@TPI_FIFO0_ETM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Msk",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71579@macro@TPI_ITATBCTR2_ATREADY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY2_Pos",
    "location": {
      "column": "9",
      "line": "1144",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71708@macro@TPI_ITATBCTR2_ATREADY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY2_Msk",
    "location": {
      "column": "9",
      "line": "1145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71835@macro@TPI_ITATBCTR2_ATREADY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY1_Pos",
    "location": {
      "column": "9",
      "line": "1147",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71964@macro@TPI_ITATBCTR2_ATREADY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY1_Msk",
    "location": {
      "column": "9",
      "line": "1148",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72152@macro@TPI_FIFO1_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1151",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72280@macro@TPI_FIFO1_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1152",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72406@macro@TPI_FIFO1_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72536@macro@TPI_FIFO1_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1155",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72664@macro@TPI_FIFO1_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72792@macro@TPI_FIFO1_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1158",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72918@macro@TPI_FIFO1_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1160",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73048@macro@TPI_FIFO1_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73176@macro@TPI_FIFO1_ITM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Pos",
    "location": {
      "column": "9",
      "line": "1163",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73297@macro@TPI_FIFO1_ITM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Msk",
    "location": {
      "column": "9",
      "line": "1164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73416@macro@TPI_FIFO1_ITM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Pos",
    "location": {
      "column": "9",
      "line": "1166",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73537@macro@TPI_FIFO1_ITM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Msk",
    "location": {
      "column": "9",
      "line": "1167",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73656@macro@TPI_FIFO1_ITM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Pos",
    "location": {
      "column": "9",
      "line": "1169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73777@macro@TPI_FIFO1_ITM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Msk",
    "location": {
      "column": "9",
      "line": "1170",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73938@macro@TPI_ITATBCTR0_ATREADY2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY2_Pos",
    "location": {
      "column": "9",
      "line": "1173",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74067@macro@TPI_ITATBCTR0_ATREADY2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY2_Msk",
    "location": {
      "column": "9",
      "line": "1174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74194@macro@TPI_ITATBCTR0_ATREADY1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY1_Pos",
    "location": {
      "column": "9",
      "line": "1176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74323@macro@TPI_ITATBCTR0_ATREADY1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY1_Msk",
    "location": {
      "column": "9",
      "line": "1177",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74507@macro@TPI_ITCTRL_Mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Pos",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74629@macro@TPI_ITCTRL_Mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Msk",
    "location": {
      "column": "9",
      "line": "1181",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74787@macro@TPI_DEVID_NRZVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Pos",
    "location": {
      "column": "9",
      "line": "1184",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74912@macro@TPI_DEVID_NRZVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Msk",
    "location": {
      "column": "9",
      "line": "1185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75035@macro@TPI_DEVID_MANCVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Pos",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75161@macro@TPI_DEVID_MANCVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Msk",
    "location": {
      "column": "9",
      "line": "1188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75285@macro@TPI_DEVID_PTINVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Pos",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75411@macro@TPI_DEVID_PTINVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Msk",
    "location": {
      "column": "9",
      "line": "1191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75535@macro@TPI_DEVID_MinBufSz_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Pos",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75660@macro@TPI_DEVID_MinBufSz_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Msk",
    "location": {
      "column": "9",
      "line": "1194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75783@macro@TPI_DEVID_AsynClkIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Pos",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75909@macro@TPI_DEVID_AsynClkIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Msk",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76033@macro@TPI_DEVID_NrTraceInput_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Pos",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76162@macro@TPI_DEVID_NrTraceInput_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Msk",
    "location": {
      "column": "9",
      "line": "1200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76329@macro@TPI_DEVTYPE_SubType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Pos",
    "location": {
      "column": "9",
      "line": "1203",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76455@macro@TPI_DEVTYPE_SubType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Msk",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76579@macro@TPI_DEVTYPE_MajorType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Pos",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76707@macro@TPI_DEVTYPE_MajorType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Msk",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@MPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@MPU_Type@FI@TYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TYPE",
        "location": {
          "column": "18",
          "line": "1225",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "TYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "1226",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RNR",
        "location": {
          "column": "18",
          "line": "1227",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RNR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "18",
          "line": "1228",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "18",
          "line": "1229",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RASR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A1",
        "location": {
          "column": "18",
          "line": "1230",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A1",
        "location": {
          "column": "18",
          "line": "1231",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RASR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A2",
        "location": {
          "column": "18",
          "line": "1232",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A2",
        "location": {
          "column": "18",
          "line": "1233",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RASR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A3",
        "location": {
          "column": "18",
          "line": "1234",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A3",
        "location": {
          "column": "18",
          "line": "1235",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RASR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      },
      {
        "ID": "c:core_cm4.h@T@MPU_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct MPU_Type",
        "location": {
          "column": "3",
          "line": "1236",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MPU_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1223_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78399@macro@MPU_TYPE_RALIASES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_RALIASES",
    "location": {
      "column": "9",
      "line": "1238",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_RALIASES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78485@macro@MPU_TYPE_IREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Pos",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78611@macro@MPU_TYPE_IREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Msk",
    "location": {
      "column": "9",
      "line": "1242",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78735@macro@MPU_TYPE_DREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Pos",
    "location": {
      "column": "9",
      "line": "1244",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78861@macro@MPU_TYPE_DREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Msk",
    "location": {
      "column": "9",
      "line": "1245",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78985@macro@MPU_TYPE_SEPARATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Pos",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79112@macro@MPU_TYPE_SEPARATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Msk",
    "location": {
      "column": "9",
      "line": "1248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79277@macro@MPU_CTRL_PRIVDEFENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Pos",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79406@macro@MPU_CTRL_PRIVDEFENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Msk",
    "location": {
      "column": "9",
      "line": "1252",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79533@macro@MPU_CTRL_HFNMIENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Pos",
    "location": {
      "column": "9",
      "line": "1254",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79660@macro@MPU_CTRL_HFNMIENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Msk",
    "location": {
      "column": "9",
      "line": "1255",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79785@macro@MPU_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79910@macro@MPU_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80079@macro@MPU_RNR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80203@macro@MPU_RNR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80377@macro@MPU_RBAR_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "1265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80500@macro@MPU_RBAR_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80621@macro@MPU_RBAR_VALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Pos",
    "location": {
      "column": "9",
      "line": "1268",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80745@macro@MPU_RBAR_VALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Msk",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80867@macro@MPU_RBAR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80992@macro@MPU_RBAR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81173@macro@MPU_RASR_ATTRS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Pos",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81318@macro@MPU_RASR_ATTRS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Msk",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81461@macro@MPU_RASR_XN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Pos",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81588@macro@MPU_RASR_XN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Msk",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81713@macro@MPU_RASR_AP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Pos",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81840@macro@MPU_RASR_AP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Msk",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81965@macro@MPU_RASR_TEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Pos",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82093@macro@MPU_RASR_TEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Msk",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82219@macro@MPU_RASR_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Pos",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82345@macro@MPU_RASR_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Msk",
    "location": {
      "column": "9",
      "line": "1288",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82469@macro@MPU_RASR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Pos",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82595@macro@MPU_RASR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Msk",
    "location": {
      "column": "9",
      "line": "1291",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82719@macro@MPU_RASR_B_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Pos",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82845@macro@MPU_RASR_B_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Msk",
    "location": {
      "column": "9",
      "line": "1294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82969@macro@MPU_RASR_SRD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Pos",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83106@macro@MPU_RASR_SRD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Msk",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83241@macro@MPU_RASR_SIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Pos",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83377@macro@MPU_RASR_SIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Msk",
    "location": {
      "column": "9",
      "line": "1300",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83511@macro@MPU_RASR_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83647@macro@MPU_RASR_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@FPU_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "1321",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCCR",
        "location": {
          "column": "18",
          "line": "1322",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FPCCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCAR",
        "location": {
          "column": "18",
          "line": "1323",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FPCAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPDSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPDSCR",
        "location": {
          "column": "18",
          "line": "1324",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FPDSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR0",
        "location": {
          "column": "18",
          "line": "1325",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MVFR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR1",
        "location": {
          "column": "18",
          "line": "1326",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "MVFR1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      },
      {
        "ID": "c:core_cm4.h@T@FPU_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FPU_Type",
        "location": {
          "column": "3",
          "line": "1327",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "FPU_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1319_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84805@macro@FPU_FPCCR_ASPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Pos",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84930@macro@FPU_FPCCR_ASPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Msk",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85053@macro@FPU_FPCCR_LSPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Pos",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85174@macro@FPU_FPCCR_LSPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Msk",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85297@macro@FPU_FPCCR_MONRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Pos",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85419@macro@FPU_FPCCR_MONRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Msk",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85543@macro@FPU_FPCCR_BFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85664@macro@FPU_FPCCR_BFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85787@macro@FPU_FPCCR_MMRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Pos",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85908@macro@FPU_FPCCR_MMRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Msk",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86031@macro@FPU_FPCCR_HFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86152@macro@FPU_FPCCR_HFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86275@macro@FPU_FPCCR_THREAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Pos",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86409@macro@FPU_FPCCR_THREAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Msk",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86548@macro@FPU_FPCCR_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Pos",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86683@macro@FPU_FPCCR_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Msk",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86816@macro@FPU_FPCCR_LSPACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Pos",
    "location": {
      "column": "9",
      "line": "1354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86966@macro@FPU_FPCCR_LSPACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Msk",
    "location": {
      "column": "9",
      "line": "1355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87173@macro@FPU_FPCAR_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "1358",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87300@macro@FPU_FPCAR_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "1359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87491@macro@FPU_FPDSCR_AHP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Pos",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87615@macro@FPU_FPDSCR_AHP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Msk",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87737@macro@FPU_FPDSCR_DN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Pos",
    "location": {
      "column": "9",
      "line": "1365",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87860@macro@FPU_FPDSCR_DN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Msk",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87981@macro@FPU_FPDSCR_FZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Pos",
    "location": {
      "column": "9",
      "line": "1368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88104@macro@FPU_FPDSCR_FZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Msk",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88225@macro@FPU_FPDSCR_RMode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Pos",
    "location": {
      "column": "9",
      "line": "1371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88351@macro@FPU_FPDSCR_RMode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Msk",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88526@macro@FPU_MVFR0_FP_rounding_modes_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Pos",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88664@macro@FPU_MVFR0_FP_rounding_modes_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Msk",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88800@macro@FPU_MVFR0_Short_vectors_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Pos",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88934@macro@FPU_MVFR0_Short_vectors_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Msk",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89066@macro@FPU_MVFR0_Square_root_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Pos",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89198@macro@FPU_MVFR0_Square_root_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Msk",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89328@macro@FPU_MVFR0_Divide_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Pos",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89455@macro@FPU_MVFR0_Divide_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Msk",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89580@macro@FPU_MVFR0_FP_excep_trapping_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Pos",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89722@macro@FPU_MVFR0_FP_excep_trapping_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Msk",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89862@macro@FPU_MVFR0_Double_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Pos",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89999@macro@FPU_MVFR0_Double_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Msk",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90134@macro@FPU_MVFR0_Single_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Pos",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90271@macro@FPU_MVFR0_Single_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Msk",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90406@macro@FPU_MVFR0_A_SIMD_registers_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Pos",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90543@macro@FPU_MVFR0_A_SIMD_registers_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Msk",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90729@macro@FPU_MVFR1_FP_fused_MAC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Pos",
    "location": {
      "column": "9",
      "line": "1400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90862@macro@FPU_MVFR1_FP_fused_MAC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Msk",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90993@macro@FPU_MVFR1_FP_HPFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Pos",
    "location": {
      "column": "9",
      "line": "1403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91121@macro@FPU_MVFR1_FP_HPFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Msk",
    "location": {
      "column": "9",
      "line": "1404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91247@macro@FPU_MVFR1_D_NaN_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Pos",
    "location": {
      "column": "9",
      "line": "1406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91378@macro@FPU_MVFR1_D_NaN_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Msk",
    "location": {
      "column": "9",
      "line": "1407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91507@macro@FPU_MVFR1_FtZ_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Pos",
    "location": {
      "column": "9",
      "line": "1409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91636@macro@FPU_MVFR1_FtZ_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Msk",
    "location": {
      "column": "9",
      "line": "1410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CoreDebug_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHCSR",
        "location": {
          "column": "18",
          "line": "1427",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1425_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRSR",
        "location": {
          "column": "18",
          "line": "1428",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DCRSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1425_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRDR",
        "location": {
          "column": "18",
          "line": "1429",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DCRDR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1425_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEMCR",
        "location": {
          "column": "18",
          "line": "1430",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "DEMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1425_9"
      },
      {
        "ID": "c:core_cm4.h@T@CoreDebug_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CoreDebug_Type",
        "location": {
          "column": "3",
          "line": "1431",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
        },
        "name": "CoreDebug_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1425_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92604@macro@CoreDebug_DHCSR_DBGKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Pos",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92736@macro@CoreDebug_DHCSR_DBGKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Msk",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92866@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93002@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93136@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93273@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93408@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "location": {
      "column": "9",
      "line": "1443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93542@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "location": {
      "column": "9",
      "line": "1444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93674@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93807@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "1447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93938@macro@CoreDebug_DHCSR_S_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94070@macro@CoreDebug_DHCSR_S_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94200@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94334@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94466@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94603@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94738@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94874@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95008@macro@CoreDebug_DHCSR_C_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95140@macro@CoreDebug_DHCSR_C_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95270@macro@CoreDebug_DHCSR_C_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95402@macro@CoreDebug_DHCSR_C_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95532@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95667@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95857@macro@CoreDebug_DCRSR_REGWnR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Pos",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95989@macro@CoreDebug_DCRSR_REGWnR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Msk",
    "location": {
      "column": "9",
      "line": "1472",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96119@macro@CoreDebug_DCRSR_REGSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Pos",
    "location": {
      "column": "9",
      "line": "1474",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96251@macro@CoreDebug_DCRSR_REGSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Msk",
    "location": {
      "column": "9",
      "line": "1475",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96445@macro@CoreDebug_DEMCR_TRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Pos",
    "location": {
      "column": "9",
      "line": "1478",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96577@macro@CoreDebug_DEMCR_TRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Msk",
    "location": {
      "column": "9",
      "line": "1479",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96707@macro@CoreDebug_DEMCR_MON_REQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Pos",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96840@macro@CoreDebug_DEMCR_MON_REQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Msk",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96971@macro@CoreDebug_DEMCR_MON_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1484",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97105@macro@CoreDebug_DEMCR_MON_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1485",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97237@macro@CoreDebug_DEMCR_MON_PEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Pos",
    "location": {
      "column": "9",
      "line": "1487",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97371@macro@CoreDebug_DEMCR_MON_PEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Msk",
    "location": {
      "column": "9",
      "line": "1488",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97503@macro@CoreDebug_DEMCR_MON_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Pos",
    "location": {
      "column": "9",
      "line": "1490",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97635@macro@CoreDebug_DEMCR_MON_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Msk",
    "location": {
      "column": "9",
      "line": "1491",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97765@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "location": {
      "column": "9",
      "line": "1493",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97901@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "location": {
      "column": "9",
      "line": "1494",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98035@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "location": {
      "column": "9",
      "line": "1496",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98170@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "location": {
      "column": "9",
      "line": "1497",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98303@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "location": {
      "column": "9",
      "line": "1499",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98438@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "location": {
      "column": "9",
      "line": "1500",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98571@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "location": {
      "column": "9",
      "line": "1502",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98707@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "location": {
      "column": "9",
      "line": "1503",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98841@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "location": {
      "column": "9",
      "line": "1505",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98976@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "location": {
      "column": "9",
      "line": "1506",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99109@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "location": {
      "column": "9",
      "line": "1508",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99245@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "location": {
      "column": "9",
      "line": "1509",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99379@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "location": {
      "column": "9",
      "line": "1511",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99513@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "location": {
      "column": "9",
      "line": "1512",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99645@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "location": {
      "column": "9",
      "line": "1514",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99783@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "location": {
      "column": "9",
      "line": "1515",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100444@macro@_VAL2FLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VAL2FLD",
    "location": {
      "column": "9",
      "line": "1533",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "_VAL2FLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@100822@macro@_FLD2VAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FLD2VAL",
    "location": {
      "column": "9",
      "line": "1541",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "_FLD2VAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101175@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "1554",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCS_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101288@macro@ITM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_BASE",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101384@macro@DWT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_BASE",
    "location": {
      "column": "9",
      "line": "1556",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101480@macro@TPI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_BASE",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101576@macro@CoreDebug_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_BASE",
    "location": {
      "column": "9",
      "line": "1558",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101679@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "1559",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101779@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "1560",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101876@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "1561",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101991@macro@SCnSCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB",
    "location": {
      "column": "9",
      "line": "1563",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102105@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "1564",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102209@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "1565",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102317@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "1566",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102422@macro@ITM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102526@macro@DWT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT",
    "location": {
      "column": "9",
      "line": "1568",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "DWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102630@macro@TPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI",
    "location": {
      "column": "9",
      "line": "1569",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "TPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102734@macro@CoreDebug",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug",
    "location": {
      "column": "9",
      "line": "1570",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102903@macro@MPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_BASE",
    "location": {
      "column": "11",
      "line": "1573",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103005@macro@MPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU",
    "location": {
      "column": "11",
      "line": "1574",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "MPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103115@macro@FPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_BASE",
    "location": {
      "column": "9",
      "line": "1577",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103214@macro@FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU",
    "location": {
      "column": "9",
      "line": "1578",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104261@macro@NVIC_SetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "1612",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104327@macro@NVIC_GetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "1613",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104393@macro@NVIC_EnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_EnableIRQ",
    "location": {
      "column": "11",
      "line": "1614",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104449@macro@NVIC_GetEnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetEnableIRQ",
    "location": {
      "column": "11",
      "line": "1615",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetEnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104508@macro@NVIC_DisableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_DisableIRQ",
    "location": {
      "column": "11",
      "line": "1616",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104565@macro@NVIC_GetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPendingIRQ",
    "location": {
      "column": "11",
      "line": "1617",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104625@macro@NVIC_SetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPendingIRQ",
    "location": {
      "column": "11",
      "line": "1618",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104685@macro@NVIC_ClearPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ClearPendingIRQ",
    "location": {
      "column": "11",
      "line": "1619",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104747@macro@NVIC_GetActive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetActive",
    "location": {
      "column": "11",
      "line": "1620",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104803@macro@NVIC_SetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriority",
    "location": {
      "column": "11",
      "line": "1621",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104861@macro@NVIC_GetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriority",
    "location": {
      "column": "11",
      "line": "1622",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@104919@macro@NVIC_SystemReset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SystemReset",
    "location": {
      "column": "11",
      "line": "1623",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105217@macro@NVIC_SetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetVector",
    "location": {
      "column": "11",
      "line": "1632",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105273@macro@NVIC_GetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetVector",
    "location": {
      "column": "11",
      "line": "1633",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105367@macro@NVIC_USER_IRQ_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_USER_IRQ_OFFSET",
    "location": {
      "column": "9",
      "line": "1636",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_USER_IRQ_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105488@macro@EXC_RETURN_HANDLER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_HANDLER",
    "location": {
      "column": "9",
      "line": "1640",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "EXC_RETURN_HANDLER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105625@macro@EXC_RETURN_THREAD_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_MSP",
    "location": {
      "column": "9",
      "line": "1641",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105762@macro@EXC_RETURN_THREAD_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_PSP",
    "location": {
      "column": "9",
      "line": "1642",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@105899@macro@EXC_RETURN_HANDLER_FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_HANDLER_FPU",
    "location": {
      "column": "9",
      "line": "1643",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "EXC_RETURN_HANDLER_FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@106036@macro@EXC_RETURN_THREAD_MSP_FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_MSP_FPU",
    "location": {
      "column": "9",
      "line": "1644",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_MSP_FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@106173@macro@EXC_RETURN_THREAD_PSP_FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_PSP_FPU",
    "location": {
      "column": "9",
      "line": "1645",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "EXC_RETURN_THREAD_PSP_FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "22",
      "line": "1657",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@106877@F@__NVIC_SetPriorityGrouping@reg_value",
    "What": "Variable",
    "defdec": "Def",
    "display": "reg_value",
    "location": {
      "column": "12",
      "line": "1659",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "reg_value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@106900@F@__NVIC_SetPriorityGrouping@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1660",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "26",
      "line": "1676",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1688",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetEnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetEnableIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1705",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_GetEnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1724",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1743",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1762",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1777",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetActive",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1794",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1816",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1838",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EncodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "1863",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@113954@F@NVIC_EncodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1865",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@114064@F@NVIC_EncodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1866",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@114097@F@NVIC_EncodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1867",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DecodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *const, uint32_t *const)",
    "location": {
      "column": "22",
      "line": "1890",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@115497@F@NVIC_DecodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1892",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@115607@F@NVIC_DecodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1893",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@115640@F@NVIC_DecodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1894",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SetVector",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetVector(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1913",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_SetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@116724@F@__NVIC_SetVector@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "1915",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "vectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_GetVector",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetVector(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1928",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_GetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@117265@F@__NVIC_GetVector@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "1930",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "vectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@__NVIC_SystemReset",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SystemReset(void)",
    "location": {
      "column": "34",
      "line": "1939",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "__NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SCB_GetFPUType",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SCB_GetFPUType(void)",
    "location": {
      "column": "26",
      "line": "1981",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_GetFPUType",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@118943@F@SCB_GetFPUType@mvfr0",
    "What": "Variable",
    "defdec": "Def",
    "display": "mvfr0",
    "location": {
      "column": "12",
      "line": "1983",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "mvfr0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SysTick_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "2022",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@ITM_RxBuffer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "ITM_RxBuffer",
    "location": {
      "column": "25",
      "line": "2052",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_RxBuffer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@121565@macro@ITM_RXBUFFER_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_RXBUFFER_EMPTY",
    "location": {
      "column": "25",
      "line": "2053",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_RXBUFFER_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_SendChar",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t ITM_SendChar(uint32_t)",
    "location": {
      "column": "26",
      "line": "2064",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_SendChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_ReceiveChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_ReceiveChar(void)",
    "location": {
      "column": "25",
      "line": "2085",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_ReceiveChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@122694@F@ITM_ReceiveChar@ch",
    "What": "Variable",
    "defdec": "Def",
    "display": "ch",
    "location": {
      "column": "11",
      "line": "2087",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_CheckChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_CheckChar(void)",
    "location": {
      "column": "25",
      "line": "2105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_CheckChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@116@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@212@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@238@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@271@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@303@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@342@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@369@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@466@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@529@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@607@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1717@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1808@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1912@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1990@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2080@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2181@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2271@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2374@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2490@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2581@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2672@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2774@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2867@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2947@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3040@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3133@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3214@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3295@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3388@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3511@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3567@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3613@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3680@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3921@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3941@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "99",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3965@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4567@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4701@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4792@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5073@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "145",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5098@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5153@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6448@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6558@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "15",
      "line": "201",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6682@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "13",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6831@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6885@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "216",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6911@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6938@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "30",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7691@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7711@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7736@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7768@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7826@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "257",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:yvals.h@T@_Mbstatet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Mbstatet",
        "location": {
          "column": "3",
          "line": "299",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9084@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "303",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9153@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9276@macro@_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "location": {
      "column": "13",
      "line": "312",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "18",
      "line": "315",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@__va_list@FI@_Ap",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Ap",
        "location": {
          "column": "43",
          "line": "317",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Ap",
        "origin": "system_include",
        "scope": "__va_list"
      },
      {
        "ID": "c:yvals.h@T@__va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __va_list",
        "location": {
          "column": "5",
          "line": "318",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "__va_list",
        "origin": "system_include",
        "scope": "__va_list"
      }
    ],
    "name": "__va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "21",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:yvals.h@T@_Fpost",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Fpost",
        "location": {
          "column": "3",
          "line": "345",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Fpost",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9928@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10002@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@766@macro@__IEFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENR2",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@855@macro@__IEFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENW1",
    "location": {
      "column": "9",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3001@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3047@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3093@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3139@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "92",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "93",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "120",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "124",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "133",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "137",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@7154@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "153",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "154",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "158",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "162",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "167",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "187",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "188",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "191",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "193",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "196",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "42",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "42",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "204",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "46",
      "line": "205",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "41",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "41",
      "line": "208",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "209",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "41",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "216",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "219",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "223",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "226",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "227",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "236",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "243",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "257",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "264",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "271",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "274",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "275",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "280",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "285",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "290",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "291",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "297",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "305",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "309",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "312",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "318",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "326",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "329",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "334",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "341",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "342",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "343",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "345",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "350",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "354",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "366",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "383",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "384",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "391",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "392",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "397",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "400",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "401",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "403",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "404",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "407",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "408",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "411",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "415",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "431",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "435",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "442",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1131@macro@__CMSIS_ICCARM_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_ICCARM_H__",
    "location": {
      "column": "9",
      "line": "27",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__CMSIS_ICCARM_H__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1271@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "35",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__IAR_FT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1356@macro@__ICCARM_V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ICCARM_V8",
    "location": {
      "column": "11",
      "line": "38",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ICCARM_V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1463@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "13",
      "line": "45",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ALIGNED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@2355@macro@__ARM_ARCH_7EM__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_7EM__",
    "location": {
      "column": "17",
      "line": "70",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ARM_ARCH_7EM__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3574@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "105",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3631@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "110",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ASM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3682@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3763@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "13",
      "line": "119",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__NO_RETURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3950@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "13",
      "line": "127",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PACKED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4155@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "13",
      "line": "136",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4387@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "13",
      "line": "145",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PACKED_UNION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4590@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "11",
      "line": "153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__RESTRICT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4671@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "157",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4753@macro@__FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FORCEINLINE",
    "location": {
      "column": "11",
      "line": "161",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__FORCEINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4853@macro@__STATIC_FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_FORCEINLINE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STATIC_FORCEINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5131@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "15",
      "line": "183",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5423@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "19",
      "line": "194",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5711@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "9",
      "line": "199",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "15",
      "line": "205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6001@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "9",
      "line": "210",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "18",
      "line": "216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "39",
          "line": "216",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
        },
        "name": "v",
        "origin": "user_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6250@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6367@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "13",
      "line": "223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7052@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "11",
      "line": "262",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__disable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7109@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "11",
      "line": "263",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__disable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7172@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "11",
      "line": "264",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__enable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7228@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "11",
      "line": "265",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__enable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7290@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "11",
      "line": "266",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__arm_rsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7339@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "11",
      "line": "267",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__arm_wsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7392@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "11",
      "line": "270",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7451@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "11",
      "line": "271",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7513@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "11",
      "line": "272",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7575@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "11",
      "line": "273",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7772@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "13",
      "line": "277",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7832@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "13",
      "line": "278",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8018@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "11",
      "line": "284",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_IPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8077@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "11",
      "line": "285",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8350@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "13",
      "line": "289",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8472@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "11",
      "line": "293",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8534@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "11",
      "line": "294",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8809@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "13",
      "line": "299",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8933@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "11",
      "line": "304",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_xPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8994@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "11",
      "line": "306",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9065@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "11",
      "line": "307",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9140@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "11",
      "line": "308",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9211@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "11",
      "line": "309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9284@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "11",
      "line": "310",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9568@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "13",
      "line": "315",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9710@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "11",
      "line": "319",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9781@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "11",
      "line": "320",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10063@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "13",
      "line": "324",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10207@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10272@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "330",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10346@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "11",
      "line": "331",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10407@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "11",
      "line": "332",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10477@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "11",
      "line": "333",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10538@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "11",
      "line": "334",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10608@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "11",
      "line": "335",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10668@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "11",
      "line": "336",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10737@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10802@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "338",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10876@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "339",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10941@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11015@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "341",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11082@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "342",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11375@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "347",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11419@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "348",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11630@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "354",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11694@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "355",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11769@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "11",
      "line": "357",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__NOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11819@macro@__CLZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLZ",
    "location": {
      "column": "11",
      "line": "359",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__CLZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11858@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "11",
      "line": "360",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__CLREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11901@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "11",
      "line": "362",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__DMB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11940@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "11",
      "line": "363",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__DSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11979@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "11",
      "line": "364",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ISB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12020@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "11",
      "line": "366",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12062@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "11",
      "line": "367",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12104@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "11",
      "line": "368",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12147@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "11",
      "line": "370",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__RBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12187@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "11",
      "line": "371",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12226@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "11",
      "line": "372",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__REV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int16_t __REVSH(int16_t)",
    "location": {
      "column": "20",
      "line": "374",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__REVSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12370@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "11",
      "line": "379",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12409@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "11",
      "line": "380",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__RRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12450@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "11",
      "line": "382",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12517@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "13",
      "line": "385",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SSAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12569@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "11",
      "line": "388",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12611@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "11",
      "line": "389",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12653@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "11",
      "line": "390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12722@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "13",
      "line": "393",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12774@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "11",
      "line": "396",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12813@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "11",
      "line": "397",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12877@macro@__SADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD8",
    "location": {
      "column": "13",
      "line": "400",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12920@macro@__QADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD8",
    "location": {
      "column": "13",
      "line": "401",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12963@macro@__SHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD8",
    "location": {
      "column": "13",
      "line": "402",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13007@macro@__UADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD8",
    "location": {
      "column": "13",
      "line": "403",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13050@macro@__UQADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD8",
    "location": {
      "column": "13",
      "line": "404",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UQADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13094@macro@__UHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD8",
    "location": {
      "column": "13",
      "line": "405",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13138@macro@__SSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB8",
    "location": {
      "column": "13",
      "line": "406",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13181@macro@__QSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB8",
    "location": {
      "column": "13",
      "line": "407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13224@macro@__SHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB8",
    "location": {
      "column": "13",
      "line": "408",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13268@macro@__USUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB8",
    "location": {
      "column": "13",
      "line": "409",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13311@macro@__UQSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB8",
    "location": {
      "column": "13",
      "line": "410",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UQSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13355@macro@__UHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB8",
    "location": {
      "column": "13",
      "line": "411",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13399@macro@__SADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD16",
    "location": {
      "column": "13",
      "line": "412",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13443@macro@__QADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD16",
    "location": {
      "column": "13",
      "line": "413",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13487@macro@__SHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD16",
    "location": {
      "column": "13",
      "line": "414",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13532@macro@__UADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD16",
    "location": {
      "column": "13",
      "line": "415",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13576@macro@__UQADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD16",
    "location": {
      "column": "13",
      "line": "416",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UQADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13621@macro@__UHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD16",
    "location": {
      "column": "13",
      "line": "417",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13666@macro@__SSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB16",
    "location": {
      "column": "13",
      "line": "418",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13710@macro@__QSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB16",
    "location": {
      "column": "13",
      "line": "419",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13754@macro@__SHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB16",
    "location": {
      "column": "13",
      "line": "420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13799@macro@__USUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB16",
    "location": {
      "column": "13",
      "line": "421",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13843@macro@__UQSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB16",
    "location": {
      "column": "13",
      "line": "422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UQSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13888@macro@__UHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB16",
    "location": {
      "column": "13",
      "line": "423",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13933@macro@__SASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SASX",
    "location": {
      "column": "13",
      "line": "424",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13975@macro@__QASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QASX",
    "location": {
      "column": "13",
      "line": "425",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14017@macro@__SHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHASX",
    "location": {
      "column": "13",
      "line": "426",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14060@macro@__UASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UASX",
    "location": {
      "column": "13",
      "line": "427",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14102@macro@__UQASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQASX",
    "location": {
      "column": "13",
      "line": "428",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UQASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14145@macro@__UHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHASX",
    "location": {
      "column": "13",
      "line": "429",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14188@macro@__SSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAX",
    "location": {
      "column": "13",
      "line": "430",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14230@macro@__QSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSAX",
    "location": {
      "column": "13",
      "line": "431",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14272@macro@__SHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSAX",
    "location": {
      "column": "13",
      "line": "432",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14315@macro@__USAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAX",
    "location": {
      "column": "13",
      "line": "433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14357@macro@__UQSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSAX",
    "location": {
      "column": "13",
      "line": "434",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UQSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14400@macro@__UHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSAX",
    "location": {
      "column": "13",
      "line": "435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14443@macro@__USAD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAD8",
    "location": {
      "column": "13",
      "line": "436",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USAD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14486@macro@__USADA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USADA8",
    "location": {
      "column": "13",
      "line": "437",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USADA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14530@macro@__SSAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT16",
    "location": {
      "column": "13",
      "line": "438",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SSAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14574@macro@__USAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT16",
    "location": {
      "column": "13",
      "line": "439",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14618@macro@__UXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTB16",
    "location": {
      "column": "13",
      "line": "440",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14662@macro@__UXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTAB16",
    "location": {
      "column": "13",
      "line": "441",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14707@macro@__SXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16",
    "location": {
      "column": "13",
      "line": "442",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14751@macro@__SXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTAB16",
    "location": {
      "column": "13",
      "line": "443",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14796@macro@__SMUAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUAD",
    "location": {
      "column": "13",
      "line": "444",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMUAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14839@macro@__SMUADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUADX",
    "location": {
      "column": "13",
      "line": "445",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMUADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14883@macro@__SMMLA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMMLA",
    "location": {
      "column": "13",
      "line": "446",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMMLA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14926@macro@__SMLAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLAD",
    "location": {
      "column": "13",
      "line": "447",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@14969@macro@__SMLADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLADX",
    "location": {
      "column": "13",
      "line": "448",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15013@macro@__SMLALD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALD",
    "location": {
      "column": "13",
      "line": "449",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLALD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15057@macro@__SMLALDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALDX",
    "location": {
      "column": "13",
      "line": "450",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLALDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15102@macro@__SMUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSD",
    "location": {
      "column": "13",
      "line": "451",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMUSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15145@macro@__SMUSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSDX",
    "location": {
      "column": "13",
      "line": "452",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMUSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15189@macro@__SMLSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSD",
    "location": {
      "column": "13",
      "line": "453",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15232@macro@__SMLSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSDX",
    "location": {
      "column": "13",
      "line": "454",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15276@macro@__SMLSLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLD",
    "location": {
      "column": "13",
      "line": "455",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLSLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15320@macro@__SMLSLDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLDX",
    "location": {
      "column": "13",
      "line": "456",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SMLSLDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15365@macro@__SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEL",
    "location": {
      "column": "13",
      "line": "457",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15406@macro@__QADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD",
    "location": {
      "column": "13",
      "line": "458",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15448@macro@__QSUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB",
    "location": {
      "column": "13",
      "line": "459",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__QSUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15490@macro@__PKHBT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHBT",
    "location": {
      "column": "13",
      "line": "460",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PKHBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@15533@macro@__PKHTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHTB",
    "location": {
      "column": "13",
      "line": "461",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PKHTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@23957@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "765",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__BKPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __LDRBT(volatile uint8_t *)",
    "location": {
      "column": "20",
      "line": "806",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDRBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@24900@F@__LDRBT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "808",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __LDRHT(volatile uint16_t *)",
    "location": {
      "column": "21",
      "line": "813",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDRHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25080@F@__LDRHT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "815",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __LDRT(volatile uint32_t *)",
    "location": {
      "column": "21",
      "line": "820",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25260@F@__LDRT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "822",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRBT(uint8_t, volatile uint8_t *)",
    "location": {
      "column": "17",
      "line": "827",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STRBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRHT(uint16_t, volatile uint16_t *)",
    "location": {
      "column": "17",
      "line": "832",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STRHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRT(uint32_t, volatile uint32_t *)",
    "location": {
      "column": "17",
      "line": "837",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@98@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2573@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2869@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2912@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2955@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3030@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3074@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3118@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3194@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3238@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3282@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3358@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3402@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3446@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3496@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3545@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3594@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3644@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3694@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3744@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3795@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3845@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3895@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3978@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4028@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4117@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4173@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4221@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4269@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4318@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4367@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4416@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4466@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4515@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4564@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4645@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4694@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4781@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4836@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4881@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4926@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4972@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5015@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5060@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5106@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5151@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5196@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5242@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5276@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5311@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5345@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5380@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5427@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5546@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5595@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5677@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5727@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5810@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5860@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5949@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6038@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6095@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6146@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1141@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@2953@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3351@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4347@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4517@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5331@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6764@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7654@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8240@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9064@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9727@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10355@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10920@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11459@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11636@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12339@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12425@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13017@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13192@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13725@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14311@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "471",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15181@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "501",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15546@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "523",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15735@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "11",
      "line": "537",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15978@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "548",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16361@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "565",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16415@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "566",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@1529@macro@__STM32F4xx_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@1746@macro@STM32F4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F4",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "STM32F4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@3774@macro@STM32F401xE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F401xE",
    "location": {
      "column": "14",
      "line": "76",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "STM32F401xE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@6141@macro@__STM32F4xx_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@6220@macro@__STM32F4xx_CMSIS_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CMSIS_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "112",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_CMSIS_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@6299@macro@__STM32F4xx_CMSIS_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CMSIS_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_CMSIS_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@6378@macro@__STM32F4xx_CMSIS_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CMSIS_VERSION_RC",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_CMSIS_VERSION_RC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@6461@macro@__STM32F4xx_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "115",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "3",
          "line": "187",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "3",
          "line": "188",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "3",
          "line": "193",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "3",
          "line": "194",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8485@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "196",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "3",
          "line": "200",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "3",
          "line": "201",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8710@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8760@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8811@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8860@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8909@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "220",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8958@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "222",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8999@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "224",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9114@macro@POSITION_VAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "POSITION_VAL",
    "location": {
      "column": "9",
      "line": "226",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\stm32f4xx.h"
    },
    "name": "POSITION_VAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@72@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@504@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@656@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@803@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@952@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1059@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1225@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1305@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1427@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1769@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1861@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1974@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2095@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2169@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2249@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2293@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2386@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2435@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2484@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2533@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2585@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3003@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3406@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3450@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3500@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3547@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "111",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1223@macro@ARM_MPU_ARMV7_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ARMV7_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ARMV7_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1250@macro@ARM_MPU_REGION_SIZE_32B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_32B",
    "location": {
      "column": "9",
      "line": "34",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_32B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1336@macro@ARM_MPU_REGION_SIZE_64B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_64B",
    "location": {
      "column": "9",
      "line": "35",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_64B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1422@macro@ARM_MPU_REGION_SIZE_128B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_128B",
    "location": {
      "column": "9",
      "line": "36",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_128B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1509@macro@ARM_MPU_REGION_SIZE_256B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_256B",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_256B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1596@macro@ARM_MPU_REGION_SIZE_512B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_512B",
    "location": {
      "column": "9",
      "line": "38",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_512B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1683@macro@ARM_MPU_REGION_SIZE_1KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_1KB",
    "location": {
      "column": "9",
      "line": "39",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_1KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1768@macro@ARM_MPU_REGION_SIZE_2KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_2KB",
    "location": {
      "column": "9",
      "line": "40",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_2KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1854@macro@ARM_MPU_REGION_SIZE_4KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_4KB",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_4KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@1940@macro@ARM_MPU_REGION_SIZE_8KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_8KB",
    "location": {
      "column": "9",
      "line": "42",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_8KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2026@macro@ARM_MPU_REGION_SIZE_16KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_16KB",
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_16KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2113@macro@ARM_MPU_REGION_SIZE_32KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_32KB",
    "location": {
      "column": "9",
      "line": "44",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_32KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2200@macro@ARM_MPU_REGION_SIZE_64KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_64KB",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_64KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2287@macro@ARM_MPU_REGION_SIZE_128KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_128KB",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_128KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2375@macro@ARM_MPU_REGION_SIZE_256KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_256KB",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_256KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2463@macro@ARM_MPU_REGION_SIZE_512KB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_512KB",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_512KB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2551@macro@ARM_MPU_REGION_SIZE_1MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_1MB",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_1MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2636@macro@ARM_MPU_REGION_SIZE_2MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_2MB",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_2MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2722@macro@ARM_MPU_REGION_SIZE_4MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_4MB",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_4MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2808@macro@ARM_MPU_REGION_SIZE_8MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_8MB",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_8MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2894@macro@ARM_MPU_REGION_SIZE_16MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_16MB",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_16MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@2981@macro@ARM_MPU_REGION_SIZE_32MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_32MB",
    "location": {
      "column": "9",
      "line": "54",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_32MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3068@macro@ARM_MPU_REGION_SIZE_64MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_64MB",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_64MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3155@macro@ARM_MPU_REGION_SIZE_128MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_128MB",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_128MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3243@macro@ARM_MPU_REGION_SIZE_256MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_256MB",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_256MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3331@macro@ARM_MPU_REGION_SIZE_512MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_512MB",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_512MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3419@macro@ARM_MPU_REGION_SIZE_1GB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_1GB",
    "location": {
      "column": "9",
      "line": "59",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_1GB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3504@macro@ARM_MPU_REGION_SIZE_2GB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_2GB",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_2GB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3590@macro@ARM_MPU_REGION_SIZE_4GB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_REGION_SIZE_4GB",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_REGION_SIZE_4GB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3678@macro@ARM_MPU_AP_NONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_NONE",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_NONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3744@macro@ARM_MPU_AP_PRIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_PRIV",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_PRIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3823@macro@ARM_MPU_AP_URO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_URO",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_URO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3909@macro@ARM_MPU_AP_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_FULL",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@3977@macro@ARM_MPU_AP_PRO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_PRO",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_PRO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@4061@macro@ARM_MPU_AP_RO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_AP_RO",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_AP_RO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@4304@macro@ARM_MPU_RBAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_RBAR",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_RBAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@4958@macro@ARM_MPU_ACCESS_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@5857@macro@ARM_MPU_RASR_EX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_RASR_EX",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_RASR_EX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@7170@macro@ARM_MPU_RASR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_RASR",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_RASR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@7593@macro@ARM_MPU_ACCESS_ORDERED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_ORDERED",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_ORDERED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@7984@macro@ARM_MPU_ACCESS_DEVICE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_DEVICE",
    "location": {
      "column": "9",
      "line": "141",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_DEVICE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8589@macro@ARM_MPU_ACCESS_NORMAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_ACCESS_NORMAL",
    "location": {
      "column": "9",
      "line": "154",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ACCESS_NORMAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8798@macro@ARM_MPU_CACHEP_NOCACHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_NOCACHE",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_NOCACHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@8919@macro@ARM_MPU_CACHEP_WB_WRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_WB_WRA",
    "location": {
      "column": "9",
      "line": "164",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_WB_WRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@9036@macro@ARM_MPU_CACHEP_WT_NWA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_WT_NWA",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_WT_NWA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@9150@macro@ARM_MPU_CACHEP_WB_NWA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ARM_MPU_CACHEP_WB_NWA",
    "location": {
      "column": "9",
      "line": "174",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_CACHEP_WB_NWA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ARM_MPU_Region_t",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "180",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "members": [
      {
        "ID": "c:@SA@ARM_MPU_Region_t@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "12",
          "line": "181",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
        },
        "name": "RBAR",
        "origin": "user_include",
        "scope": "_anonymous_mpu_armv7_h_180_9"
      },
      {
        "ID": "c:@SA@ARM_MPU_Region_t@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "12",
          "line": "182",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
        },
        "name": "RASR",
        "origin": "user_include",
        "scope": "_anonymous_mpu_armv7_h_180_9"
      },
      {
        "ID": "c:mpu_armv7.h@T@ARM_MPU_Region_t",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ARM_MPU_Region_t",
        "location": {
          "column": "3",
          "line": "183",
          "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
        },
        "name": "ARM_MPU_Region_t",
        "origin": "user_include",
        "scope": "_anonymous_mpu_armv7_h_180_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_Enable",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_Enable(uint32_t)",
    "location": {
      "column": "22",
      "line": "188",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_Disable",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_Disable(void)",
    "location": {
      "column": "22",
      "line": "200",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_ClrRegion",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_ClrRegion(uint32_t)",
    "location": {
      "column": "22",
      "line": "213",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_ClrRegion",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_SetRegion",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_SetRegion(uint32_t, uint32_t)",
    "location": {
      "column": "22",
      "line": "223",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_SetRegion",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_SetRegionEx",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_SetRegionEx(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "22",
      "line": "234",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_SetRegionEx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@orderedCpy",
    "What": "Function",
    "defdec": "Def",
    "display": "void orderedCpy(volatile uint32_t *, const uint32_t *restrict, uint32_t)",
    "location": {
      "column": "22",
      "line": "246",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "orderedCpy",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@11060@F@orderedCpy@i",
    "What": "Variable",
    "defdec": "Def",
    "display": "i",
    "location": {
      "column": "12",
      "line": "248",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "i",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@F@ARM_MPU_Load",
    "What": "Function",
    "defdec": "Def",
    "display": "void ARM_MPU_Load(const ARM_MPU_Region_t *, uint32_t)",
    "location": {
      "column": "22",
      "line": "259",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "ARM_MPU_Load",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:mpu_armv7.h@11393@F@ARM_MPU_Load@rowWordSize",
    "What": "Variable",
    "defdec": "Def",
    "display": "rowWordSize",
    "location": {
      "column": "18",
      "line": "261",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\mpu_armv7.h"
    },
    "name": "rowWordSize",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@1904@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "11",
      "line": "52",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "HSE_VALUE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@2057@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "11",
      "line": "56",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "HSI_VALUE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@3474@macro@VECT_TAB_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VECT_TAB_OFFSET",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "VECT_TAB_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Def",
    "display": "SystemCoreClock",
    "location": {
      "column": "10",
      "line": "120",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SystemCoreClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "AHBPrescTable",
    "location": {
      "column": "15",
      "line": "121",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "AHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "APBPrescTable",
    "location": {
      "column": "15",
      "line": "122",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "APBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "150",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SystemInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "6",
      "line": "205",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@7795@F@SystemCoreClockUpdate@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@7795@F@SystemCoreClockUpdate@pllvco",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllvco",
    "location": {
      "column": "21",
      "line": "207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllvco",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@7795@F@SystemCoreClockUpdate@pllp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllp",
    "location": {
      "column": "33",
      "line": "207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@7795@F@SystemCoreClockUpdate@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "43",
      "line": "207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.c@7795@F@SystemCoreClockUpdate@pllm",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllm",
    "location": {
      "column": "58",
      "line": "207",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.c"
    },
    "name": "pllm",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1228@macro@__CMSIS_VERSION_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_VERSION_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_version.h"
    },
    "name": "__CMSIS_VERSION_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1291@macro@__CM_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "35",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1411@macro@__CM_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "36",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1530@macro@__CM_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_compiler.h@1003@macro@__CMSIS_COMPILER_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_COMPILER_H",
    "location": {
      "column": "9",
      "line": "26",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\cmsis_compiler.h"
    },
    "name": "__CMSIS_COMPILER_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1361@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@101@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.h@2274@macro@__SYSTEM_STM32F4XX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F4XX_H",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "__SYSTEM_STM32F4XX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "74",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "74",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "AHBPrescTable",
    "location": {
      "column": "23",
      "line": "76",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "AHBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "AHBPrescTable",
    "location": {
      "column": "23",
      "line": "76",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "AHBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "APBPrescTable",
    "location": {
      "column": "23",
      "line": "77",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "APBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "APBPrescTable",
    "location": {
      "column": "23",
      "line": "77",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "APBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "103",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "104",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:main.c@211@macro@F_CPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "F_CPU",
    "location": {
      "column": "9",
      "line": "9",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "F_CPU",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@461@macro@F_PCLK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "F_PCLK1",
    "location": {
      "column": "9",
      "line": "13",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "F_PCLK1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@563@macro@F_SCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "F_SCL",
    "location": {
      "column": "9",
      "line": "14",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "F_SCL",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@624@macro@ccr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ccr",
    "location": {
      "column": "9",
      "line": "15",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "ccr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@811@macro@trise",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "trise",
    "location": {
      "column": "9",
      "line": "17",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "trise",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1155@macro@RS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RS",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "RS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1212@macro@RW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RW",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "RW",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1267@macro@E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "E",
    "location": {
      "column": "9",
      "line": "26",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "E",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1324@macro@P3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "P3",
    "location": {
      "column": "9",
      "line": "27",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "P3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1395@macro@D4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "D4",
    "location": {
      "column": "9",
      "line": "28",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "D4",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1437@macro@D5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "D5",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "D5",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1479@macro@D6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "D6",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "D6",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1521@macro@D7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "D7",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "D7",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1563@macro@LCD1602_addr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LCD1602_addr",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD1602_addr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1634@macro@LCD1602_write_addr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LCD1602_write_addr",
    "location": {
      "column": "9",
      "line": "33",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD1602_write_addr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@1675@macro@LCD1602_read_addr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LCD1602_read_addr",
    "location": {
      "column": "9",
      "line": "34",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD1602_read_addr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@LCD_buff",
    "What": "Variable",
    "defdec": "Dec",
    "display": "LCD_buff",
    "location": {
      "column": "6",
      "line": "38",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_buff",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C1_init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C1_init(void)",
    "location": {
      "column": "6",
      "line": "42",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "I2C1_init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@sysclk_out",
    "What": "Function",
    "defdec": "Dec",
    "display": "void sysclk_out(void)",
    "location": {
      "column": "6",
      "line": "43",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "sysclk_out",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_to_LCD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_to_LCD(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "44",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "I2C_to_LCD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_ms",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _delay_ms(uint32_t)",
    "location": {
      "column": "6",
      "line": "45",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "_delay_ms",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_us",
    "What": "Function",
    "defdec": "Dec",
    "display": "void _delay_us(uint32_t)",
    "location": {
      "column": "6",
      "line": "46",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "_delay_us",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@LCD_init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void LCD_init(void)",
    "location": {
      "column": "6",
      "line": "49",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_half_byte",
    "What": "Function",
    "defdec": "Dec",
    "display": "void send_half_byte(uint8_t)",
    "location": {
      "column": "6",
      "line": "50",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "send_half_byte",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_com",
    "What": "Function",
    "defdec": "Dec",
    "display": "void send_com(uint8_t)",
    "location": {
      "column": "6",
      "line": "51",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "send_com",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_data",
    "What": "Function",
    "defdec": "Dec",
    "display": "void send_data(uint8_t)",
    "location": {
      "column": "6",
      "line": "52",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "send_data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@LCD_pos",
    "What": "Function",
    "defdec": "Dec",
    "display": "void LCD_pos(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "53",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_pos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@LCD_send_string",
    "What": "Function",
    "defdec": "Dec",
    "display": "void LCD_send_string(char *)",
    "location": {
      "column": "6",
      "line": "54",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_send_string",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@delay",
    "What": "Function",
    "defdec": "Dec",
    "display": "void delay(uint32_t)",
    "location": {
      "column": "6",
      "line": "55",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main",
    "What": "Function",
    "defdec": "Def",
    "display": "int main(void)",
    "location": {
      "column": "5",
      "line": "59",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@sysclk_out",
    "What": "Function",
    "defdec": "Def",
    "display": "void sysclk_out(void)",
    "location": {
      "column": "6",
      "line": "80",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "sysclk_out",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C1_init",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C1_init(void)",
    "location": {
      "column": "6",
      "line": "153",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "I2C1_init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_to_LCD",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_to_LCD(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "243",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "I2C_to_LCD",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_half_byte",
    "What": "Function",
    "defdec": "Def",
    "display": "void send_half_byte(uint8_t)",
    "location": {
      "column": "6",
      "line": "309",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "send_half_byte",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@11421@F@send_half_byte@LCD_out",
    "What": "Variable",
    "defdec": "Def",
    "display": "LCD_out",
    "location": {
      "column": "10",
      "line": "311",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_out",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_com",
    "What": "Function",
    "defdec": "Def",
    "display": "void send_com(uint8_t)",
    "location": {
      "column": "6",
      "line": "321",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "send_com",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@send_data",
    "What": "Function",
    "defdec": "Def",
    "display": "void send_data(uint8_t)",
    "location": {
      "column": "6",
      "line": "329",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "send_data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@LCD_init",
    "What": "Function",
    "defdec": "Def",
    "display": "void LCD_init(void)",
    "location": {
      "column": "6",
      "line": "337",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@LCD_pos",
    "What": "Function",
    "defdec": "Def",
    "display": "void LCD_pos(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "390",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_pos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@17139@F@LCD_pos@pos",
    "What": "Variable",
    "defdec": "Def",
    "display": "pos",
    "location": {
      "column": "10",
      "line": "392",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "pos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@LCD_send_string",
    "What": "Function",
    "defdec": "Def",
    "display": "void LCD_send_string(char *)",
    "location": {
      "column": "6",
      "line": "407",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "LCD_send_string",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_ms",
    "What": "Function",
    "defdec": "Def",
    "display": "void _delay_ms(uint32_t)",
    "location": {
      "column": "6",
      "line": "420",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "_delay_ms",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@18678@F@_delay_ms@timer_tick",
    "What": "Variable",
    "defdec": "Def",
    "display": "timer_tick",
    "location": {
      "column": "11",
      "line": "422",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "timer_tick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@_delay_us",
    "What": "Function",
    "defdec": "Def",
    "display": "void _delay_us(uint32_t)",
    "location": {
      "column": "6",
      "line": "433",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "_delay_us",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.c@19182@F@_delay_us@timer_tick",
    "What": "Variable",
    "defdec": "Def",
    "display": "timer_tick",
    "location": {
      "column": "11",
      "line": "435",
      "path": "D:\\Documents\\Projects\\IAR_STM32\\STM32F401RE_I2C\\main.c"
    },
    "name": "timer_tick",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stdio.h@96@macro@_STDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDIO",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "_STDIO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@357@macro@NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NULL",
    "location": {
      "column": "11",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3183@macro@EOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EOF",
    "location": {
      "column": "9",
      "line": "103",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "EOF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3213@macro@SEEK_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SEEK_SET",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "SEEK_SET",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3239@macro@SEEK_CUR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SEEK_CUR",
    "location": {
      "column": "9",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "SEEK_CUR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3265@macro@SEEK_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SEEK_END",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "SEEK_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@T@fpos_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Fpost",
    "location": {
      "column": "16",
      "line": "110",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "fpos_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3614@macro@__PRINTFPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PRINTFPR",
    "location": {
      "column": "11",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__PRINTFPR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@3808@macro@__SCANFPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SCANFPR",
    "location": {
      "column": "11",
      "line": "129",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__SCANFPR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@4002@macro@__SCANFSPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SCANFSPR",
    "location": {
      "column": "11",
      "line": "132",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__SCANFSPR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@4310@macro@__DEPREC_PRINTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_PRINTF",
    "location": {
      "column": "9",
      "line": "141",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__DEPREC_PRINTF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdio.h@4354@macro@__DEPREC_SCANF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_SCANF",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__DEPREC_SCANF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__gets",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * __gets(char *, int)",
    "location": {
      "column": "37",
      "line": "197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__gets",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@gets",
    "What": "Function",
    "defdec": "Dec",
    "display": "char * gets(char *)",
    "location": {
      "column": "37",
      "line": "198",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "gets",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@perror",
    "What": "Function",
    "defdec": "Dec",
    "display": "void perror(const char *)",
    "location": {
      "column": "39",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "perror",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@printf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int printf(const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "201",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "printf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@puts",
    "What": "Function",
    "defdec": "Dec",
    "display": "int puts(const char *)",
    "location": {
      "column": "39",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "puts",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@scanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int scanf(const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "scanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@sprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int sprintf(char *restrict, const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "204",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "sprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@sscanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int sscanf(const char *restrict, const char *restrict, ...)",
    "location": {
      "column": "39",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "sscanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__ungetchar",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __ungetchar(int)",
    "location": {
      "column": "39",
      "line": "209",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__ungetchar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vprintf(const char *restrict, __Va_list)",
    "location": {
      "column": "39",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "vprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vscanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vscanf(const char *restrict, __Va_list)",
    "location": {
      "column": "37",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "vscanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vsscanf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vsscanf(const char *restrict, const char *restrict, __Va_list)",
    "location": {
      "column": "37",
      "line": "214",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "vsscanf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vsprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vsprintf(char *restrict, const char *restrict, __Va_list)",
    "location": {
      "column": "37",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "vsprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__write_array",
    "What": "Function",
    "defdec": "Dec",
    "display": "size_t __write_array(const void *, size_t, size_t)",
    "location": {
      "column": "35",
      "line": "220",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "__write_array",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@snprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int snprintf(char *restrict, size_t, const char *restrict, ...)",
    "location": {
      "column": "38",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "snprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@vsnprintf",
    "What": "Function",
    "defdec": "Dec",
    "display": "int vsnprintf(char *restrict, size_t, const char *restrict, __Va_list)",
    "location": {
      "column": "38",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "vsnprintf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@getchar",
    "What": "Function",
    "defdec": "Dec",
    "display": "int getchar(void)",
    "location": {
      "column": "35",
      "line": "229",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "getchar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@putchar",
    "What": "Function",
    "defdec": "Dec",
    "display": "int putchar(int)",
    "location": {
      "column": "35",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "putchar",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@remove",
    "What": "Function",
    "defdec": "Dec",
    "display": "int remove(const char *)",
    "location": {
      "column": "35",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "remove",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@rename",
    "What": "Function",
    "defdec": "Dec",
    "display": "int rename(const char *, const char *)",
    "location": {
      "column": "35",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdio.h"
    },
    "name": "rename",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@107@macro@_YSIZET_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YSIZET_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_YSIZET_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@262@macro@_SIZE_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_SIZE_T",
    "location": {
      "column": "11",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_SIZE_T",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@280@macro@_STD_USING_SIZE_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STD_USING_SIZE_T",
    "location": {
      "column": "11",
      "line": "17",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "_STD_USING_SIZE_T",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@T@size_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "_Sizet",
    "location": {
      "column": "18",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "size_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@339@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ysizet.h@T@__data_size_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "23",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ysizet.h"
    },
    "name": "__data_size_t",
    "origin": "system_include",
    "scope": null
  }
]