// Seed: 801958501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  assign module_1.id_5 = 0;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_9 = 1'h0;
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    input tri1 id_0,
    output wor id_1,
    output tri0 _id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  logic [1 : 1] id_7;
  assign id_4 = id_5;
  assign id_4 = id_3;
  wire id_8;
  logic [7:0] id_9;
  wire id_10[id_2 : 1  |  1];
  ;
  assign id_9[-1] = id_3;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_8,
      id_10,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
