I/O Register Combining Report
Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)
Date: Thu Apr 13 16:24:25 2023

I/O Register Combining Summary
+-----------+---------------+-------------------------------------------+
| Port Name | Register Type | Register Name                             |
+-----------+---------------+-------------------------------------------+
| BUNCH_RES | Output        | vme_int_instance/BUNCH_RES                |
| DTACKB    | Input         | vme_int_instance/DTACKS1                  |
| EVENT_RES | Output        | vme_int_instance/EVENT_RES                |
| PXL_A[0]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[0] |
| PXL_A[1]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[1] |
| PXL_A[2]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[2] |
| PXL_A[3]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[3] |
| PXL_A[4]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[4] |
| PXL_A[5]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[5] |
| PXL_A[6]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[6] |
| PXL_A[7]  | Input         | CAEN_LINK_instance/I_a1500_interf/addr[7] |
| RAM_D[0]  | Input         | rod_sniffer_instance/ssram_Ds[0]          |
| RAM_D[0]  | Output        | rod_sniffer_instance/ssram_D2[0]          |
| RAM_D[1]  | Input         | rod_sniffer_instance/ssram_Ds[1]          |
| RAM_D[1]  | Output        | rod_sniffer_instance/ssram_D2[1]          |
| RAM_D[2]  | Input         | rod_sniffer_instance/ssram_Ds[2]          |
| RAM_D[2]  | Output        | rod_sniffer_instance/ssram_D2[2]          |
| RAM_D[3]  | Input         | rod_sniffer_instance/ssram_Ds[3]          |
| RAM_D[3]  | Output        | rod_sniffer_instance/ssram_D2[3]          |
| RAM_D[4]  | Input         | rod_sniffer_instance/ssram_Ds[4]          |
| RAM_D[4]  | Output        | rod_sniffer_instance/ssram_D2[4]          |
| RAM_D[5]  | Input         | rod_sniffer_instance/ssram_Ds[5]          |
| RAM_D[5]  | Output        | rod_sniffer_instance/ssram_D2[5]          |
| RAM_D[6]  | Input         | rod_sniffer_instance/ssram_Ds[6]          |
| RAM_D[6]  | Output        | rod_sniffer_instance/ssram_D2[6]          |
| RAM_D[7]  | Input         | rod_sniffer_instance/ssram_Ds[7]          |
| RAM_D[7]  | Output        | rod_sniffer_instance/ssram_D2[7]          |
| RAM_D[8]  | Input         | rod_sniffer_instance/ssram_Ds[8]          |
| RAM_D[8]  | Output        | rod_sniffer_instance/ssram_D2[8]          |
| RAM_D[9]  | Input         | rod_sniffer_instance/ssram_Ds[9]          |
| RAM_D[9]  | Output        | rod_sniffer_instance/ssram_D2[9]          |
| RAM_D[10] | Input         | rod_sniffer_instance/ssram_Ds[10]         |
| RAM_D[10] | Output        | rod_sniffer_instance/ssram_D2[10]         |
| RAM_D[11] | Input         | rod_sniffer_instance/ssram_Ds[11]         |
| RAM_D[11] | Output        | rod_sniffer_instance/ssram_D2[11]         |
| RAM_D[12] | Input         | rod_sniffer_instance/ssram_Ds[12]         |
| RAM_D[12] | Output        | rod_sniffer_instance/ssram_D2[12]         |
| RAM_D[13] | Input         | rod_sniffer_instance/ssram_Ds[13]         |
| RAM_D[13] | Output        | rod_sniffer_instance/ssram_D2[13]         |
| RAM_D[14] | Input         | rod_sniffer_instance/ssram_Ds[14]         |
| RAM_D[14] | Output        | rod_sniffer_instance/ssram_D2[14]         |
| RAM_D[15] | Input         | rod_sniffer_instance/ssram_Ds[15]         |
| RAM_D[15] | Output        | rod_sniffer_instance/ssram_D2[15]         |
| RAM_D[16] | Input         | rod_sniffer_instance/ssram_Ds[16]         |
| RAM_D[16] | Output        | rod_sniffer_instance/ssram_D2[16]         |
| RAM_D[17] | Input         | rod_sniffer_instance/ssram_Ds[17]         |
| RAM_D[17] | Output        | rod_sniffer_instance/ssram_D2[17]         |
| RAM_D[18] | Input         | rod_sniffer_instance/ssram_Ds[18]         |
| RAM_D[18] | Output        | rod_sniffer_instance/ssram_D2[18]         |
| RAM_D[19] | Input         | rod_sniffer_instance/ssram_Ds[19]         |
| RAM_D[19] | Output        | rod_sniffer_instance/ssram_D2[19]         |
| RAM_D[20] | Input         | rod_sniffer_instance/ssram_Ds[20]         |
| RAM_D[20] | Output        | rod_sniffer_instance/ssram_D2[20]         |
| RAM_D[21] | Input         | rod_sniffer_instance/ssram_Ds[21]         |
| RAM_D[21] | Output        | rod_sniffer_instance/ssram_D2[21]         |
| RAM_D[22] | Input         | rod_sniffer_instance/ssram_Ds[22]         |
| RAM_D[22] | Output        | rod_sniffer_instance/ssram_D2[22]         |
| RAM_D[23] | Input         | rod_sniffer_instance/ssram_Ds[23]         |
| RAM_D[23] | Output        | rod_sniffer_instance/ssram_D2[23]         |
| RAM_D[24] | Input         | rod_sniffer_instance/ssram_Ds[24]         |
| RAM_D[24] | Output        | rod_sniffer_instance/ssram_D2[24]         |
| RAM_D[25] | Input         | rod_sniffer_instance/ssram_Ds[25]         |
| RAM_D[25] | Output        | rod_sniffer_instance/ssram_D2[25]         |
| RAM_D[26] | Input         | rod_sniffer_instance/ssram_Ds[26]         |
| RAM_D[26] | Output        | rod_sniffer_instance/ssram_D2[26]         |
| RAM_D[27] | Input         | rod_sniffer_instance/ssram_Ds[27]         |
| RAM_D[27] | Output        | rod_sniffer_instance/ssram_D2[27]         |
| RAM_D[28] | Input         | rod_sniffer_instance/ssram_Ds[28]         |
| RAM_D[28] | Output        | rod_sniffer_instance/ssram_D2[28]         |
| RAM_D[29] | Input         | rod_sniffer_instance/ssram_Ds[29]         |
| RAM_D[29] | Output        | rod_sniffer_instance/ssram_D2[29]         |
| RAM_D[30] | Input         | rod_sniffer_instance/ssram_Ds[30]         |
| RAM_D[30] | Output        | rod_sniffer_instance/ssram_D2[30]         |
| RAM_D[31] | Input         | rod_sniffer_instance/ssram_Ds[31]         |
| RAM_D[31] | Output        | rod_sniffer_instance/ssram_D2[31]         |
| RAM_D[32] | Input         | rod_sniffer_instance/ssram_Ds[32]         |
| RAM_D[32] | Output        | rod_sniffer_instance/ssram_D2[32]         |
| VDB[0]    | Output        | vme_int_instance/INTDT[0]                 |
| VDB[1]    | Output        | vme_int_instance/INTDT[1]                 |
| VDB[2]    | Output        | vme_int_instance/INTDT[2]                 |
| VDB[3]    | Output        | vme_int_instance/INTDT[3]                 |
| VDB[4]    | Output        | vme_int_instance/INTDT[4]                 |
| VDB[5]    | Output        | vme_int_instance/INTDT[5]                 |
| VDB[6]    | Output        | vme_int_instance/INTDT[6]                 |
| VDB[7]    | Output        | vme_int_instance/INTDT[7]                 |
| VDB[8]    | Output        | vme_int_instance/INTDT[8]                 |
| VDB[9]    | Output        | vme_int_instance/INTDT[9]                 |
| VDB[10]   | Output        | vme_int_instance/INTDT[10]                |
| VDB[11]   | Output        | vme_int_instance/INTDT[11]                |
| VDB[12]   | Output        | vme_int_instance/INTDT[12]                |
| VDB[13]   | Output        | vme_int_instance/INTDT[13]                |
| VDB[14]   | Output        | vme_int_instance/INTDT[14]                |
| VDB[15]   | Output        | vme_int_instance/INTDT[15]                |
| VDB[16]   | Output        | vme_int_instance/INTDT[16]                |
| VDB[17]   | Output        | vme_int_instance/INTDT[17]                |
| VDB[18]   | Output        | vme_int_instance/INTDT[18]                |
| VDB[19]   | Output        | vme_int_instance/INTDT[19]                |
| VDB[20]   | Output        | vme_int_instance/INTDT[20]                |
| VDB[21]   | Output        | vme_int_instance/INTDT[21]                |
| VDB[22]   | Output        | vme_int_instance/INTDT[22]                |
| VDB[23]   | Output        | vme_int_instance/INTDT[23]                |
| VDB[24]   | Output        | vme_int_instance/INTDT[24]                |
| VDB[25]   | Output        | vme_int_instance/INTDT[25]                |
| VDB[26]   | Output        | vme_int_instance/INTDT[26]                |
| VDB[27]   | Output        | vme_int_instance/INTDT[27]                |
| VDB[28]   | Output        | vme_int_instance/INTDT[28]                |
| VDB[29]   | Output        | vme_int_instance/INTDT[29]                |
| VDB[30]   | Output        | vme_int_instance/INTDT[30]                |
| VDB[31]   | Output        | vme_int_instance/INTDT[31]                |
| lvL0      | Output        | vme_int_instance/L0                       |
| lvL1A     | Output        | vme_int_instance/L1A                      |
| lvL2A     | Output        | vme_int_instance/L2A                      |
| lvL2R     | Output        | vme_int_instance/L2R                      |
| lvSPD0    | Output        | vme_int_instance/SPDO                     |
+-----------+---------------+-------------------------------------------+

I/O DDR Register Combining Summary
+-----------+-------------------+-------------------------------------+
| Port Name | DDR Register Type | DDR Register Name                   |
+-----------+-------------------+-------------------------------------+
| DI_P[0]   | Output            | din_outbuf_instance.0.DDR_OUT_inst  |
| DI_P[1]   | Output            | din_outbuf_instance.1.DDR_OUT_inst  |
| DI_P[2]   | Output            | din_outbuf_instance.2.DDR_OUT_inst  |
| DI_P[3]   | Output            | din_outbuf_instance.3.DDR_OUT_inst  |
| DI_P[4]   | Output            | din_outbuf_instance.4.DDR_OUT_inst  |
| DI_P[5]   | Output            | din_outbuf_instance.5.DDR_OUT_inst  |
| DI_P[6]   | Output            | din_outbuf_instance.6.DDR_OUT_inst  |
| DI_P[7]   | Output            | din_outbuf_instance.7.DDR_OUT_inst  |
| DI_P[8]   | Output            | din_outbuf_instance.8.DDR_OUT_inst  |
| DI_P[9]   | Output            | din_outbuf_instance.9.DDR_OUT_inst  |
| DI_P[10]  | Output            | din_outbuf_instance.10.DDR_OUT_inst |
| DI_P[11]  | Output            | din_outbuf_instance.11.DDR_OUT_inst |
| DI_P[12]  | Output            | din_outbuf_instance.12.DDR_OUT_inst |
| DI_P[13]  | Output            | din_outbuf_instance.13.DDR_OUT_inst |
| DI_P[14]  | Output            | din_outbuf_instance.14.DDR_OUT_inst |
| DI_P[15]  | Output            | din_outbuf_instance.15.DDR_OUT_inst |
| DI_P[16]  | Output            | din_outbuf_instance.16.DDR_OUT_inst |
| DI_P[17]  | Output            | din_outbuf_instance.17.DDR_OUT_inst |
| DI_P[18]  | Output            | din_outbuf_instance.18.DDR_OUT_inst |
| DI_P[19]  | Output            | din_outbuf_instance.19.DDR_OUT_inst |
| DI_P[20]  | Output            | din_outbuf_instance.20.DDR_OUT_inst |
| DI_P[21]  | Output            | din_outbuf_instance.21.DDR_OUT_inst |
| DI_P[22]  | Output            | din_outbuf_instance.22.DDR_OUT_inst |
| DI_P[23]  | Output            | din_outbuf_instance.23.DDR_OUT_inst |
| DI_P[24]  | Output            | din_outbuf_instance.24.DDR_OUT_inst |
| DI_P[25]  | Output            | din_outbuf_instance.25.DDR_OUT_inst |
| DI_P[26]  | Output            | din_outbuf_instance.26.DDR_OUT_inst |
| DI_P[27]  | Output            | din_outbuf_instance.27.DDR_OUT_inst |
| DI_P[28]  | Output            | din_outbuf_instance.28.DDR_OUT_inst |
| DI_P[29]  | Output            | din_outbuf_instance.29.DDR_OUT_inst |
| DI_P[30]  | Output            | din_outbuf_instance.30.DDR_OUT_inst |
| DI_P[31]  | Output            | din_outbuf_instance.31.DDR_OUT_inst |
| DI_P[32]  | Output            | din_outbuf_instance.32.DDR_OUT_inst |
| DI_P[33]  | Output            | din_outbuf_instance.33.DDR_OUT_inst |
| DI_P[34]  | Output            | din_outbuf_instance.34.DDR_OUT_inst |
| DI_P[35]  | Output            | din_outbuf_instance.35.DDR_OUT_inst |
| DI_P[36]  | Output            | din_outbuf_instance.36.DDR_OUT_inst |
| DI_P[37]  | Output            | din_outbuf_instance.37.DDR_OUT_inst |
| DI_P[38]  | Output            | din_outbuf_instance.38.DDR_OUT_inst |
| DI_P[39]  | Output            | din_outbuf_instance.39.DDR_OUT_inst |
| DO_P[0]   | Input             | dout_inbuf_instance.0.DDR_IN_inst   |
| DO_P[1]   | Input             | dout_inbuf_instance.1.DDR_IN_inst   |
| DO_P[2]   | Input             | dout_inbuf_instance.2.DDR_IN_inst   |
| DO_P[3]   | Input             | dout_inbuf_instance.3.DDR_IN_inst   |
| DO_P[4]   | Input             | dout_inbuf_instance.4.DDR_IN_inst   |
| DO_P[5]   | Input             | dout_inbuf_instance.5.DDR_IN_inst   |
| DO_P[6]   | Input             | dout_inbuf_instance.6.DDR_IN_inst   |
| DO_P[7]   | Input             | dout_inbuf_instance.7.DDR_IN_inst   |
| DO_P[8]   | Input             | dout_inbuf_instance.8.DDR_IN_inst   |
| DO_P[9]   | Input             | dout_inbuf_instance.9.DDR_IN_inst   |
| DO_P[10]  | Input             | dout_inbuf_instance.10.DDR_IN_inst  |
| DO_P[11]  | Input             | dout_inbuf_instance.11.DDR_IN_inst  |
| DO_P[12]  | Input             | dout_inbuf_instance.12.DDR_IN_inst  |
| DO_P[13]  | Input             | dout_inbuf_instance.13.DDR_IN_inst  |
| DO_P[14]  | Input             | dout_inbuf_instance.14.DDR_IN_inst  |
| DO_P[15]  | Input             | dout_inbuf_instance.15.DDR_IN_inst  |
| DO_P[16]  | Input             | dout_inbuf_instance.16.DDR_IN_inst  |
| DO_P[17]  | Input             | dout_inbuf_instance.17.DDR_IN_inst  |
| DO_P[18]  | Input             | dout_inbuf_instance.18.DDR_IN_inst  |
| DO_P[19]  | Input             | dout_inbuf_instance.19.DDR_IN_inst  |
| DO_P[20]  | Input             | dout_inbuf_instance.20.DDR_IN_inst  |
| DO_P[21]  | Input             | dout_inbuf_instance.21.DDR_IN_inst  |
| DO_P[22]  | Input             | dout_inbuf_instance.22.DDR_IN_inst  |
| DO_P[23]  | Input             | dout_inbuf_instance.23.DDR_IN_inst  |
| DO_P[24]  | Input             | dout_inbuf_instance.24.DDR_IN_inst  |
| DO_P[25]  | Input             | dout_inbuf_instance.25.DDR_IN_inst  |
| DO_P[26]  | Input             | dout_inbuf_instance.26.DDR_IN_inst  |
| DO_P[27]  | Input             | dout_inbuf_instance.27.DDR_IN_inst  |
| DO_P[28]  | Input             | dout_inbuf_instance.28.DDR_IN_inst  |
| DO_P[29]  | Input             | dout_inbuf_instance.29.DDR_IN_inst  |
| DO_P[30]  | Input             | dout_inbuf_instance.30.DDR_IN_inst  |
| DO_P[31]  | Input             | dout_inbuf_instance.31.DDR_IN_inst  |
| DO_P[32]  | Input             | dout_inbuf_instance.32.DDR_IN_inst  |
| DO_P[33]  | Input             | dout_inbuf_instance.33.DDR_IN_inst  |
| DO_P[34]  | Input             | dout_inbuf_instance.34.DDR_IN_inst  |
| DO_P[35]  | Input             | dout_inbuf_instance.35.DDR_IN_inst  |
| DO_P[36]  | Input             | dout_inbuf_instance.36.DDR_IN_inst  |
| DO_P[37]  | Input             | dout_inbuf_instance.37.DDR_IN_inst  |
| DO_P[38]  | Input             | dout_inbuf_instance.38.DDR_IN_inst  |
| DO_P[39]  | Input             | dout_inbuf_instance.39.DDR_IN_inst  |
+-----------+-------------------+-------------------------------------+

