var messages = { "messageData" :[
{"recid":0,"messageId":"5e9763c3","severityName":"Warning","categoryName":"Reset","checksName":"seq_block_has_complex_cond","messagesString":"Sequential block has complex condition. Condition clr||!rst_n, Module up_counter, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Counter.v, Block at line 11, Condition at line 12.","moduleName":"up_counter","uniqueModuleName":"up_counter_1736399610","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":11},{"0":12}],"argList":{"1":"clr||!rst_n","2":"up_counter"},"argFileList":{"3":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"4":"11","5":"12"},"rtlId":""},
{"recid":1,"messageId":"fae68679","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module SPI_Slave, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave.v, Line 54.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1045869285","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":54}],"argList":{"2":"SPI_Slave"},"argFileList":{"3":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"4":"54"},"rtlId":"f3f9531a_00200"},
{"recid":2,"messageId":"b1224321","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module SPI_Slave, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave.v, Line 90.","moduleName":"SPI_Slave","uniqueModuleName":"SPI_Slave_1045869285","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":90}],"argList":{"6":"7","7":"5","2":"SPI_Slave"},"argFileList":{"3":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"4":"90"},"rtlId":""},
{"recid":3,"messageId":"c51749ee","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter MEM_DEPTH, Total count 2, First module: Module SPI_Slave_with_Ram, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave_with_Ram.v, Line 2, Second module: Module SPR_Sync, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Single_Port_Sync_RAM.v, Line 2","moduleName":"SPI_Slave_with_Ram","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":2},{"3":2}],"argList":{"8":"MEM_DEPTH","6":"2","9":"SPI_Slave_with_Ram","11":"SPR_Sync"},"argFileList":{"10":"2","12":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"2","13":"2"},"rtlId":""},
{"recid":4,"messageId":"7ff2a1c4","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter ADDR_SIZE, Total count 2, First module: Module SPI_Slave_with_Ram, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/SPI_Slave_with_Ram.v, Line 3, Second module: Module SPR_Sync, File D:/1-Work/3-Digital_Design_Kareem_Wassem/2-Final_Projects/Project_2_SPI/spi-slave-ram-fsm-verilog/src/Single_Port_Sync_RAM.v, Line 3","moduleName":"SPI_Slave_with_Ram","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":3},{"3":3}],"argList":{"8":"ADDR_SIZE","6":"2","9":"SPI_Slave_with_Ram","11":"SPR_Sync"},"argFileList":{"10":"2","12":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"3","13":"3"},"rtlId":""}]};
