[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FileListWithCompressed/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 58
LIB: work
FILE: ${SURELOG_DIR}/tests/FileListWithCompressed/pack.sv
n<> u<57> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<57> s<56> l<1:1>
  n<> u<56> t<Source_text> p<57> c<55> l<1:1> el<7:11>
    n<> u<55> t<Description> p<56> c<54> l<1:1> el<7:11>
      n<> u<54> t<Package_declaration> p<55> c<2> l<1:1> el<7:11>
        n<> u<2> t<PACKAGE> p<54> s<3> l<1:1> el<1:8>
        n<prim_util_pkg> u<3> t<STRING_CONST> p<54> s<52> l<1:9> el<1:22>
        n<> u<52> t<Package_item> p<54> c<51> s<53> l<3:2> el<5:14>
          n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:2> el<5:14>
            n<> u<50> t<Function_declaration> p<51> c<4> l<3:2> el<5:14>
              n<> u<4> t<Lifetime_Automatic> p<50> s<49> l<3:11> el<3:20>
              n<> u<49> t<Function_body_declaration> p<50> c<8> l<3:21> el<5:14>
                n<> u<8> t<Function_data_type_or_implicit> p<49> c<7> s<9> l<3:21> el<3:28>
                  n<> u<7> t<Function_data_type> p<8> c<6> l<3:21> el<3:28>
                    n<> u<6> t<Data_type> p<7> c<5> l<3:21> el<3:28>
                      n<> u<5> t<IntegerAtomType_Integer> p<6> l<3:21> el<3:28>
                n<vbits> u<9> t<STRING_CONST> p<49> s<15> l<3:29> el<3:34>
                n<> u<15> t<Tf_port_list> p<49> c<14> s<47> l<3:35> el<3:48>
                  n<> u<14> t<Tf_port_item> p<15> c<12> l<3:35> el<3:48>
                    n<> u<12> t<Data_type_or_implicit> p<14> c<11> s<13> l<3:35> el<3:42>
                      n<> u<11> t<Data_type> p<12> c<10> l<3:35> el<3:42>
                        n<> u<10> t<IntegerAtomType_Integer> p<11> l<3:35> el<3:42>
                    n<value> u<13> t<STRING_CONST> p<14> l<3:43> el<3:48>
                n<> u<47> t<Function_statement_or_null> p<49> c<46> s<48> l<4:5> el<4:45>
                  n<> u<46> t<Statement> p<47> c<45> l<4:5> el<4:45>
                    n<> u<45> t<Statement_item> p<46> c<44> l<4:5> el<4:45>
                      n<> u<44> t<Jump_statement> p<45> c<43> l<4:5> el<4:45>
                        n<> u<43> t<RETURN> p<44> s<42> l<4:5> el<4:11>
                        n<> u<42> t<Expression> p<44> c<26> l<4:12> el<4:44>
                          n<> u<26> t<Expression> p<42> c<25> s<41> l<4:12> el<4:24>
                            n<> u<25> t<Expression> p<26> c<19> l<4:13> el<4:23>
                              n<> u<19> t<Expression> p<25> c<18> s<24> l<4:13> el<4:18>
                                n<> u<18> t<Primary> p<19> c<17> l<4:13> el<4:18>
                                  n<> u<17> t<Primary_literal> p<18> c<16> l<4:13> el<4:18>
                                    n<value> u<16> t<STRING_CONST> p<17> l<4:13> el<4:18>
                              n<> u<24> t<BinOp_Equiv> p<25> s<23> l<4:19> el<4:21>
                              n<> u<23> t<Expression> p<25> c<22> l<4:22> el<4:23>
                                n<> u<22> t<Primary> p<23> c<21> l<4:22> el<4:23>
                                  n<> u<21> t<Primary_literal> p<22> c<20> l<4:22> el<4:23>
                                    n<1> u<20> t<INT_CONST> p<21> l<4:22> el<4:23>
                          n<> u<41> t<QMARK> p<42> s<30> l<4:25> el<4:26>
                          n<> u<30> t<Expression> p<42> c<29> s<40> l<4:27> el<4:28>
                            n<> u<29> t<Primary> p<30> c<28> l<4:27> el<4:28>
                              n<> u<28> t<Primary_literal> p<29> c<27> l<4:27> el<4:28>
                                n<1> u<27> t<INT_CONST> p<28> l<4:27> el<4:28>
                          n<> u<40> t<Expression> p<42> c<39> l<4:31> el<4:44>
                            n<> u<39> t<Primary> p<40> c<38> l<4:31> el<4:44>
                              n<> u<38> t<Complex_func_call> p<39> c<31> l<4:31> el<4:44>
                                n<> u<31> t<Dollar_keyword> p<38> s<32> l<4:31> el<4:32>
                                n<clog2> u<32> t<STRING_CONST> p<38> s<37> l<4:32> el<4:37>
                                n<> u<37> t<Argument_list> p<38> c<36> l<4:38> el<4:43>
                                  n<> u<36> t<Expression> p<37> c<35> l<4:38> el<4:43>
                                    n<> u<35> t<Primary> p<36> c<34> l<4:38> el<4:43>
                                      n<> u<34> t<Primary_literal> p<35> c<33> l<4:38> el<4:43>
                                        n<value> u<33> t<STRING_CONST> p<34> l<4:38> el<4:43>
                n<> u<48> t<ENDFUNCTION> p<49> l<5:3> el<5:14>
        n<> u<53> t<ENDPACKAGE> p<54> l<7:1> el<7:11>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 128
LIB: work
FILE: ${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz
n<> u<127> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<127> s<126> l<1:1>
  n<> u<126> t<Source_text> p<127> c<125> l<1:1> el<11:10>
    n<> u<125> t<Description> p<126> c<124> l<1:1> el<11:10>
      n<> u<124> t<Module_declaration> p<125> c<18> l<1:1> el<11:10>
        n<> u<18> t<Module_ansi_header> p<124> c<2> s<28> l<1:1> el<4:3>
          n<module> u<2> t<Module_keyword> p<18> s<3> l<1:1> el<1:7>
          n<foo> u<3> t<STRING_CONST> p<18> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<18> s<17> l<1:11> el<1:11>
          n<> u<17> t<Port_declaration_list> p<18> c<10> l<1:11> el<4:2>
            n<> u<10> t<Ansi_port_declaration> p<17> c<8> s<16> l<2:5> el<2:14>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<2:5> el<2:10>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<2:5> el<2:10>
                n<> u<7> t<Net_port_type> p<8> c<6> l<2:11> el<2:11>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<2:11> el<2:11>
              n<clk> u<9> t<STRING_CONST> p<10> l<2:11> el<2:14>
            n<> u<16> t<Ansi_port_declaration> p<17> c<14> l<3:5> el<3:15>
              n<> u<14> t<Net_port_header> p<16> c<11> s<15> l<3:5> el<3:11>
                n<> u<11> t<PortDir_Out> p<14> s<13> l<3:5> el<3:11>
                n<> u<13> t<Net_port_type> p<14> c<12> l<3:12> el<3:12>
                  n<> u<12> t<Data_type_or_implicit> p<13> l<3:12> el<3:12>
              n<out> u<15> t<STRING_CONST> p<16> l<3:12> el<3:15>
        n<> u<28> t<Non_port_module_item> p<124> c<27> s<61> l<5:1> el<5:29>
          n<> u<27> t<Module_or_generate_item> p<28> c<26> l<5:1> el<5:29>
            n<> u<26> t<Module_common_item> p<27> c<25> l<5:1> el<5:29>
              n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<5:1> el<5:29>
                n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<5:1> el<5:29>
                  n<> u<23> t<Data_declaration> p<24> c<22> l<5:1> el<5:29>
                    n<> u<22> t<Package_import_declaration> p<23> c<21> l<5:1> el<5:29>
                      n<> u<21> t<Package_import_item> p<22> c<19> l<5:8> el<5:28>
                        n<prim_util_pkg> u<19> t<STRING_CONST> p<21> s<20> l<5:8> el<5:21>
                        n<vbits> u<20> t<STRING_CONST> p<21> l<5:23> el<5:28>
        n<> u<61> t<Non_port_module_item> p<124> c<60> s<101> l<6:1> el<6:24>
          n<> u<60> t<Module_or_generate_item> p<61> c<59> l<6:1> el<6:24>
            n<> u<59> t<Module_common_item> p<60> c<58> l<6:1> el<6:24>
              n<> u<58> t<Module_or_generate_item_declaration> p<59> c<57> l<6:1> el<6:24>
                n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<6:1> el<6:24>
                  n<> u<56> t<Data_declaration> p<57> c<55> l<6:1> el<6:24>
                    n<> u<55> t<Variable_declaration> p<56> c<51> l<6:1> el<6:24>
                      n<logic> u<51> t<Data_type> p<55> c<29> s<54> l<6:1> el<6:21>
                        n<logic> u<29> t<STRING_CONST> p<51> s<50> l<6:1> el<6:6>
                        n<> u<50> t<Packed_dimension> p<51> c<49> l<6:7> el<6:21>
                          n<> u<49> t<Constant_range> p<50> c<44> l<6:8> el<6:20>
                            n<> u<44> t<Constant_expression> p<49> c<38> s<48> l<6:8> el<6:18>
                              n<> u<38> t<Constant_expression> p<44> c<37> s<43> l<6:8> el<6:16>
                                n<> u<37> t<Constant_primary> p<38> c<36> l<6:8> el<6:16>
                                  n<> u<36> t<Subroutine_call> p<37> c<30> l<6:8> el<6:16>
                                    n<vbits> u<30> t<STRING_CONST> p<36> s<35> l<6:8> el<6:13>
                                    n<> u<35> t<Argument_list> p<36> c<34> l<6:14> el<6:15>
                                      n<> u<34> t<Expression> p<35> c<33> l<6:14> el<6:15>
                                        n<> u<33> t<Primary> p<34> c<32> l<6:14> el<6:15>
                                          n<> u<32> t<Primary_literal> p<33> c<31> l<6:14> el<6:15>
                                            n<4> u<31> t<INT_CONST> p<32> l<6:14> el<6:15>
                              n<> u<43> t<BinOp_Minus> p<44> s<42> l<6:16> el<6:17>
                              n<> u<42> t<Constant_expression> p<44> c<41> l<6:17> el<6:18>
                                n<> u<41> t<Constant_primary> p<42> c<40> l<6:17> el<6:18>
                                  n<> u<40> t<Primary_literal> p<41> c<39> l<6:17> el<6:18>
                                    n<1> u<39> t<INT_CONST> p<40> l<6:17> el<6:18>
                            n<> u<48> t<Constant_expression> p<49> c<47> l<6:19> el<6:20>
                              n<> u<47> t<Constant_primary> p<48> c<46> l<6:19> el<6:20>
                                n<> u<46> t<Primary_literal> p<47> c<45> l<6:19> el<6:20>
                                  n<0> u<45> t<INT_CONST> p<46> l<6:19> el<6:20>
                      n<> u<54> t<Variable_decl_assignment_list> p<55> c<53> l<6:22> el<6:23>
                        n<> u<53> t<Variable_decl_assignment> p<54> c<52> l<6:22> el<6:23>
                          n<a> u<52> t<STRING_CONST> p<53> l<6:22> el<6:23>
        n<> u<101> t<Non_port_module_item> p<124> c<100> s<122> l<7:1> el<9:4>
          n<> u<100> t<Module_or_generate_item> p<101> c<99> l<7:1> el<9:4>
            n<> u<99> t<Module_common_item> p<100> c<98> l<7:1> el<9:4>
              n<> u<98> t<Always_construct> p<99> c<62> l<7:1> el<9:4>
                n<> u<62> t<ALWAYS> p<98> s<97> l<7:1> el<7:7>
                n<> u<97> t<Statement> p<98> c<96> l<7:8> el<9:4>
                  n<> u<96> t<Statement_item> p<97> c<95> l<7:8> el<9:4>
                    n<> u<95> t<Procedural_timing_control_statement> p<96> c<70> l<7:8> el<9:4>
                      n<> u<70> t<Procedural_timing_control> p<95> c<69> s<94> l<7:8> el<7:22>
                        n<> u<69> t<Event_control> p<70> c<68> l<7:8> el<7:22>
                          n<> u<68> t<Event_expression> p<69> c<63> l<7:10> el<7:21>
                            n<> u<63> t<Edge_Posedge> p<68> s<67> l<7:10> el<7:17>
                            n<> u<67> t<Expression> p<68> c<66> l<7:18> el<7:21>
                              n<> u<66> t<Primary> p<67> c<65> l<7:18> el<7:21>
                                n<> u<65> t<Primary_literal> p<66> c<64> l<7:18> el<7:21>
                                  n<clk> u<64> t<STRING_CONST> p<65> l<7:18> el<7:21>
                      n<> u<94> t<Statement_or_null> p<95> c<93> l<7:23> el<9:4>
                        n<> u<93> t<Statement> p<94> c<92> l<7:23> el<9:4>
                          n<> u<92> t<Statement_item> p<93> c<91> l<7:23> el<9:4>
                            n<> u<91> t<Seq_block> p<92> c<89> l<7:23> el<9:4>
                              n<> u<89> t<Statement_or_null> p<91> c<88> s<90> l<8:5> el<8:19>
                                n<> u<88> t<Statement> p<89> c<87> l<8:5> el<8:19>
                                  n<> u<87> t<Statement_item> p<88> c<86> l<8:5> el<8:19>
                                    n<> u<86> t<Nonblocking_assignment> p<87> c<75> l<8:5> el<8:18>
                                      n<> u<75> t<Variable_lvalue> p<86> c<72> s<85> l<8:5> el<8:6>
                                        n<> u<72> t<Ps_or_hierarchical_identifier> p<75> c<71> s<74> l<8:5> el<8:6>
                                          n<a> u<71> t<STRING_CONST> p<72> l<8:5> el<8:6>
                                        n<> u<74> t<Select> p<75> c<73> l<8:7> el<8:7>
                                          n<> u<73> t<Bit_select> p<74> l<8:7> el<8:7>
                                      n<> u<85> t<Expression> p<86> c<79> l<8:10> el<8:18>
                                        n<> u<79> t<Expression> p<85> c<78> s<84> l<8:10> el<8:11>
                                          n<> u<78> t<Primary> p<79> c<77> l<8:10> el<8:11>
                                            n<> u<77> t<Primary_literal> p<78> c<76> l<8:10> el<8:11>
                                              n<a> u<76> t<STRING_CONST> p<77> l<8:10> el<8:11>
                                        n<> u<84> t<BinOp_Plus> p<85> s<83> l<8:12> el<8:13>
                                        n<> u<83> t<Expression> p<85> c<82> l<8:14> el<8:18>
                                          n<> u<82> t<Primary> p<83> c<81> l<8:14> el<8:18>
                                            n<> u<81> t<Primary_literal> p<82> c<80> l<8:14> el<8:18>
                                              n<> u<80> t<Number_1Tickb1> p<81> l<8:14> el<8:18>
                              n<> u<90> t<END> p<91> l<9:1> el<9:4>
        n<> u<122> t<Non_port_module_item> p<124> c<121> s<123> l<10:1> el<10:19>
          n<> u<121> t<Module_or_generate_item> p<122> c<120> l<10:1> el<10:19>
            n<> u<120> t<Module_common_item> p<121> c<119> l<10:1> el<10:19>
              n<> u<119> t<Continuous_assign> p<120> c<118> l<10:1> el<10:19>
                n<> u<118> t<Net_assignment_list> p<119> c<117> l<10:8> el<10:18>
                  n<> u<117> t<Net_assignment> p<118> c<106> l<10:8> el<10:18>
                    n<> u<106> t<Net_lvalue> p<117> c<103> s<116> l<10:8> el<10:11>
                      n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<10:8> el<10:11>
                        n<out> u<102> t<STRING_CONST> p<103> l<10:8> el<10:11>
                      n<> u<105> t<Constant_select> p<106> c<104> l<10:12> el<10:12>
                        n<> u<104> t<Constant_bit_select> p<105> l<10:12> el<10:12>
                    n<> u<116> t<Expression> p<117> c<115> l<10:14> el<10:18>
                      n<> u<115> t<Primary> p<116> c<114> l<10:14> el<10:18>
                        n<> u<114> t<Complex_func_call> p<115> c<107> l<10:14> el<10:18>
                          n<a> u<107> t<STRING_CONST> p<114> s<113> l<10:14> el<10:15>
                          n<> u<113> t<Select> p<114> c<112> l<10:15> el<10:18>
                            n<> u<112> t<Bit_select> p<113> c<111> l<10:15> el<10:18>
                              n<> u<111> t<Expression> p<112> c<110> l<10:16> el<10:17>
                                n<> u<110> t<Primary> p<111> c<109> l<10:16> el<10:17>
                                  n<> u<109> t<Primary_literal> p<110> c<108> l<10:16> el<10:17>
                                    n<0> u<108> t<INT_CONST> p<109> l<10:16> el<10:17>
        n<> u<123> t<ENDMODULE> p<124> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FileListWithCompressed/pack.sv:1:1: No timescale set for "prim_util_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz:1:1: No timescale set for "foo".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz:1:1: Compile module "work@foo".
[NTE:CP0309] ${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz:3:12: Implicit port type (wire) for "out".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
BitSelect                                              1
Constant                                               8
ContAssign                                             1
Design                                                 1
EventControl                                           1
FuncCall                                               1
Function                                               1
IODecl                                                 1
ImportTypespec                                         1
IntegerTypespec                                        2
LogicNet                                               3
LogicTypespec                                          1
Module                                                 1
Operation                                              5
Package                                                1
Port                                                   2
Range                                                  1
RefObj                                                 6
RefTypespec                                            3
ReturnStmt                                             1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FileListWithCompressed/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: prim_util_pkg (prim_util_pkg), file:${SURELOG_DIR}/tests/FileListWithCompressed/pack.sv, line:1:1, endln:7:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:prim_util_pkg
  |vpiInternalScope:
  \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
    |vpiParent:
    \_Package: prim_util_pkg (prim_util_pkg), file:${SURELOG_DIR}/tests/FileListWithCompressed/pack.sv, line:1:1, endln:7:11
    |vpiName:vbits
    |vpiFullName:prim_util_pkg::vbits
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiSigned:1
    |vpiTypedef:
    \_IntegerTypespec: 
      |vpiParent:
      \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiImportTypespec:
    \_IntegerTypespec: 
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (prim_util_pkg::vbits), line:3:21, endln:3:28
      |vpiParent:
      \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiFullName:prim_util_pkg::vbits
      |vpiActual:
      \_IntegerTypespec: 
    |vpiIODecl:
    \_IODecl: (value), line:3:43, endln:3:48
      |vpiParent:
      \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_RefTypespec: (prim_util_pkg::vbits::value)
        |vpiParent:
        \_IODecl: (value), line:3:43, endln:3:48
        |vpiFullName:prim_util_pkg::vbits::value
        |vpiActual:
        \_IntegerTypespec: 
    |vpiStmt:
    \_ReturnStmt: , line:4:5, endln:4:44
      |vpiParent:
      \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
      |vpiCondition:
      \_Operation: , line:4:12, endln:4:44
        |vpiParent:
        \_ReturnStmt: , line:4:5, endln:4:44
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:4:13, endln:4:23
          |vpiParent:
          \_Operation: , line:4:12, endln:4:44
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (prim_util_pkg::vbits::value), line:4:13, endln:4:18
            |vpiParent:
            \_Operation: , line:4:13, endln:4:23
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_IODecl: (value), line:3:43, endln:3:48
          |vpiOperand:
          \_Constant: , line:4:22, endln:4:23
            |vpiParent:
            \_Operation: , line:4:13, endln:4:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:4:27, endln:4:28
          |vpiParent:
          \_Operation: , line:4:12, endln:4:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_SysFuncCall: ($clog2), line:4:31, endln:4:44
          |vpiParent:
          \_Operation: , line:4:12, endln:4:44
          |vpiArgument:
          \_RefObj: (prim_util_pkg::vbits::value), line:4:38, endln:4:43
            |vpiParent:
            \_SysFuncCall: ($clog2), line:4:31, endln:4:44
            |vpiName:value
            |vpiFullName:prim_util_pkg::vbits::value
            |vpiActual:
            \_IODecl: (value), line:3:43, endln:3:48
          |vpiName:$clog2
    |vpiInstance:
    \_Package: prim_util_pkg (prim_util_pkg), file:${SURELOG_DIR}/tests/FileListWithCompressed/pack.sv, line:1:1, endln:7:11
  |vpiImportTypespec:
  \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
  |vpiDefName:prim_util_pkg
  |vpiTaskFunc:
  \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@foo
  |vpiTypedef:
  \_ImportTypespec: (prim_util_pkg), line:5:8, endln:5:28
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiName:prim_util_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:5:23, endln:5:28
      |vpiParent:
      \_ImportTypespec: (prim_util_pkg), line:5:8, endln:5:28
      |vpiDecompile:vbits
      |vpiSize:40
      |STRING:vbits
      |vpiConstType:8
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:6:7, endln:6:21
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:6:8, endln:6:18
        |vpiParent:
        \_Range: , line:6:7, endln:6:21
        |vpiOpType:11
        |vpiOperand:
        \_FuncCall: (vbits), line:6:8, endln:6:15
          |vpiParent:
          \_Operation: , line:6:8, endln:6:18
          |vpiArgument:
          \_Constant: , line:6:14, endln:6:15
            |vpiParent:
            \_FuncCall: (vbits), line:6:8, endln:6:15
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
          |vpiName:vbits
          |vpiFunction:
          \_Function: (prim_util_pkg::vbits), line:3:2, endln:5:14
        |vpiOperand:
        \_Constant: , line:6:17, endln:6:18
          |vpiParent:
          \_Operation: , line:6:8, endln:6:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:19, endln:6:20
        |vpiParent:
        \_Range: , line:6:7, endln:6:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_ImportTypespec: (prim_util_pkg), line:5:8, endln:5:28
  |vpiImportTypespec:
  \_LogicNet: (work@foo.clk), line:2:11, endln:2:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiName:clk
    |vpiFullName:work@foo.clk
  |vpiImportTypespec:
  \_LogicNet: (work@foo.out), line:3:12, endln:3:15
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiName:out
    |vpiFullName:work@foo.out
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@foo.a), line:6:22, endln:6:23
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.a.logic), line:6:1, endln:6:21
      |vpiParent:
      \_LogicNet: (work@foo.a), line:6:22, endln:6:23
      |vpiName:logic
      |vpiFullName:work@foo.a.logic
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@foo.a
  |vpiDefName:work@foo
  |vpiNet:
  \_LogicNet: (work@foo.clk), line:2:11, endln:2:14
  |vpiNet:
  \_LogicNet: (work@foo.out), line:3:12, endln:3:15
  |vpiNet:
  \_LogicNet: (work@foo.a), line:6:22, endln:6:23
  |vpiPort:
  \_Port: (clk), line:2:11, endln:2:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (out), line:3:12, endln:3:15
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiName:out
    |vpiDirection:2
  |vpiProcess:
  \_Always: , line:7:1, endln:9:4
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiStmt:
    \_EventControl: , line:7:8, endln:7:22
      |vpiParent:
      \_Always: , line:7:1, endln:9:4
      |vpiCondition:
      \_Operation: , line:7:10, endln:7:21
        |vpiParent:
        \_EventControl: , line:7:8, endln:7:22
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@foo.clk), line:7:18, endln:7:21
          |vpiParent:
          \_Operation: , line:7:10, endln:7:21
          |vpiName:clk
          |vpiFullName:work@foo.clk
          |vpiActual:
          \_LogicNet: (work@foo.clk), line:2:11, endln:2:14
      |vpiStmt:
      \_Begin: (work@foo), line:7:23, endln:9:4
        |vpiParent:
        \_EventControl: , line:7:8, endln:7:22
        |vpiFullName:work@foo
        |vpiStmt:
        \_Assignment: , line:8:5, endln:8:18
          |vpiParent:
          \_Begin: (work@foo), line:7:23, endln:9:4
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:8:10, endln:8:18
            |vpiParent:
            \_Assignment: , line:8:5, endln:8:18
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@foo.a), line:8:10, endln:8:11
              |vpiParent:
              \_Operation: , line:8:10, endln:8:18
              |vpiName:a
              |vpiFullName:work@foo.a
              |vpiActual:
              \_LogicNet: (work@foo.a), line:6:22, endln:6:23
            |vpiOperand:
            \_Constant: , line:8:14, endln:8:18
              |vpiParent:
              \_Operation: , line:8:10, endln:8:18
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@foo.a), line:8:5, endln:8:6
            |vpiParent:
            \_Assignment: , line:8:5, endln:8:18
            |vpiName:a
            |vpiFullName:work@foo.a
            |vpiActual:
            \_LogicNet: (work@foo.a), line:6:22, endln:6:23
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:10:8, endln:10:18
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FileListWithCompressed/dut.sv.gz, line:1:1, endln:11:10
    |vpiRhs:
    \_BitSelect: (work@foo.a), line:10:15, endln:10:18
      |vpiParent:
      \_ContAssign: , line:10:8, endln:10:18
      |vpiName:a
      |vpiFullName:work@foo.a
      |vpiActual:
      \_LogicNet: (work@foo.a), line:6:22, endln:6:23
      |vpiIndex:
      \_Constant: , line:10:16, endln:10:17
        |vpiParent:
        \_BitSelect: (work@foo.a), line:10:15, endln:10:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@foo.out), line:10:8, endln:10:11
      |vpiParent:
      \_ContAssign: , line:10:8, endln:10:18
      |vpiName:out
      |vpiFullName:work@foo.out
      |vpiActual:
      \_LogicNet: (work@foo.out), line:3:12, endln:3:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
