      No|     000      151      157      258 |      WNS |  WCorner | PathGroup                                | InstancePin
--------+--------+--------+--------+---------+----------+----------+------------------------------------------+----------------------------------------
       1|      .        .     -1.05       .  |    -1.05 |      157 | **clock_gating_default**                 : u_core/u_spi/u_spi_txrx/clk_gate_buf_rxd_reg/latch/E
       2|      .        .        .    -31.41 |   -31.41 |      258 | CLK_DDR_PHY_pub_ctl_0                    : u_ddr_phy/dfi_address[1]
       3|      .        .        .    -33.09 |   -33.09 |      258 | CLK_DDR_PHY_pub_ctl_0                    : u_ddr_phy/dfi_address[4]
       4|      .        .        .    -50.81 |   -50.81 |      258 | CLK_DDR_PHY_pub_ctl_0                    : u_ddr_phy/dfi_address[8]
       5|      .     -0.57    -0.76       .  |    -0.76 |      157 | CLK_DI_ISP                               : u_core/u_isp_top/u_isp_exp_v2_sram_wrapper/rf_128x19_u_rf_128x19/A[2]
       6|      .     -0.77    -0.72       .  |    -0.77 |      151 | CLK_DI_ISP                               : u_core/u_isp_top/u_r_lscram/sram_512x24_u_sram_512x24/A[5]
       7|      .     -0.90    -0.82       .  |    -0.90 |      151 | CLK_DI_ISP                               : u_core/u_isp_top/u_vsm_ram2a/sram_960x32_u_sram_960x32/A[1]
       8|      .        .     -0.07       .  |    -0.07 |      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D
       9|      .     -0.47       .        .  |    -0.47 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_23_/D
      10|      .     -1.33    -0.33       .  |    -1.33 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D
      11|      .     -0.54    -0.24       .  |    -0.54 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D
      12|      .     -1.20    -1.00       .  |    -1.20 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D
      13|      .     -0.37    -0.87       .  |    -0.87 |      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D
      14|      .     -0.45    -0.55       .  |    -0.55 |      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D
      15|      .     -0.93    -0.13       .  |    -0.93 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D
      16|      .     -0.81    -0.61       .  |    -0.81 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D
      17|      .     -1.57    -1.47       .  |    -1.57 |      151 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D
      18|      .     -0.78    -0.08       .  |    -0.78 |      151 | CLK_MCU                                  : u_core/u_rev_regd_slice/payload_reg_reg_36_/D
      19|      .     -0.48       .        .  |    -0.48 |      151 | CLK_VAE                                  : u_core/u_fb_ctrl/sram_8kx64_m8_u_sram_8kx64_m8/D[30]
      20|      .     -0.58    -0.48       .  |    -0.58 |      151 | CLK_VAE                                  : u_core/u_fb_ctrl/sram_8kx64_m8_u_sram_8kx64_m8/D[35]
      21|      .     -1.77    -0.76       .  |    -1.77 |      151 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/rf_128x19_u_rf_128x19/A[2]
      22|      .     -0.75       .        .  |    -0.75 |      151 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/u_r_lscram/sram_512x24_u_sram_512x24/A[2]
      23|      .     -0.70       .        .  |    -0.70 |      151 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/u_r_lscram/sram_512x24_u_sram_512x24/A[3]
      24|      .        .     -0.72       .  |    -0.72 |      157 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/u_r_lscram/sram_512x24_u_sram_512x24/A[5]
      25|      .     -0.92    -0.82       .  |    -0.92 |      151 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/u_vsm_ram2a/sram_960x32_u_sram_960x32/A[1]
      26|      .     -1.76    -0.76       .  |    -1.76 |      151 | CLK_VIDEO_ISP                            : u_core/u_isp_top/rf_128x19_u_rf_128x19/A[2]
      27|      .        .     -0.72       .  |    -0.72 |      157 | CLK_VIDEO_ISP                            : u_core/u_isp_top/u_r_lscram/sram_512x24_u_sram_512x24/A[5]
      28|      .        .     -0.82       .  |    -0.82 |      157 | CLK_VIDEO_ISP                            : u_core/u_isp_top/u_vsm_ram2a/sram_960x32_u_sram_960x32/A[1]
      29|      .        .     -0.50       .  |    -0.50 |      157 | CLK_VIP                                  : u_core/u_vip/rdDataAfifo/wrDataReg/out_reg_297_/D
      30| -125.26       .        .        .  |  -125.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[0]
      31|  -85.26       .        .        .  |   -85.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[1]
      32|  -75.26       .        .        .  |   -75.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[2]
      33|  -65.26       .        .        .  |   -65.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[3]
      34|  -55.26       .        .        .  |   -55.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[4]
      35|  -45.26       .        .        .  |   -45.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[5]
      36|  -35.26       .        .        .  |   -35.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[6]
      37|  -25.26       .        .        .  |   -25.26 |      000 | CLK_VIP                                  : u_core/u_vip/trf_64x64_u_trf_64x64/AA[7]
      38|  -12.61       .        .        .  |   -12.61 |      000 | CLK_VIP_DIV2                             : u_core/u_vip/trf_1kx64_m8_u_trf_1kx64_m8/D[60]
      39|  -13.61       .        .        .  |   -13.61 |      000 | CLK_VIP_DIV2                             : u_core/u_vip/trf_1kx64_m8_u_trf_1kx64_m8/D[61]
      40|  -14.61       .        .        .  |   -14.61 |      000 | CLK_VIP_DIV2                             : u_core/u_vip/trf_1kx64_m8_u_trf_1kx64_m8/D[62]
      41|  -15.61       .        .        .  |   -15.61 |      000 | CLK_VIP_DIV2                             : u_core/u_vip/trf_1kx64_m8_u_trf_1kx64_m8/D[63]
      42|  -11.61       .        .        .  |   -11.61 |      000 | CLK_VIP_DIV2                             : u_core/u_vip/trf_1kx64_m8_u_trf_1kx64_m8/D[64]
      43|      .        .     -0.07       .  |    -0.07 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D
      44|      .        .     -0.33       .  |    -0.33 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D
      45|      .        .     -0.24       .  |    -0.24 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D
      46|      .        .     -1.00       .  |    -1.00 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D
      47|      .        .     -0.87       .  |    -0.87 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D
      48|      .        .     -0.55       .  |    -0.55 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D
      49|      .        .     -0.13       .  |    -0.13 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D
      50|      .        .     -0.61       .  |    -0.61 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D
      51|      .        .     -1.48       .  |    -1.48 |      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D
      52|      .        .     -0.08       .  |    -0.08 |      157 | CLK_XTAL_MCU                             : u_core/u_rev_regd_slice/payload_reg_reg_36_/D
