
GSM with SIM800L.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a74  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  08003b80  08003b80  00004b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043d4  080043d4  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080043d4  080043d4  000053d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043dc  080043dc  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043dc  080043dc  000053dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043e0  080043e0  000053e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080043e4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  20000064  08004448  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006c0  08004448  000066c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c579  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022a5  00000000  00000000  00012606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000148b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a4  00000000  00000000  000153d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001810a  00000000  00000000  00015c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f850  00000000  00000000  0002dd86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085999  00000000  00000000  0003d5d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2f6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031e0  00000000  00000000  000c2fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000c6194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08003b68 	.word	0x08003b68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08003b68 	.word	0x08003b68

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <General_Run>:

extern I2C_HandleTypeDef hi2c1;
extern UART_HandleTypeDef huart1; // GSM


void General_Run(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    OLED_Init(&hi2c1);
 8000160:	481a      	ldr	r0, [pc, #104]	@ (80001cc <General_Run+0x70>)
 8000162:	f000 f965 	bl	8000430 <OLED_Init>
    SIM800L_Init(&huart1);
 8000166:	481a      	ldr	r0, [pc, #104]	@ (80001d0 <General_Run+0x74>)
 8000168:	f000 f9dc 	bl	8000524 <SIM800L_Init>


    OLED_Clear();   // clear only once at start
 800016c:	f000 f970 	bl	8000450 <OLED_Clear>
    OLED_Rectangle(74, 0, 1, 12);
 8000170:	230c      	movs	r3, #12
 8000172:	2201      	movs	r2, #1
 8000174:	2100      	movs	r1, #0
 8000176:	204a      	movs	r0, #74	@ 0x4a
 8000178:	f000 f9b5 	bl	80004e6 <OLED_Rectangle>
    OLED_Print(0, 27, "AnV:");
 800017c:	4a15      	ldr	r2, [pc, #84]	@ (80001d4 <General_Run+0x78>)
 800017e:	211b      	movs	r1, #27
 8000180:	2000      	movs	r0, #0
 8000182:	f000 f96f 	bl	8000464 <OLED_Print>
    OLED_Update();
 8000186:	f000 f989 	bl	800049c <OLED_Update>

    while (1) {


        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET)  // button pressed
 800018a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800018e:	4812      	ldr	r0, [pc, #72]	@ (80001d8 <General_Run+0x7c>)
 8000190:	f001 fc24 	bl	80019dc <HAL_GPIO_ReadPin>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d114      	bne.n	80001c4 <General_Run+0x68>
        {
            // --- OLED Feedback ---
            OLED_ClearArea(84, 16, 44, 10);
 800019a:	230a      	movs	r3, #10
 800019c:	222c      	movs	r2, #44	@ 0x2c
 800019e:	2110      	movs	r1, #16
 80001a0:	2054      	movs	r0, #84	@ 0x54
 80001a2:	f000 f981 	bl	80004a8 <OLED_ClearArea>
            OLED_Print(84, 16, "CANCEL");
 80001a6:	4a0d      	ldr	r2, [pc, #52]	@ (80001dc <General_Run+0x80>)
 80001a8:	2110      	movs	r1, #16
 80001aa:	2054      	movs	r0, #84	@ 0x54
 80001ac:	f000 f95a 	bl	8000464 <OLED_Print>
            OLED_Update();
 80001b0:	f000 f974 	bl	800049c <OLED_Update>

            // --- Send Cancel SMS ---
            SIM800L_SendSMS("+94765370377","Emergency Cancelled by Rider\nSerial No = 221");
 80001b4:	490a      	ldr	r1, [pc, #40]	@ (80001e0 <General_Run+0x84>)
 80001b6:	480b      	ldr	r0, [pc, #44]	@ (80001e4 <General_Run+0x88>)
 80001b8:	f000 f9de 	bl	8000578 <SIM800L_SendSMS>

            // Prevent SMS spamming
            HAL_Delay(3000);
 80001bc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80001c0:	f000 fff6 	bl	80011b0 <HAL_Delay>
        }

        OLED_Update();   // refresh once per loop
 80001c4:	f000 f96a 	bl	800049c <OLED_Update>
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET)  // button pressed
 80001c8:	e7df      	b.n	800018a <General_Run+0x2e>
 80001ca:	bf00      	nop
 80001cc:	20000080 	.word	0x20000080
 80001d0:	200000d4 	.word	0x200000d4
 80001d4:	08003b80 	.word	0x08003b80
 80001d8:	40010c00 	.word	0x40010c00
 80001dc:	08003b88 	.word	0x08003b88
 80001e0:	08003b90 	.word	0x08003b90
 80001e4:	08003bc0 	.word	0x08003bc0

080001e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ec:	f000 ff7e 	bl	80010ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001f0:	f000 f80c 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001f4:	f000 f8c6 	bl	8000384 <MX_GPIO_Init>
  MX_DMA_Init();
 80001f8:	f000 f8a6 	bl	8000348 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80001fc:	f000 f87a 	bl	80002f4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000200:	f000 f84a 	bl	8000298 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Infinite loop */
  General_Run();
 8000204:	f7ff ffaa 	bl	800015c <General_Run>
  /* USER CODE BEGIN WHILE */
  while (1)
 8000208:	bf00      	nop
 800020a:	e7fd      	b.n	8000208 <main+0x20>

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b090      	sub	sp, #64	@ 0x40
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0318 	add.w	r3, r7, #24
 8000216:	2228      	movs	r2, #40	@ 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f003 f816 	bl	800324c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
 800022a:	60da      	str	r2, [r3, #12]
 800022c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800022e:	2301      	movs	r3, #1
 8000230:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000236:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000238:	2300      	movs	r3, #0
 800023a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023c:	2301      	movs	r3, #1
 800023e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000240:	2302      	movs	r3, #2
 8000242:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000244:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000248:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800024a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800024e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000250:	f107 0318 	add.w	r3, r7, #24
 8000254:	4618      	mov	r0, r3
 8000256:	f002 f9a3 	bl	80025a0 <HAL_RCC_OscConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000260:	f000 f8e0 	bl	8000424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000264:	230f      	movs	r3, #15
 8000266:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000268:	2302      	movs	r3, #2
 800026a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000270:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2102      	movs	r1, #2
 800027e:	4618      	mov	r0, r3
 8000280:	f002 fc10 	bl	8002aa4 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800028a:	f000 f8cb 	bl	8000424 <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	@ 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800029c:	4b12      	ldr	r3, [pc, #72]	@ (80002e8 <MX_I2C1_Init+0x50>)
 800029e:	4a13      	ldr	r2, [pc, #76]	@ (80002ec <MX_I2C1_Init+0x54>)
 80002a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80002a2:	4b11      	ldr	r3, [pc, #68]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002a4:	4a12      	ldr	r2, [pc, #72]	@ (80002f0 <MX_I2C1_Init+0x58>)
 80002a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002a8:	4b0f      	ldr	r3, [pc, #60]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80002ae:	4b0e      	ldr	r3, [pc, #56]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80002ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002bc:	4b0a      	ldr	r3, [pc, #40]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002be:	2200      	movs	r2, #0
 80002c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80002c2:	4b09      	ldr	r3, [pc, #36]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002c8:	4b07      	ldr	r3, [pc, #28]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002ce:	4b06      	ldr	r3, [pc, #24]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002d4:	4804      	ldr	r0, [pc, #16]	@ (80002e8 <MX_I2C1_Init+0x50>)
 80002d6:	f001 fb99 	bl	8001a0c <HAL_I2C_Init>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80002e0:	f000 f8a0 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80002e4:	bf00      	nop
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20000080 	.word	0x20000080
 80002ec:	40005400 	.word	0x40005400
 80002f0:	000186a0 	.word	0x000186a0

080002f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002f8:	4b11      	ldr	r3, [pc, #68]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 80002fa:	4a12      	ldr	r2, [pc, #72]	@ (8000344 <MX_USART1_UART_Init+0x50>)
 80002fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002fe:	4b10      	ldr	r3, [pc, #64]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 8000300:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000304:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000306:	4b0e      	ldr	r3, [pc, #56]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800030c:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 800030e:	2200      	movs	r2, #0
 8000310:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000312:	4b0b      	ldr	r3, [pc, #44]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 8000314:	2200      	movs	r2, #0
 8000316:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000318:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 800031a:	220c      	movs	r2, #12
 800031c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800031e:	4b08      	ldr	r3, [pc, #32]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 8000320:	2200      	movs	r2, #0
 8000322:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000324:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 8000326:	2200      	movs	r2, #0
 8000328:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800032a:	4805      	ldr	r0, [pc, #20]	@ (8000340 <MX_USART1_UART_Init+0x4c>)
 800032c:	f002 fd48 	bl	8002dc0 <HAL_UART_Init>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000336:	f000 f875 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	200000d4 	.word	0x200000d4
 8000344:	40013800 	.word	0x40013800

08000348 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800034e:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <MX_DMA_Init+0x38>)
 8000350:	695b      	ldr	r3, [r3, #20]
 8000352:	4a0b      	ldr	r2, [pc, #44]	@ (8000380 <MX_DMA_Init+0x38>)
 8000354:	f043 0301 	orr.w	r3, r3, #1
 8000358:	6153      	str	r3, [r2, #20]
 800035a:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <MX_DMA_Init+0x38>)
 800035c:	695b      	ldr	r3, [r3, #20]
 800035e:	f003 0301 	and.w	r3, r3, #1
 8000362:	607b      	str	r3, [r7, #4]
 8000364:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000366:	2200      	movs	r2, #0
 8000368:	2100      	movs	r1, #0
 800036a:	200f      	movs	r0, #15
 800036c:	f001 f81b 	bl	80013a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000370:	200f      	movs	r0, #15
 8000372:	f001 f834 	bl	80013de <HAL_NVIC_EnableIRQ>

}
 8000376:	bf00      	nop
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000

08000384 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b088      	sub	sp, #32
 8000388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038a:	f107 0310 	add.w	r3, r7, #16
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	605a      	str	r2, [r3, #4]
 8000394:	609a      	str	r2, [r3, #8]
 8000396:	60da      	str	r2, [r3, #12]
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000398:	4b20      	ldr	r3, [pc, #128]	@ (800041c <MX_GPIO_Init+0x98>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	4a1f      	ldr	r2, [pc, #124]	@ (800041c <MX_GPIO_Init+0x98>)
 800039e:	f043 0320 	orr.w	r3, r3, #32
 80003a2:	6193      	str	r3, [r2, #24]
 80003a4:	4b1d      	ldr	r3, [pc, #116]	@ (800041c <MX_GPIO_Init+0x98>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	f003 0320 	and.w	r3, r3, #32
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b0:	4b1a      	ldr	r3, [pc, #104]	@ (800041c <MX_GPIO_Init+0x98>)
 80003b2:	699b      	ldr	r3, [r3, #24]
 80003b4:	4a19      	ldr	r2, [pc, #100]	@ (800041c <MX_GPIO_Init+0x98>)
 80003b6:	f043 0304 	orr.w	r3, r3, #4
 80003ba:	6193      	str	r3, [r2, #24]
 80003bc:	4b17      	ldr	r3, [pc, #92]	@ (800041c <MX_GPIO_Init+0x98>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	f003 0304 	and.w	r3, r3, #4
 80003c4:	60bb      	str	r3, [r7, #8]
 80003c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c8:	4b14      	ldr	r3, [pc, #80]	@ (800041c <MX_GPIO_Init+0x98>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a13      	ldr	r2, [pc, #76]	@ (800041c <MX_GPIO_Init+0x98>)
 80003ce:	f043 0308 	orr.w	r3, r3, #8
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b11      	ldr	r3, [pc, #68]	@ (800041c <MX_GPIO_Init+0x98>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0308 	and.w	r3, r3, #8
 80003dc:	607b      	str	r3, [r7, #4]
 80003de:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80003e0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80003e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003e6:	2300      	movs	r3, #0
 80003e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ea:	2301      	movs	r3, #1
 80003ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ee:	f107 0310 	add.w	r3, r7, #16
 80003f2:	4619      	mov	r1, r3
 80003f4:	480a      	ldr	r0, [pc, #40]	@ (8000420 <MX_GPIO_Init+0x9c>)
 80003f6:	f001 f96d 	bl	80016d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80003fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000400:	2301      	movs	r3, #1
 8000402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000404:	2302      	movs	r3, #2
 8000406:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000408:	f107 0310 	add.w	r3, r7, #16
 800040c:	4619      	mov	r1, r3
 800040e:	4804      	ldr	r0, [pc, #16]	@ (8000420 <MX_GPIO_Init+0x9c>)
 8000410:	f001 f960 	bl	80016d4 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000414:	bf00      	nop
 8000416:	3720      	adds	r7, #32
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	40021000 	.word	0x40021000
 8000420:	40010c00 	.word	0x40010c00

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
}
 800042a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042c:	bf00      	nop
 800042e:	e7fd      	b.n	800042c <Error_Handler+0x8>

08000430 <OLED_Init>:
#include "ssd1306.h"   // use an existing SSD1306 library
#include "fonts.h"

static I2C_HandleTypeDef *oled_i2c;

void OLED_Init(I2C_HandleTypeDef *hi2c) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8000438:	4a04      	ldr	r2, [pc, #16]	@ (800044c <OLED_Init+0x1c>)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	6013      	str	r3, [r2, #0]
    SSD1306_Init();
 800043e:	f000 fa53 	bl	80008e8 <SSD1306_Init>
}
 8000442:	bf00      	nop
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000160 	.word	0x20000160

08000450 <OLED_Clear>:

void OLED_Clear(void) {
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000454:	2000      	movs	r0, #0
 8000456:	f000 fb39 	bl	8000acc <SSD1306_Fill>
    SSD1306_UpdateScreen();
 800045a:	f000 fb09 	bl	8000a70 <SSD1306_UpdateScreen>
}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
	...

08000464 <OLED_Print>:

//Draw text into the buffer only (no immediate update)
void OLED_Print(uint8_t x, uint8_t y, const char *str) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	4603      	mov	r3, r0
 800046c:	603a      	str	r2, [r7, #0]
 800046e:	71fb      	strb	r3, [r7, #7]
 8000470:	460b      	mov	r3, r1
 8000472:	71bb      	strb	r3, [r7, #6]
	SSD1306_GotoXY(x, y);
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	b29b      	uxth	r3, r3
 8000478:	79ba      	ldrb	r2, [r7, #6]
 800047a:	b292      	uxth	r2, r2
 800047c:	4611      	mov	r1, r2
 800047e:	4618      	mov	r0, r3
 8000480:	f000 fb9a 	bl	8000bb8 <SSD1306_GotoXY>
	SSD1306_Puts((char*)str, &Font_7x10, SSD1306_COLOR_WHITE);
 8000484:	2201      	movs	r2, #1
 8000486:	4904      	ldr	r1, [pc, #16]	@ (8000498 <OLED_Print+0x34>)
 8000488:	6838      	ldr	r0, [r7, #0]
 800048a:	f000 fc29 	bl	8000ce0 <SSD1306_Puts>
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	20000004 	.word	0x20000004

0800049c <OLED_Update>:

// New: update onece after all drawing
void OLED_Update(void){
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 80004a0:	f000 fae6 	bl	8000a70 <SSD1306_UpdateScreen>
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}

080004a8 <OLED_ClearArea>:

// New: clear a small area (erase a line/field without clearing whole screen)
void OLED_ClearArea(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 80004a8:	b590      	push	{r4, r7, lr}
 80004aa:	b085      	sub	sp, #20
 80004ac:	af02      	add	r7, sp, #8
 80004ae:	4604      	mov	r4, r0
 80004b0:	4608      	mov	r0, r1
 80004b2:	4611      	mov	r1, r2
 80004b4:	461a      	mov	r2, r3
 80004b6:	4623      	mov	r3, r4
 80004b8:	71fb      	strb	r3, [r7, #7]
 80004ba:	4603      	mov	r3, r0
 80004bc:	71bb      	strb	r3, [r7, #6]
 80004be:	460b      	mov	r3, r1
 80004c0:	717b      	strb	r3, [r7, #5]
 80004c2:	4613      	mov	r3, r2
 80004c4:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_BLACK);
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	b298      	uxth	r0, r3
 80004ca:	79bb      	ldrb	r3, [r7, #6]
 80004cc:	b299      	uxth	r1, r3
 80004ce:	797b      	ldrb	r3, [r7, #5]
 80004d0:	b29a      	uxth	r2, r3
 80004d2:	793b      	ldrb	r3, [r7, #4]
 80004d4:	b29b      	uxth	r3, r3
 80004d6:	2400      	movs	r4, #0
 80004d8:	9400      	str	r4, [sp, #0]
 80004da:	f000 fd21 	bl	8000f20 <SSD1306_DrawFilledRectangle>
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd90      	pop	{r4, r7, pc}

080004e6 <OLED_Rectangle>:

void OLED_Rectangle(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 80004e6:	b590      	push	{r4, r7, lr}
 80004e8:	b085      	sub	sp, #20
 80004ea:	af02      	add	r7, sp, #8
 80004ec:	4604      	mov	r4, r0
 80004ee:	4608      	mov	r0, r1
 80004f0:	4611      	mov	r1, r2
 80004f2:	461a      	mov	r2, r3
 80004f4:	4623      	mov	r3, r4
 80004f6:	71fb      	strb	r3, [r7, #7]
 80004f8:	4603      	mov	r3, r0
 80004fa:	71bb      	strb	r3, [r7, #6]
 80004fc:	460b      	mov	r3, r1
 80004fe:	717b      	strb	r3, [r7, #5]
 8000500:	4613      	mov	r3, r2
 8000502:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_WHITE);
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	b298      	uxth	r0, r3
 8000508:	79bb      	ldrb	r3, [r7, #6]
 800050a:	b299      	uxth	r1, r3
 800050c:	797b      	ldrb	r3, [r7, #5]
 800050e:	b29a      	uxth	r2, r3
 8000510:	793b      	ldrb	r3, [r7, #4]
 8000512:	b29b      	uxth	r3, r3
 8000514:	2401      	movs	r4, #1
 8000516:	9400      	str	r4, [sp, #0]
 8000518:	f000 fd02 	bl	8000f20 <SSD1306_DrawFilledRectangle>
}
 800051c:	bf00      	nop
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	bd90      	pop	{r4, r7, pc}

08000524 <SIM800L_Init>:
#include <string.h>
#include <stdio.h>

static UART_HandleTypeDef *gsm_uart;

void SIM800L_Init(UART_HandleTypeDef *huart) {
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
    gsm_uart = huart;
 800052c:	4a03      	ldr	r2, [pc, #12]	@ (800053c <SIM800L_Init+0x18>)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	6013      	str	r3, [r2, #0]
}
 8000532:	bf00      	nop
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr
 800053c:	20000164 	.word	0x20000164

08000540 <send_cmd>:

static void send_cmd(const char *cmd, uint32_t delay) {
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(gsm_uart, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 800054a:	4b0a      	ldr	r3, [pc, #40]	@ (8000574 <send_cmd+0x34>)
 800054c:	681c      	ldr	r4, [r3, #0]
 800054e:	6878      	ldr	r0, [r7, #4]
 8000550:	f7ff fdfc 	bl	800014c <strlen>
 8000554:	4603      	mov	r3, r0
 8000556:	b29a      	uxth	r2, r3
 8000558:	f04f 33ff 	mov.w	r3, #4294967295
 800055c:	6879      	ldr	r1, [r7, #4]
 800055e:	4620      	mov	r0, r4
 8000560:	f002 fc7e 	bl	8002e60 <HAL_UART_Transmit>
    HAL_Delay(delay);
 8000564:	6838      	ldr	r0, [r7, #0]
 8000566:	f000 fe23 	bl	80011b0 <HAL_Delay>
}
 800056a:	bf00      	nop
 800056c:	370c      	adds	r7, #12
 800056e:	46bd      	mov	sp, r7
 8000570:	bd90      	pop	{r4, r7, pc}
 8000572:	bf00      	nop
 8000574:	20000164 	.word	0x20000164

08000578 <SIM800L_SendSMS>:

void SIM800L_SendSMS(const char *number, const char *message) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b094      	sub	sp, #80	@ 0x50
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	6039      	str	r1, [r7, #0]
    char buf[64];
    send_cmd("AT\r\n", 500);
 8000582:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000586:	4815      	ldr	r0, [pc, #84]	@ (80005dc <SIM800L_SendSMS+0x64>)
 8000588:	f7ff ffda 	bl	8000540 <send_cmd>
    send_cmd("AT+CMGF=1\r\n", 500); // text mode
 800058c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000590:	4813      	ldr	r0, [pc, #76]	@ (80005e0 <SIM800L_SendSMS+0x68>)
 8000592:	f7ff ffd5 	bl	8000540 <send_cmd>
    sprintf(buf, "AT+CMGS=\"%s\"\r\n", number);
 8000596:	f107 0310 	add.w	r3, r7, #16
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	4911      	ldr	r1, [pc, #68]	@ (80005e4 <SIM800L_SendSMS+0x6c>)
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 fe32 	bl	8003208 <siprintf>
    send_cmd(buf, 500);
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff ffc7 	bl	8000540 <send_cmd>
    send_cmd(message, 500);
 80005b2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005b6:	6838      	ldr	r0, [r7, #0]
 80005b8:	f7ff ffc2 	bl	8000540 <send_cmd>
    uint8_t ctrlZ = 26; // end of SMS
 80005bc:	231a      	movs	r3, #26
 80005be:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(gsm_uart, &ctrlZ, 1, HAL_MAX_DELAY);
 80005c0:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <SIM800L_SendSMS+0x70>)
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	f107 010f 	add.w	r1, r7, #15
 80005c8:	f04f 33ff 	mov.w	r3, #4294967295
 80005cc:	2201      	movs	r2, #1
 80005ce:	f002 fc47 	bl	8002e60 <HAL_UART_Transmit>
}
 80005d2:	bf00      	nop
 80005d4:	3750      	adds	r7, #80	@ 0x50
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	08003bd0 	.word	0x08003bd0
 80005e0:	08003bd8 	.word	0x08003bd8
 80005e4:	08003be4 	.word	0x08003be4
 80005e8:	20000164 	.word	0x20000164

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005f2:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <HAL_MspInit+0x5c>)
 80005f4:	699b      	ldr	r3, [r3, #24]
 80005f6:	4a14      	ldr	r2, [pc, #80]	@ (8000648 <HAL_MspInit+0x5c>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6193      	str	r3, [r2, #24]
 80005fe:	4b12      	ldr	r3, [pc, #72]	@ (8000648 <HAL_MspInit+0x5c>)
 8000600:	699b      	ldr	r3, [r3, #24]
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <HAL_MspInit+0x5c>)
 800060c:	69db      	ldr	r3, [r3, #28]
 800060e:	4a0e      	ldr	r2, [pc, #56]	@ (8000648 <HAL_MspInit+0x5c>)
 8000610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000614:	61d3      	str	r3, [r2, #28]
 8000616:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <HAL_MspInit+0x5c>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <HAL_MspInit+0x60>)
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	4a04      	ldr	r2, [pc, #16]	@ (800064c <HAL_MspInit+0x60>)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	40021000 	.word	0x40021000
 800064c:	40010000 	.word	0x40010000

08000650 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a15      	ldr	r2, [pc, #84]	@ (80006c0 <HAL_I2C_MspInit+0x70>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d123      	bne.n	80006b8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000670:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <HAL_I2C_MspInit+0x74>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a13      	ldr	r2, [pc, #76]	@ (80006c4 <HAL_I2C_MspInit+0x74>)
 8000676:	f043 0308 	orr.w	r3, r3, #8
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <HAL_I2C_MspInit+0x74>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f003 0308 	and.w	r3, r3, #8
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000688:	23c0      	movs	r3, #192	@ 0xc0
 800068a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800068c:	2312      	movs	r3, #18
 800068e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000690:	2303      	movs	r3, #3
 8000692:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000694:	f107 0310 	add.w	r3, r7, #16
 8000698:	4619      	mov	r1, r3
 800069a:	480b      	ldr	r0, [pc, #44]	@ (80006c8 <HAL_I2C_MspInit+0x78>)
 800069c:	f001 f81a 	bl	80016d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006a0:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <HAL_I2C_MspInit+0x74>)
 80006a2:	69db      	ldr	r3, [r3, #28]
 80006a4:	4a07      	ldr	r2, [pc, #28]	@ (80006c4 <HAL_I2C_MspInit+0x74>)
 80006a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006aa:	61d3      	str	r3, [r2, #28]
 80006ac:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <HAL_I2C_MspInit+0x74>)
 80006ae:	69db      	ldr	r3, [r3, #28]
 80006b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80006b8:	bf00      	nop
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40005400 	.word	0x40005400
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40010c00 	.word	0x40010c00

080006cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b088      	sub	sp, #32
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d4:	f107 0310 	add.w	r3, r7, #16
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a2f      	ldr	r2, [pc, #188]	@ (80007a4 <HAL_UART_MspInit+0xd8>)
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d157      	bne.n	800079c <HAL_UART_MspInit+0xd0>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006ec:	4b2e      	ldr	r3, [pc, #184]	@ (80007a8 <HAL_UART_MspInit+0xdc>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	4a2d      	ldr	r2, [pc, #180]	@ (80007a8 <HAL_UART_MspInit+0xdc>)
 80006f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f6:	6193      	str	r3, [r2, #24]
 80006f8:	4b2b      	ldr	r3, [pc, #172]	@ (80007a8 <HAL_UART_MspInit+0xdc>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000704:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <HAL_UART_MspInit+0xdc>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	4a27      	ldr	r2, [pc, #156]	@ (80007a8 <HAL_UART_MspInit+0xdc>)
 800070a:	f043 0304 	orr.w	r3, r3, #4
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b25      	ldr	r3, [pc, #148]	@ (80007a8 <HAL_UART_MspInit+0xdc>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f003 0304 	and.w	r3, r3, #4
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800071c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000720:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000722:	2302      	movs	r3, #2
 8000724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000726:	2303      	movs	r3, #3
 8000728:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800072a:	f107 0310 	add.w	r3, r7, #16
 800072e:	4619      	mov	r1, r3
 8000730:	481e      	ldr	r0, [pc, #120]	@ (80007ac <HAL_UART_MspInit+0xe0>)
 8000732:	f000 ffcf 	bl	80016d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800073a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000744:	f107 0310 	add.w	r3, r7, #16
 8000748:	4619      	mov	r1, r3
 800074a:	4818      	ldr	r0, [pc, #96]	@ (80007ac <HAL_UART_MspInit+0xe0>)
 800074c:	f000 ffc2 	bl	80016d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000750:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000752:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <HAL_UART_MspInit+0xe8>)
 8000754:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000756:	4b16      	ldr	r3, [pc, #88]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000758:	2200      	movs	r2, #0
 800075a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800075c:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000762:	4b13      	ldr	r3, [pc, #76]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000764:	2280      	movs	r2, #128	@ 0x80
 8000766:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000768:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800076e:	4b10      	ldr	r3, [pc, #64]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000776:	2220      	movs	r2, #32
 8000778:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800077a:	4b0d      	ldr	r3, [pc, #52]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 800077c:	2200      	movs	r2, #0
 800077e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000780:	480b      	ldr	r0, [pc, #44]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000782:	f000 fe47 	bl	8001414 <HAL_DMA_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800078c:	f7ff fe4a 	bl	8000424 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	4a07      	ldr	r2, [pc, #28]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000794:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000796:	4a06      	ldr	r2, [pc, #24]	@ (80007b0 <HAL_UART_MspInit+0xe4>)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800079c:	bf00      	nop
 800079e:	3720      	adds	r7, #32
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40013800 	.word	0x40013800
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40010800 	.word	0x40010800
 80007b0:	2000011c 	.word	0x2000011c
 80007b4:	40020058 	.word	0x40020058

080007b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <NMI_Handler+0x4>

080007c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <HardFault_Handler+0x4>

080007c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <MemManage_Handler+0x4>

080007d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <BusFault_Handler+0x4>

080007d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <UsageFault_Handler+0x4>

080007e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr

080007f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr

08000804 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000808:	f000 fcb6 	bl	8001178 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}

08000810 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000814:	4802      	ldr	r0, [pc, #8]	@ (8000820 <DMA1_Channel5_IRQHandler+0x10>)
 8000816:	f000 fe57 	bl	80014c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	2000011c 	.word	0x2000011c

08000824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800082c:	4a14      	ldr	r2, [pc, #80]	@ (8000880 <_sbrk+0x5c>)
 800082e:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <_sbrk+0x60>)
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000838:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <_sbrk+0x64>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d102      	bne.n	8000846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000840:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <_sbrk+0x64>)
 8000842:	4a12      	ldr	r2, [pc, #72]	@ (800088c <_sbrk+0x68>)
 8000844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000846:	4b10      	ldr	r3, [pc, #64]	@ (8000888 <_sbrk+0x64>)
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4413      	add	r3, r2
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	429a      	cmp	r2, r3
 8000852:	d207      	bcs.n	8000864 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000854:	f002 fd02 	bl	800325c <__errno>
 8000858:	4603      	mov	r3, r0
 800085a:	220c      	movs	r2, #12
 800085c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800085e:	f04f 33ff 	mov.w	r3, #4294967295
 8000862:	e009      	b.n	8000878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <_sbrk+0x64>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800086a:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <_sbrk+0x64>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4413      	add	r3, r2
 8000872:	4a05      	ldr	r2, [pc, #20]	@ (8000888 <_sbrk+0x64>)
 8000874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000876:	68fb      	ldr	r3, [r7, #12]
}
 8000878:	4618      	mov	r0, r3
 800087a:	3718      	adds	r7, #24
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	20005000 	.word	0x20005000
 8000884:	00000400 	.word	0x00000400
 8000888:	20000168 	.word	0x20000168
 800088c:	200006c0 	.word	0x200006c0

08000890 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800089c:	f7ff fff8 	bl	8000890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008a0:	480b      	ldr	r0, [pc, #44]	@ (80008d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008a2:	490c      	ldr	r1, [pc, #48]	@ (80008d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008a4:	4a0c      	ldr	r2, [pc, #48]	@ (80008d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a8:	e002      	b.n	80008b0 <LoopCopyDataInit>

080008aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ae:	3304      	adds	r3, #4

080008b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b4:	d3f9      	bcc.n	80008aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008b6:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008b8:	4c09      	ldr	r4, [pc, #36]	@ (80008e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008bc:	e001      	b.n	80008c2 <LoopFillZerobss>

080008be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008c0:	3204      	adds	r2, #4

080008c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c4:	d3fb      	bcc.n	80008be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008c6:	f002 fccf 	bl	8003268 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ca:	f7ff fc8d 	bl	80001e8 <main>
  bx lr
 80008ce:	4770      	bx	lr
  ldr r0, =_sdata
 80008d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80008d8:	080043e4 	.word	0x080043e4
  ldr r2, =_sbss
 80008dc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80008e0:	200006c0 	.word	0x200006c0

080008e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008e4:	e7fe      	b.n	80008e4 <ADC1_2_IRQHandler>
	...

080008e8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80008ee:	f000 fb65 	bl	8000fbc <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80008f2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80008f6:	2201      	movs	r2, #1
 80008f8:	2178      	movs	r1, #120	@ 0x78
 80008fa:	485b      	ldr	r0, [pc, #364]	@ (8000a68 <SSD1306_Init+0x180>)
 80008fc:	f001 fac8 	bl	8001e90 <HAL_I2C_IsDeviceReady>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000906:	2300      	movs	r3, #0
 8000908:	e0a9      	b.n	8000a5e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800090a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800090e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000910:	e002      	b.n	8000918 <SSD1306_Init+0x30>
		p--;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	3b01      	subs	r3, #1
 8000916:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d1f9      	bne.n	8000912 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800091e:	22ae      	movs	r2, #174	@ 0xae
 8000920:	2100      	movs	r1, #0
 8000922:	2078      	movs	r0, #120	@ 0x78
 8000924:	f000 fbc4 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000928:	2220      	movs	r2, #32
 800092a:	2100      	movs	r1, #0
 800092c:	2078      	movs	r0, #120	@ 0x78
 800092e:	f000 fbbf 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000932:	2210      	movs	r2, #16
 8000934:	2100      	movs	r1, #0
 8000936:	2078      	movs	r0, #120	@ 0x78
 8000938:	f000 fbba 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800093c:	22b0      	movs	r2, #176	@ 0xb0
 800093e:	2100      	movs	r1, #0
 8000940:	2078      	movs	r0, #120	@ 0x78
 8000942:	f000 fbb5 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000946:	22c8      	movs	r2, #200	@ 0xc8
 8000948:	2100      	movs	r1, #0
 800094a:	2078      	movs	r0, #120	@ 0x78
 800094c:	f000 fbb0 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	2078      	movs	r0, #120	@ 0x78
 8000956:	f000 fbab 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800095a:	2210      	movs	r2, #16
 800095c:	2100      	movs	r1, #0
 800095e:	2078      	movs	r0, #120	@ 0x78
 8000960:	f000 fba6 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000964:	2240      	movs	r2, #64	@ 0x40
 8000966:	2100      	movs	r1, #0
 8000968:	2078      	movs	r0, #120	@ 0x78
 800096a:	f000 fba1 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800096e:	2281      	movs	r2, #129	@ 0x81
 8000970:	2100      	movs	r1, #0
 8000972:	2078      	movs	r0, #120	@ 0x78
 8000974:	f000 fb9c 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000978:	22ff      	movs	r2, #255	@ 0xff
 800097a:	2100      	movs	r1, #0
 800097c:	2078      	movs	r0, #120	@ 0x78
 800097e:	f000 fb97 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000982:	22a1      	movs	r2, #161	@ 0xa1
 8000984:	2100      	movs	r1, #0
 8000986:	2078      	movs	r0, #120	@ 0x78
 8000988:	f000 fb92 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800098c:	22a6      	movs	r2, #166	@ 0xa6
 800098e:	2100      	movs	r1, #0
 8000990:	2078      	movs	r0, #120	@ 0x78
 8000992:	f000 fb8d 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000996:	22a8      	movs	r2, #168	@ 0xa8
 8000998:	2100      	movs	r1, #0
 800099a:	2078      	movs	r0, #120	@ 0x78
 800099c:	f000 fb88 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80009a0:	223f      	movs	r2, #63	@ 0x3f
 80009a2:	2100      	movs	r1, #0
 80009a4:	2078      	movs	r0, #120	@ 0x78
 80009a6:	f000 fb83 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80009aa:	22a4      	movs	r2, #164	@ 0xa4
 80009ac:	2100      	movs	r1, #0
 80009ae:	2078      	movs	r0, #120	@ 0x78
 80009b0:	f000 fb7e 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80009b4:	22d3      	movs	r2, #211	@ 0xd3
 80009b6:	2100      	movs	r1, #0
 80009b8:	2078      	movs	r0, #120	@ 0x78
 80009ba:	f000 fb79 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	2078      	movs	r0, #120	@ 0x78
 80009c4:	f000 fb74 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80009c8:	22d5      	movs	r2, #213	@ 0xd5
 80009ca:	2100      	movs	r1, #0
 80009cc:	2078      	movs	r0, #120	@ 0x78
 80009ce:	f000 fb6f 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80009d2:	22f0      	movs	r2, #240	@ 0xf0
 80009d4:	2100      	movs	r1, #0
 80009d6:	2078      	movs	r0, #120	@ 0x78
 80009d8:	f000 fb6a 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80009dc:	22d9      	movs	r2, #217	@ 0xd9
 80009de:	2100      	movs	r1, #0
 80009e0:	2078      	movs	r0, #120	@ 0x78
 80009e2:	f000 fb65 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80009e6:	2222      	movs	r2, #34	@ 0x22
 80009e8:	2100      	movs	r1, #0
 80009ea:	2078      	movs	r0, #120	@ 0x78
 80009ec:	f000 fb60 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80009f0:	22da      	movs	r2, #218	@ 0xda
 80009f2:	2100      	movs	r1, #0
 80009f4:	2078      	movs	r0, #120	@ 0x78
 80009f6:	f000 fb5b 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80009fa:	2212      	movs	r2, #18
 80009fc:	2100      	movs	r1, #0
 80009fe:	2078      	movs	r0, #120	@ 0x78
 8000a00:	f000 fb56 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000a04:	22db      	movs	r2, #219	@ 0xdb
 8000a06:	2100      	movs	r1, #0
 8000a08:	2078      	movs	r0, #120	@ 0x78
 8000a0a:	f000 fb51 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000a0e:	2220      	movs	r2, #32
 8000a10:	2100      	movs	r1, #0
 8000a12:	2078      	movs	r0, #120	@ 0x78
 8000a14:	f000 fb4c 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000a18:	228d      	movs	r2, #141	@ 0x8d
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2078      	movs	r0, #120	@ 0x78
 8000a1e:	f000 fb47 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000a22:	2214      	movs	r2, #20
 8000a24:	2100      	movs	r1, #0
 8000a26:	2078      	movs	r0, #120	@ 0x78
 8000a28:	f000 fb42 	bl	80010b0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000a2c:	22af      	movs	r2, #175	@ 0xaf
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2078      	movs	r0, #120	@ 0x78
 8000a32:	f000 fb3d 	bl	80010b0 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000a36:	222e      	movs	r2, #46	@ 0x2e
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2078      	movs	r0, #120	@ 0x78
 8000a3c:	f000 fb38 	bl	80010b0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f000 f843 	bl	8000acc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000a46:	f000 f813 	bl	8000a70 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <SSD1306_Init+0x184>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <SSD1306_Init+0x184>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000a56:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <SSD1306_Init+0x184>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000a5c:	2301      	movs	r3, #1
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000080 	.word	0x20000080
 8000a6c:	2000056c 	.word	0x2000056c

08000a70 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000a76:	2300      	movs	r3, #0
 8000a78:	71fb      	strb	r3, [r7, #7]
 8000a7a:	e01d      	b.n	8000ab8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	3b50      	subs	r3, #80	@ 0x50
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	461a      	mov	r2, r3
 8000a84:	2100      	movs	r1, #0
 8000a86:	2078      	movs	r0, #120	@ 0x78
 8000a88:	f000 fb12 	bl	80010b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2078      	movs	r0, #120	@ 0x78
 8000a92:	f000 fb0d 	bl	80010b0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000a96:	2210      	movs	r2, #16
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2078      	movs	r0, #120	@ 0x78
 8000a9c:	f000 fb08 	bl	80010b0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	01db      	lsls	r3, r3, #7
 8000aa4:	4a08      	ldr	r2, [pc, #32]	@ (8000ac8 <SSD1306_UpdateScreen+0x58>)
 8000aa6:	441a      	add	r2, r3
 8000aa8:	2380      	movs	r3, #128	@ 0x80
 8000aaa:	2140      	movs	r1, #64	@ 0x40
 8000aac:	2078      	movs	r0, #120	@ 0x78
 8000aae:	f000 fa99 	bl	8000fe4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	71fb      	strb	r3, [r7, #7]
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	2b07      	cmp	r3, #7
 8000abc:	d9de      	bls.n	8000a7c <SSD1306_UpdateScreen+0xc>
	}
}
 8000abe:	bf00      	nop
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	2000016c 	.word	0x2000016c

08000acc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d101      	bne.n	8000ae0 <SSD1306_Fill+0x14>
 8000adc:	2300      	movs	r3, #0
 8000ade:	e000      	b.n	8000ae2 <SSD1306_Fill+0x16>
 8000ae0:	23ff      	movs	r3, #255	@ 0xff
 8000ae2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4803      	ldr	r0, [pc, #12]	@ (8000af8 <SSD1306_Fill+0x2c>)
 8000aea:	f002 fbaf 	bl	800324c <memset>
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	2000016c 	.word	0x2000016c

08000afc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	80fb      	strh	r3, [r7, #6]
 8000b06:	460b      	mov	r3, r1
 8000b08:	80bb      	strh	r3, [r7, #4]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	70fb      	strb	r3, [r7, #3]
	if (
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b12:	d848      	bhi.n	8000ba6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000b14:	88bb      	ldrh	r3, [r7, #4]
 8000b16:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b18:	d845      	bhi.n	8000ba6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000b1a:	4b25      	ldr	r3, [pc, #148]	@ (8000bb0 <SSD1306_DrawPixel+0xb4>)
 8000b1c:	791b      	ldrb	r3, [r3, #4]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d006      	beq.n	8000b30 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000b22:	78fb      	ldrb	r3, [r7, #3]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bf0c      	ite	eq
 8000b28:	2301      	moveq	r3, #1
 8000b2a:	2300      	movne	r3, #0
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000b30:	78fb      	ldrb	r3, [r7, #3]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d11a      	bne.n	8000b6c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000b36:	88fa      	ldrh	r2, [r7, #6]
 8000b38:	88bb      	ldrh	r3, [r7, #4]
 8000b3a:	08db      	lsrs	r3, r3, #3
 8000b3c:	b298      	uxth	r0, r3
 8000b3e:	4603      	mov	r3, r0
 8000b40:	01db      	lsls	r3, r3, #7
 8000b42:	4413      	add	r3, r2
 8000b44:	4a1b      	ldr	r2, [pc, #108]	@ (8000bb4 <SSD1306_DrawPixel+0xb8>)
 8000b46:	5cd3      	ldrb	r3, [r2, r3]
 8000b48:	b25a      	sxtb	r2, r3
 8000b4a:	88bb      	ldrh	r3, [r7, #4]
 8000b4c:	f003 0307 	and.w	r3, r3, #7
 8000b50:	2101      	movs	r1, #1
 8000b52:	fa01 f303 	lsl.w	r3, r1, r3
 8000b56:	b25b      	sxtb	r3, r3
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	b259      	sxtb	r1, r3
 8000b5c:	88fa      	ldrh	r2, [r7, #6]
 8000b5e:	4603      	mov	r3, r0
 8000b60:	01db      	lsls	r3, r3, #7
 8000b62:	4413      	add	r3, r2
 8000b64:	b2c9      	uxtb	r1, r1
 8000b66:	4a13      	ldr	r2, [pc, #76]	@ (8000bb4 <SSD1306_DrawPixel+0xb8>)
 8000b68:	54d1      	strb	r1, [r2, r3]
 8000b6a:	e01d      	b.n	8000ba8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000b6c:	88fa      	ldrh	r2, [r7, #6]
 8000b6e:	88bb      	ldrh	r3, [r7, #4]
 8000b70:	08db      	lsrs	r3, r3, #3
 8000b72:	b298      	uxth	r0, r3
 8000b74:	4603      	mov	r3, r0
 8000b76:	01db      	lsls	r3, r3, #7
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb4 <SSD1306_DrawPixel+0xb8>)
 8000b7c:	5cd3      	ldrb	r3, [r2, r3]
 8000b7e:	b25a      	sxtb	r2, r3
 8000b80:	88bb      	ldrh	r3, [r7, #4]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	2101      	movs	r1, #1
 8000b88:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	43db      	mvns	r3, r3
 8000b90:	b25b      	sxtb	r3, r3
 8000b92:	4013      	ands	r3, r2
 8000b94:	b259      	sxtb	r1, r3
 8000b96:	88fa      	ldrh	r2, [r7, #6]
 8000b98:	4603      	mov	r3, r0
 8000b9a:	01db      	lsls	r3, r3, #7
 8000b9c:	4413      	add	r3, r2
 8000b9e:	b2c9      	uxtb	r1, r1
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <SSD1306_DrawPixel+0xb8>)
 8000ba2:	54d1      	strb	r1, [r2, r3]
 8000ba4:	e000      	b.n	8000ba8 <SSD1306_DrawPixel+0xac>
		return;
 8000ba6:	bf00      	nop
	}
}
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	2000056c 	.word	0x2000056c
 8000bb4:	2000016c 	.word	0x2000016c

08000bb8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	460a      	mov	r2, r1
 8000bc2:	80fb      	strh	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000bc8:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <SSD1306_GotoXY+0x28>)
 8000bca:	88fb      	ldrh	r3, [r7, #6]
 8000bcc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000bce:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <SSD1306_GotoXY+0x28>)
 8000bd0:	88bb      	ldrh	r3, [r7, #4]
 8000bd2:	8053      	strh	r3, [r2, #2]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bc80      	pop	{r7}
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	2000056c 	.word	0x2000056c

08000be4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	6039      	str	r1, [r7, #0]
 8000bee:	71fb      	strb	r3, [r7, #7]
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000bf4:	4b39      	ldr	r3, [pc, #228]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000bf6:	881b      	ldrh	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	4413      	add	r3, r2
	if (
 8000c00:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c02:	dc07      	bgt.n	8000c14 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000c04:	4b35      	ldr	r3, [pc, #212]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000c06:	885b      	ldrh	r3, [r3, #2]
 8000c08:	461a      	mov	r2, r3
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	785b      	ldrb	r3, [r3, #1]
 8000c0e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000c10:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c12:	dd01      	ble.n	8000c18 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	e05d      	b.n	8000cd4 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	e04b      	b.n	8000cb6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	685a      	ldr	r2, [r3, #4]
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	3b20      	subs	r3, #32
 8000c26:	6839      	ldr	r1, [r7, #0]
 8000c28:	7849      	ldrb	r1, [r1, #1]
 8000c2a:	fb01 f303 	mul.w	r3, r1, r3
 8000c2e:	4619      	mov	r1, r3
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	440b      	add	r3, r1
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	4413      	add	r3, r2
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	e030      	b.n	8000ca4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d010      	beq.n	8000c74 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000c52:	4b22      	ldr	r3, [pc, #136]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000c54:	881a      	ldrh	r2, [r3, #0]
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	4413      	add	r3, r2
 8000c5c:	b298      	uxth	r0, r3
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000c60:	885a      	ldrh	r2, [r3, #2]
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	4413      	add	r3, r2
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	79ba      	ldrb	r2, [r7, #6]
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	f7ff ff45 	bl	8000afc <SSD1306_DrawPixel>
 8000c72:	e014      	b.n	8000c9e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000c74:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000c76:	881a      	ldrh	r2, [r3, #0]
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	4413      	add	r3, r2
 8000c7e:	b298      	uxth	r0, r3
 8000c80:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000c82:	885a      	ldrh	r2, [r3, #2]
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	4413      	add	r3, r2
 8000c8a:	b299      	uxth	r1, r3
 8000c8c:	79bb      	ldrb	r3, [r7, #6]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	bf0c      	ite	eq
 8000c92:	2301      	moveq	r3, #1
 8000c94:	2300      	movne	r3, #0
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	461a      	mov	r2, r3
 8000c9a:	f7ff ff2f 	bl	8000afc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d3c8      	bcc.n	8000c42 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	785b      	ldrb	r3, [r3, #1]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d3ad      	bcc.n	8000c1e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	683a      	ldr	r2, [r7, #0]
 8000cc8:	7812      	ldrb	r2, [r2, #0]
 8000cca:	4413      	add	r3, r2
 8000ccc:	b29a      	uxth	r2, r3
 8000cce:	4b03      	ldr	r3, [pc, #12]	@ (8000cdc <SSD1306_Putc+0xf8>)
 8000cd0:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	2000056c 	.word	0x2000056c

08000ce0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	4613      	mov	r3, r2
 8000cec:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000cee:	e012      	b.n	8000d16 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	79fa      	ldrb	r2, [r7, #7]
 8000cf6:	68b9      	ldr	r1, [r7, #8]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff73 	bl	8000be4 <SSD1306_Putc>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	461a      	mov	r2, r3
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d002      	beq.n	8000d10 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	e008      	b.n	8000d22 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	3301      	adds	r3, #1
 8000d14:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d1e8      	bne.n	8000cf0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	781b      	ldrb	r3, [r3, #0]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3710      	adds	r7, #16
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8000d2a:	b590      	push	{r4, r7, lr}
 8000d2c:	b087      	sub	sp, #28
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4604      	mov	r4, r0
 8000d32:	4608      	mov	r0, r1
 8000d34:	4611      	mov	r1, r2
 8000d36:	461a      	mov	r2, r3
 8000d38:	4623      	mov	r3, r4
 8000d3a:	80fb      	strh	r3, [r7, #6]
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	80bb      	strh	r3, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	807b      	strh	r3, [r7, #2]
 8000d44:	4613      	mov	r3, r2
 8000d46:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8000d48:	88fb      	ldrh	r3, [r7, #6]
 8000d4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d4c:	d901      	bls.n	8000d52 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8000d4e:	237f      	movs	r3, #127	@ 0x7f
 8000d50:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8000d52:	887b      	ldrh	r3, [r7, #2]
 8000d54:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d56:	d901      	bls.n	8000d5c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8000d58:	237f      	movs	r3, #127	@ 0x7f
 8000d5a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8000d5c:	88bb      	ldrh	r3, [r7, #4]
 8000d5e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d60:	d901      	bls.n	8000d66 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8000d62:	233f      	movs	r3, #63	@ 0x3f
 8000d64:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8000d66:	883b      	ldrh	r3, [r7, #0]
 8000d68:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d6a:	d901      	bls.n	8000d70 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8000d6c:	233f      	movs	r3, #63	@ 0x3f
 8000d6e:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8000d70:	88fa      	ldrh	r2, [r7, #6]
 8000d72:	887b      	ldrh	r3, [r7, #2]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d205      	bcs.n	8000d84 <SSD1306_DrawLine+0x5a>
 8000d78:	887a      	ldrh	r2, [r7, #2]
 8000d7a:	88fb      	ldrh	r3, [r7, #6]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	b21b      	sxth	r3, r3
 8000d82:	e004      	b.n	8000d8e <SSD1306_DrawLine+0x64>
 8000d84:	88fa      	ldrh	r2, [r7, #6]
 8000d86:	887b      	ldrh	r3, [r7, #2]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	b21b      	sxth	r3, r3
 8000d8e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8000d90:	88ba      	ldrh	r2, [r7, #4]
 8000d92:	883b      	ldrh	r3, [r7, #0]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d205      	bcs.n	8000da4 <SSD1306_DrawLine+0x7a>
 8000d98:	883a      	ldrh	r2, [r7, #0]
 8000d9a:	88bb      	ldrh	r3, [r7, #4]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	b21b      	sxth	r3, r3
 8000da2:	e004      	b.n	8000dae <SSD1306_DrawLine+0x84>
 8000da4:	88ba      	ldrh	r2, [r7, #4]
 8000da6:	883b      	ldrh	r3, [r7, #0]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8000db0:	88fa      	ldrh	r2, [r7, #6]
 8000db2:	887b      	ldrh	r3, [r7, #2]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d201      	bcs.n	8000dbc <SSD1306_DrawLine+0x92>
 8000db8:	2301      	movs	r3, #1
 8000dba:	e001      	b.n	8000dc0 <SSD1306_DrawLine+0x96>
 8000dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc0:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8000dc2:	88ba      	ldrh	r2, [r7, #4]
 8000dc4:	883b      	ldrh	r3, [r7, #0]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d201      	bcs.n	8000dce <SSD1306_DrawLine+0xa4>
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e001      	b.n	8000dd2 <SSD1306_DrawLine+0xa8>
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd2:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8000dd4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000dd8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	dd06      	ble.n	8000dee <SSD1306_DrawLine+0xc4>
 8000de0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000de4:	0fda      	lsrs	r2, r3, #31
 8000de6:	4413      	add	r3, r2
 8000de8:	105b      	asrs	r3, r3, #1
 8000dea:	b21b      	sxth	r3, r3
 8000dec:	e006      	b.n	8000dfc <SSD1306_DrawLine+0xd2>
 8000dee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000df2:	0fda      	lsrs	r2, r3, #31
 8000df4:	4413      	add	r3, r2
 8000df6:	105b      	asrs	r3, r3, #1
 8000df8:	425b      	negs	r3, r3
 8000dfa:	b21b      	sxth	r3, r3
 8000dfc:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8000dfe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d129      	bne.n	8000e5a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8000e06:	883a      	ldrh	r2, [r7, #0]
 8000e08:	88bb      	ldrh	r3, [r7, #4]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d205      	bcs.n	8000e1a <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8000e0e:	883b      	ldrh	r3, [r7, #0]
 8000e10:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000e12:	88bb      	ldrh	r3, [r7, #4]
 8000e14:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000e16:	893b      	ldrh	r3, [r7, #8]
 8000e18:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8000e1a:	887a      	ldrh	r2, [r7, #2]
 8000e1c:	88fb      	ldrh	r3, [r7, #6]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d205      	bcs.n	8000e2e <SSD1306_DrawLine+0x104>
			tmp = x1;
 8000e22:	887b      	ldrh	r3, [r7, #2]
 8000e24:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000e2a:	893b      	ldrh	r3, [r7, #8]
 8000e2c:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8000e2e:	88bb      	ldrh	r3, [r7, #4]
 8000e30:	82bb      	strh	r3, [r7, #20]
 8000e32:	e00c      	b.n	8000e4e <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8000e34:	8ab9      	ldrh	r1, [r7, #20]
 8000e36:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fe5d 	bl	8000afc <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8000e42:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	3301      	adds	r3, #1
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	82bb      	strh	r3, [r7, #20]
 8000e4e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000e52:	883b      	ldrh	r3, [r7, #0]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	dded      	ble.n	8000e34 <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8000e58:	e05f      	b.n	8000f1a <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8000e5a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d129      	bne.n	8000eb6 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8000e62:	883a      	ldrh	r2, [r7, #0]
 8000e64:	88bb      	ldrh	r3, [r7, #4]
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d205      	bcs.n	8000e76 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8000e6a:	883b      	ldrh	r3, [r7, #0]
 8000e6c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000e6e:	88bb      	ldrh	r3, [r7, #4]
 8000e70:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000e72:	893b      	ldrh	r3, [r7, #8]
 8000e74:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8000e76:	887a      	ldrh	r2, [r7, #2]
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d205      	bcs.n	8000e8a <SSD1306_DrawLine+0x160>
			tmp = x1;
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000e86:	893b      	ldrh	r3, [r7, #8]
 8000e88:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8000e8a:	88fb      	ldrh	r3, [r7, #6]
 8000e8c:	82bb      	strh	r3, [r7, #20]
 8000e8e:	e00c      	b.n	8000eaa <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8000e90:	8abb      	ldrh	r3, [r7, #20]
 8000e92:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000e96:	88b9      	ldrh	r1, [r7, #4]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fe2f 	bl	8000afc <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8000e9e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	82bb      	strh	r3, [r7, #20]
 8000eaa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000eae:	887b      	ldrh	r3, [r7, #2]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dded      	ble.n	8000e90 <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 8000eb4:	e031      	b.n	8000f1a <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8000eb6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000eba:	88b9      	ldrh	r1, [r7, #4]
 8000ebc:	88fb      	ldrh	r3, [r7, #6]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff fe1c 	bl	8000afc <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8000ec4:	88fa      	ldrh	r2, [r7, #6]
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d103      	bne.n	8000ed4 <SSD1306_DrawLine+0x1aa>
 8000ecc:	88ba      	ldrh	r2, [r7, #4]
 8000ece:	883b      	ldrh	r3, [r7, #0]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d021      	beq.n	8000f18 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8000ed4:	8afb      	ldrh	r3, [r7, #22]
 8000ed6:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8000ed8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000edc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000ee0:	425b      	negs	r3, r3
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	dd08      	ble.n	8000ef8 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8000ee6:	8afa      	ldrh	r2, [r7, #22]
 8000ee8:	8a3b      	ldrh	r3, [r7, #16]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8000ef0:	89fa      	ldrh	r2, [r7, #14]
 8000ef2:	88fb      	ldrh	r3, [r7, #6]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8000ef8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000efc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dad8      	bge.n	8000eb6 <SSD1306_DrawLine+0x18c>
			err += dx;
 8000f04:	8afa      	ldrh	r2, [r7, #22]
 8000f06:	8a7b      	ldrh	r3, [r7, #18]
 8000f08:	4413      	add	r3, r2
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8000f0e:	89ba      	ldrh	r2, [r7, #12]
 8000f10:	88bb      	ldrh	r3, [r7, #4]
 8000f12:	4413      	add	r3, r2
 8000f14:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8000f16:	e7ce      	b.n	8000eb6 <SSD1306_DrawLine+0x18c>
			break;
 8000f18:	bf00      	nop
		}
	}
}
 8000f1a:	371c      	adds	r7, #28
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd90      	pop	{r4, r7, pc}

08000f20 <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8000f20:	b590      	push	{r4, r7, lr}
 8000f22:	b087      	sub	sp, #28
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	4604      	mov	r4, r0
 8000f28:	4608      	mov	r0, r1
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4623      	mov	r3, r4
 8000f30:	80fb      	strh	r3, [r7, #6]
 8000f32:	4603      	mov	r3, r0
 8000f34:	80bb      	strh	r3, [r7, #4]
 8000f36:	460b      	mov	r3, r1
 8000f38:	807b      	strh	r3, [r7, #2]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8000f3e:	88fb      	ldrh	r3, [r7, #6]
 8000f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f42:	d836      	bhi.n	8000fb2 <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 8000f44:	88bb      	ldrh	r3, [r7, #4]
 8000f46:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f48:	d833      	bhi.n	8000fb2 <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8000f4a:	88fa      	ldrh	r2, [r7, #6]
 8000f4c:	887b      	ldrh	r3, [r7, #2]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f52:	dd03      	ble.n	8000f5c <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8000f54:	88fb      	ldrh	r3, [r7, #6]
 8000f56:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000f5a:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8000f5c:	88ba      	ldrh	r2, [r7, #4]
 8000f5e:	883b      	ldrh	r3, [r7, #0]
 8000f60:	4413      	add	r3, r2
 8000f62:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f64:	dd03      	ble.n	8000f6e <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8000f66:	88bb      	ldrh	r3, [r7, #4]
 8000f68:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000f6c:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]
 8000f72:	e018      	b.n	8000fa6 <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	88bb      	ldrh	r3, [r7, #4]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	b299      	uxth	r1, r3
 8000f7e:	88fa      	ldrh	r2, [r7, #6]
 8000f80:	887b      	ldrh	r3, [r7, #2]
 8000f82:	4413      	add	r3, r2
 8000f84:	b29c      	uxth	r4, r3
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	88bb      	ldrh	r3, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	88f8      	ldrh	r0, [r7, #6]
 8000f92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	4622      	mov	r2, r4
 8000f9c:	f7ff fec5 	bl	8000d2a <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	73fb      	strb	r3, [r7, #15]
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	883a      	ldrh	r2, [r7, #0]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d2e1      	bcs.n	8000f74 <SSD1306_DrawFilledRectangle+0x54>
 8000fb0:	e000      	b.n	8000fb4 <SSD1306_DrawFilledRectangle+0x94>
		return;
 8000fb2:	bf00      	nop
	}
}
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd90      	pop	{r4, r7, pc}
	...

08000fbc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000fc2:	4b07      	ldr	r3, [pc, #28]	@ (8000fe0 <ssd1306_I2C_Init+0x24>)
 8000fc4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fc6:	e002      	b.n	8000fce <ssd1306_I2C_Init+0x12>
		p--;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1f9      	bne.n	8000fc8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000fd4:	bf00      	nop
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	0003d090 	.word	0x0003d090

08000fe4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b0c7      	sub	sp, #284	@ 0x11c
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	4604      	mov	r4, r0
 8000fec:	4608      	mov	r0, r1
 8000fee:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000ff2:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000ff6:	600a      	str	r2, [r1, #0]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ffe:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001002:	4622      	mov	r2, r4
 8001004:	701a      	strb	r2, [r3, #0]
 8001006:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800100a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800100e:	4602      	mov	r2, r0
 8001010:	701a      	strb	r2, [r3, #0]
 8001012:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001016:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800101a:	460a      	mov	r2, r1
 800101c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800101e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001022:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001026:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800102a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800102e:	7812      	ldrb	r2, [r2, #0]
 8001030:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001032:	2300      	movs	r3, #0
 8001034:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001038:	e015      	b.n	8001066 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800103a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800103e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001042:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001046:	6812      	ldr	r2, [r2, #0]
 8001048:	441a      	add	r2, r3
 800104a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800104e:	3301      	adds	r3, #1
 8001050:	7811      	ldrb	r1, [r2, #0]
 8001052:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001056:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800105a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 800105c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001060:	3301      	adds	r3, #1
 8001062:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001066:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800106a:	b29b      	uxth	r3, r3
 800106c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001070:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001074:	8812      	ldrh	r2, [r2, #0]
 8001076:	429a      	cmp	r2, r3
 8001078:	d8df      	bhi.n	800103a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800107a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800107e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	b299      	uxth	r1, r3
 8001086:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800108a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800108e:	881b      	ldrh	r3, [r3, #0]
 8001090:	3301      	adds	r3, #1
 8001092:	b29b      	uxth	r3, r3
 8001094:	f107 020c 	add.w	r2, r7, #12
 8001098:	200a      	movs	r0, #10
 800109a:	9000      	str	r0, [sp, #0]
 800109c:	4803      	ldr	r0, [pc, #12]	@ (80010ac <ssd1306_I2C_WriteMulti+0xc8>)
 800109e:	f000 fdf9 	bl	8001c94 <HAL_I2C_Master_Transmit>
}
 80010a2:	bf00      	nop
 80010a4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd90      	pop	{r4, r7, pc}
 80010ac:	20000080 	.word	0x20000080

080010b0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	460b      	mov	r3, r1
 80010bc:	71bb      	strb	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80010c6:	797b      	ldrb	r3, [r7, #5]
 80010c8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	b299      	uxth	r1, r3
 80010ce:	f107 020c 	add.w	r2, r7, #12
 80010d2:	230a      	movs	r3, #10
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	2302      	movs	r3, #2
 80010d8:	4803      	ldr	r0, [pc, #12]	@ (80010e8 <ssd1306_I2C_Write+0x38>)
 80010da:	f000 fddb 	bl	8001c94 <HAL_I2C_Master_Transmit>
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000080 	.word	0x20000080

080010ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f0:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <HAL_Init+0x28>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a07      	ldr	r2, [pc, #28]	@ (8001114 <HAL_Init+0x28>)
 80010f6:	f043 0310 	orr.w	r3, r3, #16
 80010fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010fc:	2003      	movs	r0, #3
 80010fe:	f000 f947 	bl	8001390 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001102:	200f      	movs	r0, #15
 8001104:	f000 f808 	bl	8001118 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001108:	f7ff fa70 	bl	80005ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40022000 	.word	0x40022000

08001118 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <HAL_InitTick+0x54>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <HAL_InitTick+0x58>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4619      	mov	r1, r3
 800112a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001132:	fbb2 f3f3 	udiv	r3, r2, r3
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f95f 	bl	80013fa <HAL_SYSTICK_Config>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e00e      	b.n	8001164 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b0f      	cmp	r3, #15
 800114a:	d80a      	bhi.n	8001162 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800114c:	2200      	movs	r2, #0
 800114e:	6879      	ldr	r1, [r7, #4]
 8001150:	f04f 30ff 	mov.w	r0, #4294967295
 8001154:	f000 f927 	bl	80013a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001158:	4a06      	ldr	r2, [pc, #24]	@ (8001174 <HAL_InitTick+0x5c>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	e000      	b.n	8001164 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
}
 8001164:	4618      	mov	r0, r3
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000000 	.word	0x20000000
 8001170:	20000010 	.word	0x20000010
 8001174:	2000000c 	.word	0x2000000c

08001178 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800117c:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <HAL_IncTick+0x1c>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	461a      	mov	r2, r3
 8001182:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <HAL_IncTick+0x20>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4413      	add	r3, r2
 8001188:	4a03      	ldr	r2, [pc, #12]	@ (8001198 <HAL_IncTick+0x20>)
 800118a:	6013      	str	r3, [r2, #0]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr
 8001194:	20000010 	.word	0x20000010
 8001198:	20000574 	.word	0x20000574

0800119c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  return uwTick;
 80011a0:	4b02      	ldr	r3, [pc, #8]	@ (80011ac <HAL_GetTick+0x10>)
 80011a2:	681b      	ldr	r3, [r3, #0]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	20000574 	.word	0x20000574

080011b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011b8:	f7ff fff0 	bl	800119c <HAL_GetTick>
 80011bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011c8:	d005      	beq.n	80011d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ca:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <HAL_Delay+0x44>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4413      	add	r3, r2
 80011d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011d6:	bf00      	nop
 80011d8:	f7ff ffe0 	bl	800119c <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d8f7      	bhi.n	80011d8 <HAL_Delay+0x28>
  {
  }
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000010 	.word	0x20000010

080011f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <__NVIC_SetPriorityGrouping+0x44>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800120e:	68ba      	ldr	r2, [r7, #8]
 8001210:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001214:	4013      	ands	r3, r2
 8001216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001220:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001224:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800122a:	4a04      	ldr	r2, [pc, #16]	@ (800123c <__NVIC_SetPriorityGrouping+0x44>)
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	60d3      	str	r3, [r2, #12]
}
 8001230:	bf00      	nop
 8001232:	3714      	adds	r7, #20
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001244:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <__NVIC_GetPriorityGrouping+0x18>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	0a1b      	lsrs	r3, r3, #8
 800124a:	f003 0307 	and.w	r3, r3, #7
}
 800124e:	4618      	mov	r0, r3
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	2b00      	cmp	r3, #0
 800126c:	db0b      	blt.n	8001286 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	f003 021f 	and.w	r2, r3, #31
 8001274:	4906      	ldr	r1, [pc, #24]	@ (8001290 <__NVIC_EnableIRQ+0x34>)
 8001276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127a:	095b      	lsrs	r3, r3, #5
 800127c:	2001      	movs	r0, #1
 800127e:	fa00 f202 	lsl.w	r2, r0, r2
 8001282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	e000e100 	.word	0xe000e100

08001294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	db0a      	blt.n	80012be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	490c      	ldr	r1, [pc, #48]	@ (80012e0 <__NVIC_SetPriority+0x4c>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	0112      	lsls	r2, r2, #4
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	440b      	add	r3, r1
 80012b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012bc:	e00a      	b.n	80012d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4908      	ldr	r1, [pc, #32]	@ (80012e4 <__NVIC_SetPriority+0x50>)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	3b04      	subs	r3, #4
 80012cc:	0112      	lsls	r2, r2, #4
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	440b      	add	r3, r1
 80012d2:	761a      	strb	r2, [r3, #24]
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000e100 	.word	0xe000e100
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b089      	sub	sp, #36	@ 0x24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2b04      	cmp	r3, #4
 8001304:	bf28      	it	cs
 8001306:	2304      	movcs	r3, #4
 8001308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3304      	adds	r3, #4
 800130e:	2b06      	cmp	r3, #6
 8001310:	d902      	bls.n	8001318 <NVIC_EncodePriority+0x30>
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3b03      	subs	r3, #3
 8001316:	e000      	b.n	800131a <NVIC_EncodePriority+0x32>
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	f04f 32ff 	mov.w	r2, #4294967295
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43da      	mvns	r2, r3
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	401a      	ands	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001330:	f04f 31ff 	mov.w	r1, #4294967295
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	43d9      	mvns	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001340:	4313      	orrs	r3, r2
         );
}
 8001342:	4618      	mov	r0, r3
 8001344:	3724      	adds	r7, #36	@ 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800135c:	d301      	bcc.n	8001362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800135e:	2301      	movs	r3, #1
 8001360:	e00f      	b.n	8001382 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001362:	4a0a      	ldr	r2, [pc, #40]	@ (800138c <SysTick_Config+0x40>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b01      	subs	r3, #1
 8001368:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136a:	210f      	movs	r1, #15
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f7ff ff90 	bl	8001294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001374:	4b05      	ldr	r3, [pc, #20]	@ (800138c <SysTick_Config+0x40>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137a:	4b04      	ldr	r3, [pc, #16]	@ (800138c <SysTick_Config+0x40>)
 800137c:	2207      	movs	r2, #7
 800137e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	e000e010 	.word	0xe000e010

08001390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff ff2d 	bl	80011f8 <__NVIC_SetPriorityGrouping>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
 80013b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013b8:	f7ff ff42 	bl	8001240 <__NVIC_GetPriorityGrouping>
 80013bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68b9      	ldr	r1, [r7, #8]
 80013c2:	6978      	ldr	r0, [r7, #20]
 80013c4:	f7ff ff90 	bl	80012e8 <NVIC_EncodePriority>
 80013c8:	4602      	mov	r2, r0
 80013ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ce:	4611      	mov	r1, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff5f 	bl	8001294 <__NVIC_SetPriority>
}
 80013d6:	bf00      	nop
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	4603      	mov	r3, r0
 80013e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff ff35 	bl	800125c <__NVIC_EnableIRQ>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff ffa2 	bl	800134c <SysTick_Config>
 8001408:	4603      	mov	r3, r0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e043      	b.n	80014b2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	461a      	mov	r2, r3
 8001430:	4b22      	ldr	r3, [pc, #136]	@ (80014bc <HAL_DMA_Init+0xa8>)
 8001432:	4413      	add	r3, r2
 8001434:	4a22      	ldr	r2, [pc, #136]	@ (80014c0 <HAL_DMA_Init+0xac>)
 8001436:	fba2 2303 	umull	r2, r3, r2, r3
 800143a:	091b      	lsrs	r3, r3, #4
 800143c:	009a      	lsls	r2, r3, #2
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a1f      	ldr	r2, [pc, #124]	@ (80014c4 <HAL_DMA_Init+0xb0>)
 8001446:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2202      	movs	r2, #2
 800144c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800145e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001462:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800146c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001478:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001484:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	4313      	orrs	r3, r2
 8001490:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	bffdfff8 	.word	0xbffdfff8
 80014c0:	cccccccd 	.word	0xcccccccd
 80014c4:	40020000 	.word	0x40020000

080014c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	2204      	movs	r2, #4
 80014e6:	409a      	lsls	r2, r3
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	4013      	ands	r3, r2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d04f      	beq.n	8001590 <HAL_DMA_IRQHandler+0xc8>
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d04a      	beq.n	8001590 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0320 	and.w	r3, r3, #32
 8001504:	2b00      	cmp	r3, #0
 8001506:	d107      	bne.n	8001518 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f022 0204 	bic.w	r2, r2, #4
 8001516:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a66      	ldr	r2, [pc, #408]	@ (80016b8 <HAL_DMA_IRQHandler+0x1f0>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d029      	beq.n	8001576 <HAL_DMA_IRQHandler+0xae>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a65      	ldr	r2, [pc, #404]	@ (80016bc <HAL_DMA_IRQHandler+0x1f4>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d022      	beq.n	8001572 <HAL_DMA_IRQHandler+0xaa>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a63      	ldr	r2, [pc, #396]	@ (80016c0 <HAL_DMA_IRQHandler+0x1f8>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d01a      	beq.n	800156c <HAL_DMA_IRQHandler+0xa4>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a62      	ldr	r2, [pc, #392]	@ (80016c4 <HAL_DMA_IRQHandler+0x1fc>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d012      	beq.n	8001566 <HAL_DMA_IRQHandler+0x9e>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a60      	ldr	r2, [pc, #384]	@ (80016c8 <HAL_DMA_IRQHandler+0x200>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d00a      	beq.n	8001560 <HAL_DMA_IRQHandler+0x98>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a5f      	ldr	r2, [pc, #380]	@ (80016cc <HAL_DMA_IRQHandler+0x204>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d102      	bne.n	800155a <HAL_DMA_IRQHandler+0x92>
 8001554:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001558:	e00e      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 800155a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800155e:	e00b      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001560:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001564:	e008      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001566:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800156a:	e005      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 800156c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001570:	e002      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001572:	2340      	movs	r3, #64	@ 0x40
 8001574:	e000      	b.n	8001578 <HAL_DMA_IRQHandler+0xb0>
 8001576:	2304      	movs	r3, #4
 8001578:	4a55      	ldr	r2, [pc, #340]	@ (80016d0 <HAL_DMA_IRQHandler+0x208>)
 800157a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 8094 	beq.w	80016ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800158e:	e08e      	b.n	80016ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	2202      	movs	r2, #2
 8001596:	409a      	lsls	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4013      	ands	r3, r2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d056      	beq.n	800164e <HAL_DMA_IRQHandler+0x186>
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d051      	beq.n	800164e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0320 	and.w	r3, r3, #32
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d10b      	bne.n	80015d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 020a 	bic.w	r2, r2, #10
 80015c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a38      	ldr	r2, [pc, #224]	@ (80016b8 <HAL_DMA_IRQHandler+0x1f0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d029      	beq.n	800162e <HAL_DMA_IRQHandler+0x166>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a37      	ldr	r2, [pc, #220]	@ (80016bc <HAL_DMA_IRQHandler+0x1f4>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d022      	beq.n	800162a <HAL_DMA_IRQHandler+0x162>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a35      	ldr	r2, [pc, #212]	@ (80016c0 <HAL_DMA_IRQHandler+0x1f8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d01a      	beq.n	8001624 <HAL_DMA_IRQHandler+0x15c>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a34      	ldr	r2, [pc, #208]	@ (80016c4 <HAL_DMA_IRQHandler+0x1fc>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d012      	beq.n	800161e <HAL_DMA_IRQHandler+0x156>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a32      	ldr	r2, [pc, #200]	@ (80016c8 <HAL_DMA_IRQHandler+0x200>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00a      	beq.n	8001618 <HAL_DMA_IRQHandler+0x150>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a31      	ldr	r2, [pc, #196]	@ (80016cc <HAL_DMA_IRQHandler+0x204>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d102      	bne.n	8001612 <HAL_DMA_IRQHandler+0x14a>
 800160c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001610:	e00e      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 8001612:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001616:	e00b      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 8001618:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800161c:	e008      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 800161e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001622:	e005      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 8001624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001628:	e002      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 800162a:	2320      	movs	r3, #32
 800162c:	e000      	b.n	8001630 <HAL_DMA_IRQHandler+0x168>
 800162e:	2302      	movs	r3, #2
 8001630:	4a27      	ldr	r2, [pc, #156]	@ (80016d0 <HAL_DMA_IRQHandler+0x208>)
 8001632:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001640:	2b00      	cmp	r3, #0
 8001642:	d034      	beq.n	80016ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800164c:	e02f      	b.n	80016ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	2208      	movs	r2, #8
 8001654:	409a      	lsls	r2, r3
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4013      	ands	r3, r2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d028      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x1e8>
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	2b00      	cmp	r3, #0
 8001666:	d023      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 020e 	bic.w	r2, r2, #14
 8001676:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001680:	2101      	movs	r1, #1
 8001682:	fa01 f202 	lsl.w	r2, r1, r2
 8001686:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d004      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	4798      	blx	r3
    }
  }
  return;
 80016ae:	bf00      	nop
 80016b0:	bf00      	nop
}
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40020008 	.word	0x40020008
 80016bc:	4002001c 	.word	0x4002001c
 80016c0:	40020030 	.word	0x40020030
 80016c4:	40020044 	.word	0x40020044
 80016c8:	40020058 	.word	0x40020058
 80016cc:	4002006c 	.word	0x4002006c
 80016d0:	40020000 	.word	0x40020000

080016d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b08b      	sub	sp, #44	@ 0x2c
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016e6:	e169      	b.n	80019bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016e8:	2201      	movs	r2, #1
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	429a      	cmp	r2, r3
 8001702:	f040 8158 	bne.w	80019b6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4a9a      	ldr	r2, [pc, #616]	@ (8001974 <HAL_GPIO_Init+0x2a0>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d05e      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001710:	4a98      	ldr	r2, [pc, #608]	@ (8001974 <HAL_GPIO_Init+0x2a0>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d875      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 8001716:	4a98      	ldr	r2, [pc, #608]	@ (8001978 <HAL_GPIO_Init+0x2a4>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d058      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 800171c:	4a96      	ldr	r2, [pc, #600]	@ (8001978 <HAL_GPIO_Init+0x2a4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d86f      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 8001722:	4a96      	ldr	r2, [pc, #600]	@ (800197c <HAL_GPIO_Init+0x2a8>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d052      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001728:	4a94      	ldr	r2, [pc, #592]	@ (800197c <HAL_GPIO_Init+0x2a8>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d869      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 800172e:	4a94      	ldr	r2, [pc, #592]	@ (8001980 <HAL_GPIO_Init+0x2ac>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d04c      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001734:	4a92      	ldr	r2, [pc, #584]	@ (8001980 <HAL_GPIO_Init+0x2ac>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d863      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 800173a:	4a92      	ldr	r2, [pc, #584]	@ (8001984 <HAL_GPIO_Init+0x2b0>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d046      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
 8001740:	4a90      	ldr	r2, [pc, #576]	@ (8001984 <HAL_GPIO_Init+0x2b0>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d85d      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 8001746:	2b12      	cmp	r3, #18
 8001748:	d82a      	bhi.n	80017a0 <HAL_GPIO_Init+0xcc>
 800174a:	2b12      	cmp	r3, #18
 800174c:	d859      	bhi.n	8001802 <HAL_GPIO_Init+0x12e>
 800174e:	a201      	add	r2, pc, #4	@ (adr r2, 8001754 <HAL_GPIO_Init+0x80>)
 8001750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001754:	080017cf 	.word	0x080017cf
 8001758:	080017a9 	.word	0x080017a9
 800175c:	080017bb 	.word	0x080017bb
 8001760:	080017fd 	.word	0x080017fd
 8001764:	08001803 	.word	0x08001803
 8001768:	08001803 	.word	0x08001803
 800176c:	08001803 	.word	0x08001803
 8001770:	08001803 	.word	0x08001803
 8001774:	08001803 	.word	0x08001803
 8001778:	08001803 	.word	0x08001803
 800177c:	08001803 	.word	0x08001803
 8001780:	08001803 	.word	0x08001803
 8001784:	08001803 	.word	0x08001803
 8001788:	08001803 	.word	0x08001803
 800178c:	08001803 	.word	0x08001803
 8001790:	08001803 	.word	0x08001803
 8001794:	08001803 	.word	0x08001803
 8001798:	080017b1 	.word	0x080017b1
 800179c:	080017c5 	.word	0x080017c5
 80017a0:	4a79      	ldr	r2, [pc, #484]	@ (8001988 <HAL_GPIO_Init+0x2b4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d013      	beq.n	80017ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017a6:	e02c      	b.n	8001802 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	623b      	str	r3, [r7, #32]
          break;
 80017ae:	e029      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	3304      	adds	r3, #4
 80017b6:	623b      	str	r3, [r7, #32]
          break;
 80017b8:	e024      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	3308      	adds	r3, #8
 80017c0:	623b      	str	r3, [r7, #32]
          break;
 80017c2:	e01f      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	330c      	adds	r3, #12
 80017ca:	623b      	str	r3, [r7, #32]
          break;
 80017cc:	e01a      	b.n	8001804 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d102      	bne.n	80017dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017d6:	2304      	movs	r3, #4
 80017d8:	623b      	str	r3, [r7, #32]
          break;
 80017da:	e013      	b.n	8001804 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d105      	bne.n	80017f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017e4:	2308      	movs	r3, #8
 80017e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	611a      	str	r2, [r3, #16]
          break;
 80017ee:	e009      	b.n	8001804 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017f0:	2308      	movs	r3, #8
 80017f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69fa      	ldr	r2, [r7, #28]
 80017f8:	615a      	str	r2, [r3, #20]
          break;
 80017fa:	e003      	b.n	8001804 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017fc:	2300      	movs	r3, #0
 80017fe:	623b      	str	r3, [r7, #32]
          break;
 8001800:	e000      	b.n	8001804 <HAL_GPIO_Init+0x130>
          break;
 8001802:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	2bff      	cmp	r3, #255	@ 0xff
 8001808:	d801      	bhi.n	800180e <HAL_GPIO_Init+0x13a>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	e001      	b.n	8001812 <HAL_GPIO_Init+0x13e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3304      	adds	r3, #4
 8001812:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	2bff      	cmp	r3, #255	@ 0xff
 8001818:	d802      	bhi.n	8001820 <HAL_GPIO_Init+0x14c>
 800181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	e002      	b.n	8001826 <HAL_GPIO_Init+0x152>
 8001820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001822:	3b08      	subs	r3, #8
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	210f      	movs	r1, #15
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	401a      	ands	r2, r3
 8001838:	6a39      	ldr	r1, [r7, #32]
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	fa01 f303 	lsl.w	r3, r1, r3
 8001840:	431a      	orrs	r2, r3
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800184e:	2b00      	cmp	r3, #0
 8001850:	f000 80b1 	beq.w	80019b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001854:	4b4d      	ldr	r3, [pc, #308]	@ (800198c <HAL_GPIO_Init+0x2b8>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	4a4c      	ldr	r2, [pc, #304]	@ (800198c <HAL_GPIO_Init+0x2b8>)
 800185a:	f043 0301 	orr.w	r3, r3, #1
 800185e:	6193      	str	r3, [r2, #24]
 8001860:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_GPIO_Init+0x2b8>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800186c:	4a48      	ldr	r2, [pc, #288]	@ (8001990 <HAL_GPIO_Init+0x2bc>)
 800186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001870:	089b      	lsrs	r3, r3, #2
 8001872:	3302      	adds	r3, #2
 8001874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001878:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187c:	f003 0303 	and.w	r3, r3, #3
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	220f      	movs	r2, #15
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	4013      	ands	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a40      	ldr	r2, [pc, #256]	@ (8001994 <HAL_GPIO_Init+0x2c0>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d013      	beq.n	80018c0 <HAL_GPIO_Init+0x1ec>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a3f      	ldr	r2, [pc, #252]	@ (8001998 <HAL_GPIO_Init+0x2c4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d00d      	beq.n	80018bc <HAL_GPIO_Init+0x1e8>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a3e      	ldr	r2, [pc, #248]	@ (800199c <HAL_GPIO_Init+0x2c8>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d007      	beq.n	80018b8 <HAL_GPIO_Init+0x1e4>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a3d      	ldr	r2, [pc, #244]	@ (80019a0 <HAL_GPIO_Init+0x2cc>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d101      	bne.n	80018b4 <HAL_GPIO_Init+0x1e0>
 80018b0:	2303      	movs	r3, #3
 80018b2:	e006      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018b4:	2304      	movs	r3, #4
 80018b6:	e004      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018b8:	2302      	movs	r3, #2
 80018ba:	e002      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018bc:	2301      	movs	r3, #1
 80018be:	e000      	b.n	80018c2 <HAL_GPIO_Init+0x1ee>
 80018c0:	2300      	movs	r3, #0
 80018c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c4:	f002 0203 	and.w	r2, r2, #3
 80018c8:	0092      	lsls	r2, r2, #2
 80018ca:	4093      	lsls	r3, r2
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018d2:	492f      	ldr	r1, [pc, #188]	@ (8001990 <HAL_GPIO_Init+0x2bc>)
 80018d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d6:	089b      	lsrs	r3, r3, #2
 80018d8:	3302      	adds	r3, #2
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018ec:	4b2d      	ldr	r3, [pc, #180]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	492c      	ldr	r1, [pc, #176]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	608b      	str	r3, [r1, #8]
 80018f8:	e006      	b.n	8001908 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018fa:	4b2a      	ldr	r3, [pc, #168]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	43db      	mvns	r3, r3
 8001902:	4928      	ldr	r1, [pc, #160]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001904:	4013      	ands	r3, r2
 8001906:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d006      	beq.n	8001922 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001914:	4b23      	ldr	r3, [pc, #140]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	4922      	ldr	r1, [pc, #136]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	4313      	orrs	r3, r2
 800191e:	60cb      	str	r3, [r1, #12]
 8001920:	e006      	b.n	8001930 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001922:	4b20      	ldr	r3, [pc, #128]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001924:	68da      	ldr	r2, [r3, #12]
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	43db      	mvns	r3, r3
 800192a:	491e      	ldr	r1, [pc, #120]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800192c:	4013      	ands	r3, r2
 800192e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d006      	beq.n	800194a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800193c:	4b19      	ldr	r3, [pc, #100]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	4918      	ldr	r1, [pc, #96]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	604b      	str	r3, [r1, #4]
 8001948:	e006      	b.n	8001958 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800194a:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	43db      	mvns	r3, r3
 8001952:	4914      	ldr	r1, [pc, #80]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001954:	4013      	ands	r3, r2
 8001956:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d021      	beq.n	80019a8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001964:	4b0f      	ldr	r3, [pc, #60]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	490e      	ldr	r1, [pc, #56]	@ (80019a4 <HAL_GPIO_Init+0x2d0>)
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	600b      	str	r3, [r1, #0]
 8001970:	e021      	b.n	80019b6 <HAL_GPIO_Init+0x2e2>
 8001972:	bf00      	nop
 8001974:	10320000 	.word	0x10320000
 8001978:	10310000 	.word	0x10310000
 800197c:	10220000 	.word	0x10220000
 8001980:	10210000 	.word	0x10210000
 8001984:	10120000 	.word	0x10120000
 8001988:	10110000 	.word	0x10110000
 800198c:	40021000 	.word	0x40021000
 8001990:	40010000 	.word	0x40010000
 8001994:	40010800 	.word	0x40010800
 8001998:	40010c00 	.word	0x40010c00
 800199c:	40011000 	.word	0x40011000
 80019a0:	40011400 	.word	0x40011400
 80019a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_GPIO_Init+0x304>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	4909      	ldr	r1, [pc, #36]	@ (80019d8 <HAL_GPIO_Init+0x304>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b8:	3301      	adds	r3, #1
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	fa22 f303 	lsr.w	r3, r2, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f47f ae8e 	bne.w	80016e8 <HAL_GPIO_Init+0x14>
  }
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	372c      	adds	r7, #44	@ 0x2c
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	40010400 	.word	0x40010400

080019dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	887b      	ldrh	r3, [r7, #2]
 80019ee:	4013      	ands	r3, r2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019f4:	2301      	movs	r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
 80019f8:	e001      	b.n	80019fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
	...

08001a0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e12b      	b.n	8001c76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d106      	bne.n	8001a38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7fe fe0c 	bl	8000650 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2224      	movs	r2, #36	@ 0x24
 8001a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0201 	bic.w	r2, r2, #1
 8001a4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a70:	f001 f960 	bl	8002d34 <HAL_RCC_GetPCLK1Freq>
 8001a74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	4a81      	ldr	r2, [pc, #516]	@ (8001c80 <HAL_I2C_Init+0x274>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d807      	bhi.n	8001a90 <HAL_I2C_Init+0x84>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4a80      	ldr	r2, [pc, #512]	@ (8001c84 <HAL_I2C_Init+0x278>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	bf94      	ite	ls
 8001a88:	2301      	movls	r3, #1
 8001a8a:	2300      	movhi	r3, #0
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	e006      	b.n	8001a9e <HAL_I2C_Init+0x92>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4a7d      	ldr	r2, [pc, #500]	@ (8001c88 <HAL_I2C_Init+0x27c>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	bf94      	ite	ls
 8001a98:	2301      	movls	r3, #1
 8001a9a:	2300      	movhi	r3, #0
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e0e7      	b.n	8001c76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4a78      	ldr	r2, [pc, #480]	@ (8001c8c <HAL_I2C_Init+0x280>)
 8001aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001aae:	0c9b      	lsrs	r3, r3, #18
 8001ab0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68ba      	ldr	r2, [r7, #8]
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	4a6a      	ldr	r2, [pc, #424]	@ (8001c80 <HAL_I2C_Init+0x274>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d802      	bhi.n	8001ae0 <HAL_I2C_Init+0xd4>
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	3301      	adds	r3, #1
 8001ade:	e009      	b.n	8001af4 <HAL_I2C_Init+0xe8>
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ae6:	fb02 f303 	mul.w	r3, r2, r3
 8001aea:	4a69      	ldr	r2, [pc, #420]	@ (8001c90 <HAL_I2C_Init+0x284>)
 8001aec:	fba2 2303 	umull	r2, r3, r2, r3
 8001af0:	099b      	lsrs	r3, r3, #6
 8001af2:	3301      	adds	r3, #1
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	430b      	orrs	r3, r1
 8001afa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	495c      	ldr	r1, [pc, #368]	@ (8001c80 <HAL_I2C_Init+0x274>)
 8001b10:	428b      	cmp	r3, r1
 8001b12:	d819      	bhi.n	8001b48 <HAL_I2C_Init+0x13c>
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	1e59      	subs	r1, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b22:	1c59      	adds	r1, r3, #1
 8001b24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b28:	400b      	ands	r3, r1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00a      	beq.n	8001b44 <HAL_I2C_Init+0x138>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	1e59      	subs	r1, r3, #1
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b42:	e051      	b.n	8001be8 <HAL_I2C_Init+0x1dc>
 8001b44:	2304      	movs	r3, #4
 8001b46:	e04f      	b.n	8001be8 <HAL_I2C_Init+0x1dc>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d111      	bne.n	8001b74 <HAL_I2C_Init+0x168>
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	1e58      	subs	r0, r3, #1
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6859      	ldr	r1, [r3, #4]
 8001b58:	460b      	mov	r3, r1
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	440b      	add	r3, r1
 8001b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b62:	3301      	adds	r3, #1
 8001b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	bf0c      	ite	eq
 8001b6c:	2301      	moveq	r3, #1
 8001b6e:	2300      	movne	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	e012      	b.n	8001b9a <HAL_I2C_Init+0x18e>
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	1e58      	subs	r0, r3, #1
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6859      	ldr	r1, [r3, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	440b      	add	r3, r1
 8001b82:	0099      	lsls	r1, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	bf0c      	ite	eq
 8001b94:	2301      	moveq	r3, #1
 8001b96:	2300      	movne	r3, #0
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_I2C_Init+0x196>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e022      	b.n	8001be8 <HAL_I2C_Init+0x1dc>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10e      	bne.n	8001bc8 <HAL_I2C_Init+0x1bc>
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	1e58      	subs	r0, r3, #1
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6859      	ldr	r1, [r3, #4]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	440b      	add	r3, r1
 8001bb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bc6:	e00f      	b.n	8001be8 <HAL_I2C_Init+0x1dc>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	1e58      	subs	r0, r3, #1
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6859      	ldr	r1, [r3, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	440b      	add	r3, r1
 8001bd6:	0099      	lsls	r1, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bde:	3301      	adds	r3, #1
 8001be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	6809      	ldr	r1, [r1, #0]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69da      	ldr	r2, [r3, #28]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	431a      	orrs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6911      	ldr	r1, [r2, #16]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	68d2      	ldr	r2, [r2, #12]
 8001c22:	4311      	orrs	r1, r2
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	430b      	orrs	r3, r1
 8001c2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695a      	ldr	r2, [r3, #20]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0201 	orr.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2220      	movs	r2, #32
 8001c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	000186a0 	.word	0x000186a0
 8001c84:	001e847f 	.word	0x001e847f
 8001c88:	003d08ff 	.word	0x003d08ff
 8001c8c:	431bde83 	.word	0x431bde83
 8001c90:	10624dd3 	.word	0x10624dd3

08001c94 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af02      	add	r7, sp, #8
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	817b      	strh	r3, [r7, #10]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff fa78 	bl	800119c <HAL_GetTick>
 8001cac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b20      	cmp	r3, #32
 8001cb8:	f040 80e0 	bne.w	8001e7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	2319      	movs	r3, #25
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	4970      	ldr	r1, [pc, #448]	@ (8001e88 <HAL_I2C_Master_Transmit+0x1f4>)
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	f000 fa92 	bl	80021f0 <I2C_WaitOnFlagUntilTimeout>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	e0d3      	b.n	8001e7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d101      	bne.n	8001ce4 <HAL_I2C_Master_Transmit+0x50>
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	e0cc      	b.n	8001e7e <HAL_I2C_Master_Transmit+0x1ea>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d007      	beq.n	8001d0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f042 0201 	orr.w	r2, r2, #1
 8001d08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2221      	movs	r2, #33	@ 0x21
 8001d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2210      	movs	r2, #16
 8001d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	893a      	ldrh	r2, [r7, #8]
 8001d3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4a50      	ldr	r2, [pc, #320]	@ (8001e8c <HAL_I2C_Master_Transmit+0x1f8>)
 8001d4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d4c:	8979      	ldrh	r1, [r7, #10]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	6a3a      	ldr	r2, [r7, #32]
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	f000 f9ca 	bl	80020ec <I2C_MasterRequestWrite>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e08d      	b.n	8001e7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	695b      	ldr	r3, [r3, #20]
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001d78:	e066      	b.n	8001e48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	6a39      	ldr	r1, [r7, #32]
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 fb50 	bl	8002424 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00d      	beq.n	8001da6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d107      	bne.n	8001da2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001da0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e06b      	b.n	8001e7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001daa:	781a      	ldrb	r2, [r3, #0]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d11b      	bne.n	8001e1c <HAL_I2C_Master_Transmit+0x188>
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d017      	beq.n	8001e1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df0:	781a      	ldrb	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e14:	3b01      	subs	r3, #1
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	6a39      	ldr	r1, [r7, #32]
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f000 fb47 	bl	80024b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00d      	beq.n	8001e48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d107      	bne.n	8001e44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e01a      	b.n	8001e7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d194      	bne.n	8001d7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2220      	movs	r2, #32
 8001e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	e000      	b.n	8001e7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001e7c:	2302      	movs	r3, #2
  }
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3718      	adds	r7, #24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	00100002 	.word	0x00100002
 8001e8c:	ffff0000 	.word	0xffff0000

08001e90 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af02      	add	r7, sp, #8
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001ea0:	f7ff f97c 	bl	800119c <HAL_GetTick>
 8001ea4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b20      	cmp	r3, #32
 8001eb4:	f040 8111 	bne.w	80020da <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2319      	movs	r3, #25
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	4988      	ldr	r1, [pc, #544]	@ (80020e4 <HAL_I2C_IsDeviceReady+0x254>)
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f000 f994 	bl	80021f0 <I2C_WaitOnFlagUntilTimeout>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e104      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_I2C_IsDeviceReady+0x50>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e0fd      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d007      	beq.n	8001f06 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0201 	orr.w	r2, r2, #1
 8001f04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2224      	movs	r2, #36	@ 0x24
 8001f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4a70      	ldr	r2, [pc, #448]	@ (80020e8 <HAL_I2C_IsDeviceReady+0x258>)
 8001f28:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f38:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f000 f952 	bl	80021f0 <I2C_WaitOnFlagUntilTimeout>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00d      	beq.n	8001f6e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f60:	d103      	bne.n	8001f6a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f68:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e0b6      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f6e:	897b      	ldrh	r3, [r7, #10]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	461a      	mov	r2, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f7c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001f7e:	f7ff f90d 	bl	800119c <HAL_GetTick>
 8001f82:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	bf0c      	ite	eq
 8001f92:	2301      	moveq	r3, #1
 8001f94:	2300      	movne	r3, #0
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fa8:	bf0c      	ite	eq
 8001faa:	2301      	moveq	r3, #1
 8001fac:	2300      	movne	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001fb2:	e025      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001fb4:	f7ff f8f2 	bl	800119c <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d302      	bcc.n	8001fca <HAL_I2C_IsDeviceReady+0x13a>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d103      	bne.n	8001fd2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	22a0      	movs	r2, #160	@ 0xa0
 8001fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	bf0c      	ite	eq
 8001fe0:	2301      	moveq	r3, #1
 8001fe2:	2300      	movne	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ff6:	bf0c      	ite	eq
 8001ff8:	2301      	moveq	r3, #1
 8001ffa:	2300      	movne	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2ba0      	cmp	r3, #160	@ 0xa0
 800200a:	d005      	beq.n	8002018 <HAL_I2C_IsDeviceReady+0x188>
 800200c:	7dfb      	ldrb	r3, [r7, #23]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d102      	bne.n	8002018 <HAL_I2C_IsDeviceReady+0x188>
 8002012:	7dbb      	ldrb	r3, [r7, #22]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0cd      	beq.n	8001fb4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2220      	movs	r2, #32
 800201c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b02      	cmp	r3, #2
 800202c:	d129      	bne.n	8002082 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800203c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	613b      	str	r3, [r7, #16]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	613b      	str	r3, [r7, #16]
 8002052:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2319      	movs	r3, #25
 800205a:	2201      	movs	r2, #1
 800205c:	4921      	ldr	r1, [pc, #132]	@ (80020e4 <HAL_I2C_IsDeviceReady+0x254>)
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 f8c6 	bl	80021f0 <I2C_WaitOnFlagUntilTimeout>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e036      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2220      	movs	r2, #32
 8002072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	e02c      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002090:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800209a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	2319      	movs	r3, #25
 80020a2:	2201      	movs	r2, #1
 80020a4:	490f      	ldr	r1, [pc, #60]	@ (80020e4 <HAL_I2C_IsDeviceReady+0x254>)
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f000 f8a2 	bl	80021f0 <I2C_WaitOnFlagUntilTimeout>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e012      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	3301      	adds	r3, #1
 80020ba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	f4ff af32 	bcc.w	8001f2a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2220      	movs	r2, #32
 80020ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e000      	b.n	80020dc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80020da:	2302      	movs	r3, #2
  }
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3720      	adds	r7, #32
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	00100002 	.word	0x00100002
 80020e8:	ffff0000 	.word	0xffff0000

080020ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b088      	sub	sp, #32
 80020f0:	af02      	add	r7, sp, #8
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	603b      	str	r3, [r7, #0]
 80020f8:	460b      	mov	r3, r1
 80020fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002100:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	2b08      	cmp	r3, #8
 8002106:	d006      	beq.n	8002116 <I2C_MasterRequestWrite+0x2a>
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d003      	beq.n	8002116 <I2C_MasterRequestWrite+0x2a>
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002114:	d108      	bne.n	8002128 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e00b      	b.n	8002140 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	2b12      	cmp	r3, #18
 800212e:	d107      	bne.n	8002140 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800213e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	f000 f84f 	bl	80021f0 <I2C_WaitOnFlagUntilTimeout>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00d      	beq.n	8002174 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002162:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002166:	d103      	bne.n	8002170 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800216e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e035      	b.n	80021e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800217c:	d108      	bne.n	8002190 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800217e:	897b      	ldrh	r3, [r7, #10]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800218c:	611a      	str	r2, [r3, #16]
 800218e:	e01b      	b.n	80021c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002190:	897b      	ldrh	r3, [r7, #10]
 8002192:	11db      	asrs	r3, r3, #7
 8002194:	b2db      	uxtb	r3, r3
 8002196:	f003 0306 	and.w	r3, r3, #6
 800219a:	b2db      	uxtb	r3, r3
 800219c:	f063 030f 	orn	r3, r3, #15
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	490e      	ldr	r1, [pc, #56]	@ (80021e8 <I2C_MasterRequestWrite+0xfc>)
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 f898 	bl	80022e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e010      	b.n	80021e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021be:	897b      	ldrh	r3, [r7, #10]
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	4907      	ldr	r1, [pc, #28]	@ (80021ec <I2C_MasterRequestWrite+0x100>)
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 f888 	bl	80022e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	00010008 	.word	0x00010008
 80021ec:	00010002 	.word	0x00010002

080021f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	603b      	str	r3, [r7, #0]
 80021fc:	4613      	mov	r3, r2
 80021fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002200:	e048      	b.n	8002294 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002208:	d044      	beq.n	8002294 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800220a:	f7fe ffc7 	bl	800119c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d302      	bcc.n	8002220 <I2C_WaitOnFlagUntilTimeout+0x30>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d139      	bne.n	8002294 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	0c1b      	lsrs	r3, r3, #16
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b01      	cmp	r3, #1
 8002228:	d10d      	bne.n	8002246 <I2C_WaitOnFlagUntilTimeout+0x56>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	43da      	mvns	r2, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	4013      	ands	r3, r2
 8002236:	b29b      	uxth	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	bf0c      	ite	eq
 800223c:	2301      	moveq	r3, #1
 800223e:	2300      	movne	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	461a      	mov	r2, r3
 8002244:	e00c      	b.n	8002260 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	43da      	mvns	r2, r3
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	4013      	ands	r3, r2
 8002252:	b29b      	uxth	r3, r3
 8002254:	2b00      	cmp	r3, #0
 8002256:	bf0c      	ite	eq
 8002258:	2301      	moveq	r3, #1
 800225a:	2300      	movne	r3, #0
 800225c:	b2db      	uxtb	r3, r3
 800225e:	461a      	mov	r2, r3
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	429a      	cmp	r2, r3
 8002264:	d116      	bne.n	8002294 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2220      	movs	r2, #32
 8002270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	f043 0220 	orr.w	r2, r3, #32
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e023      	b.n	80022dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	0c1b      	lsrs	r3, r3, #16
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b01      	cmp	r3, #1
 800229c:	d10d      	bne.n	80022ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	43da      	mvns	r2, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	4013      	ands	r3, r2
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	bf0c      	ite	eq
 80022b0:	2301      	moveq	r3, #1
 80022b2:	2300      	movne	r3, #0
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	461a      	mov	r2, r3
 80022b8:	e00c      	b.n	80022d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	43da      	mvns	r2, r3
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	4013      	ands	r3, r2
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	bf0c      	ite	eq
 80022cc:	2301      	moveq	r3, #1
 80022ce:	2300      	movne	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	461a      	mov	r2, r3
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d093      	beq.n	8002202 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
 80022f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022f2:	e071      	b.n	80023d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002302:	d123      	bne.n	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002312:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800231c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2220      	movs	r2, #32
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	f043 0204 	orr.w	r2, r3, #4
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e067      	b.n	800241c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002352:	d041      	beq.n	80023d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002354:	f7fe ff22 	bl	800119c <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	429a      	cmp	r2, r3
 8002362:	d302      	bcc.n	800236a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d136      	bne.n	80023d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	0c1b      	lsrs	r3, r3, #16
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b01      	cmp	r3, #1
 8002372:	d10c      	bne.n	800238e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	43da      	mvns	r2, r3
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	4013      	ands	r3, r2
 8002380:	b29b      	uxth	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	bf14      	ite	ne
 8002386:	2301      	movne	r3, #1
 8002388:	2300      	moveq	r3, #0
 800238a:	b2db      	uxtb	r3, r3
 800238c:	e00b      	b.n	80023a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	43da      	mvns	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	4013      	ands	r3, r2
 800239a:	b29b      	uxth	r3, r3
 800239c:	2b00      	cmp	r3, #0
 800239e:	bf14      	ite	ne
 80023a0:	2301      	movne	r3, #1
 80023a2:	2300      	moveq	r3, #0
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d016      	beq.n	80023d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c4:	f043 0220 	orr.w	r2, r3, #32
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e021      	b.n	800241c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10c      	bne.n	80023fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	43da      	mvns	r2, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	4013      	ands	r3, r2
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf14      	ite	ne
 80023f4:	2301      	movne	r3, #1
 80023f6:	2300      	moveq	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	e00b      	b.n	8002414 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	43da      	mvns	r2, r3
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	4013      	ands	r3, r2
 8002408:	b29b      	uxth	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	bf14      	ite	ne
 800240e:	2301      	movne	r3, #1
 8002410:	2300      	moveq	r3, #0
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	f47f af6d 	bne.w	80022f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002430:	e034      	b.n	800249c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f886 	bl	8002544 <I2C_IsAcknowledgeFailed>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e034      	b.n	80024ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002448:	d028      	beq.n	800249c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800244a:	f7fe fea7 	bl	800119c <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	68ba      	ldr	r2, [r7, #8]
 8002456:	429a      	cmp	r2, r3
 8002458:	d302      	bcc.n	8002460 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d11d      	bne.n	800249c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246a:	2b80      	cmp	r3, #128	@ 0x80
 800246c:	d016      	beq.n	800249c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2200      	movs	r2, #0
 8002472:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2220      	movs	r2, #32
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002488:	f043 0220 	orr.w	r2, r3, #32
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e007      	b.n	80024ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a6:	2b80      	cmp	r3, #128	@ 0x80
 80024a8:	d1c3      	bne.n	8002432 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024c0:	e034      	b.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f000 f83e 	bl	8002544 <I2C_IsAcknowledgeFailed>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e034      	b.n	800253c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d028      	beq.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024da:	f7fe fe5f 	bl	800119c <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d302      	bcc.n	80024f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d11d      	bne.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	f003 0304 	and.w	r3, r3, #4
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d016      	beq.n	800252c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002518:	f043 0220 	orr.w	r2, r3, #32
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e007      	b.n	800253c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	f003 0304 	and.w	r3, r3, #4
 8002536:	2b04      	cmp	r3, #4
 8002538:	d1c3      	bne.n	80024c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002556:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800255a:	d11b      	bne.n	8002594 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002564:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	f043 0204 	orr.w	r2, r3, #4
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e000      	b.n	8002596 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e272      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f000 8087 	beq.w	80026ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025c0:	4b92      	ldr	r3, [pc, #584]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d00c      	beq.n	80025e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025cc:	4b8f      	ldr	r3, [pc, #572]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d112      	bne.n	80025fe <HAL_RCC_OscConfig+0x5e>
 80025d8:	4b8c      	ldr	r3, [pc, #560]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025e4:	d10b      	bne.n	80025fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e6:	4b89      	ldr	r3, [pc, #548]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d06c      	beq.n	80026cc <HAL_RCC_OscConfig+0x12c>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d168      	bne.n	80026cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e24c      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002606:	d106      	bne.n	8002616 <HAL_RCC_OscConfig+0x76>
 8002608:	4b80      	ldr	r3, [pc, #512]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a7f      	ldr	r2, [pc, #508]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 800260e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002612:	6013      	str	r3, [r2, #0]
 8002614:	e02e      	b.n	8002674 <HAL_RCC_OscConfig+0xd4>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10c      	bne.n	8002638 <HAL_RCC_OscConfig+0x98>
 800261e:	4b7b      	ldr	r3, [pc, #492]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a7a      	ldr	r2, [pc, #488]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002624:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002628:	6013      	str	r3, [r2, #0]
 800262a:	4b78      	ldr	r3, [pc, #480]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a77      	ldr	r2, [pc, #476]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002630:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002634:	6013      	str	r3, [r2, #0]
 8002636:	e01d      	b.n	8002674 <HAL_RCC_OscConfig+0xd4>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002640:	d10c      	bne.n	800265c <HAL_RCC_OscConfig+0xbc>
 8002642:	4b72      	ldr	r3, [pc, #456]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a71      	ldr	r2, [pc, #452]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002648:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	4b6f      	ldr	r3, [pc, #444]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a6e      	ldr	r2, [pc, #440]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	e00b      	b.n	8002674 <HAL_RCC_OscConfig+0xd4>
 800265c:	4b6b      	ldr	r3, [pc, #428]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a6a      	ldr	r2, [pc, #424]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002666:	6013      	str	r3, [r2, #0]
 8002668:	4b68      	ldr	r3, [pc, #416]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a67      	ldr	r2, [pc, #412]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 800266e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002672:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d013      	beq.n	80026a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267c:	f7fe fd8e 	bl	800119c <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002684:	f7fe fd8a 	bl	800119c <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b64      	cmp	r3, #100	@ 0x64
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e200      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002696:	4b5d      	ldr	r3, [pc, #372]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0f0      	beq.n	8002684 <HAL_RCC_OscConfig+0xe4>
 80026a2:	e014      	b.n	80026ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a4:	f7fe fd7a 	bl	800119c <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026ac:	f7fe fd76 	bl	800119c <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b64      	cmp	r3, #100	@ 0x64
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e1ec      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026be:	4b53      	ldr	r3, [pc, #332]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f0      	bne.n	80026ac <HAL_RCC_OscConfig+0x10c>
 80026ca:	e000      	b.n	80026ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d063      	beq.n	80027a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026da:	4b4c      	ldr	r3, [pc, #304]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00b      	beq.n	80026fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026e6:	4b49      	ldr	r3, [pc, #292]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b08      	cmp	r3, #8
 80026f0:	d11c      	bne.n	800272c <HAL_RCC_OscConfig+0x18c>
 80026f2:	4b46      	ldr	r3, [pc, #280]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d116      	bne.n	800272c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fe:	4b43      	ldr	r3, [pc, #268]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d005      	beq.n	8002716 <HAL_RCC_OscConfig+0x176>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d001      	beq.n	8002716 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e1c0      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002716:	4b3d      	ldr	r3, [pc, #244]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	4939      	ldr	r1, [pc, #228]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002726:	4313      	orrs	r3, r2
 8002728:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800272a:	e03a      	b.n	80027a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d020      	beq.n	8002776 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002734:	4b36      	ldr	r3, [pc, #216]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273a:	f7fe fd2f 	bl	800119c <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002742:	f7fe fd2b 	bl	800119c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e1a1      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002754:	4b2d      	ldr	r3, [pc, #180]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002760:	4b2a      	ldr	r3, [pc, #168]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	4927      	ldr	r1, [pc, #156]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002770:	4313      	orrs	r3, r2
 8002772:	600b      	str	r3, [r1, #0]
 8002774:	e015      	b.n	80027a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002776:	4b26      	ldr	r3, [pc, #152]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277c:	f7fe fd0e 	bl	800119c <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002784:	f7fe fd0a 	bl	800119c <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e180      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002796:	4b1d      	ldr	r3, [pc, #116]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d03a      	beq.n	8002824 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d019      	beq.n	80027ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027b6:	4b17      	ldr	r3, [pc, #92]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027bc:	f7fe fcee 	bl	800119c <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c4:	f7fe fcea 	bl	800119c <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e160      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d6:	4b0d      	ldr	r3, [pc, #52]	@ (800280c <HAL_RCC_OscConfig+0x26c>)
 80027d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027e2:	2001      	movs	r0, #1
 80027e4:	f000 face 	bl	8002d84 <RCC_Delay>
 80027e8:	e01c      	b.n	8002824 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f0:	f7fe fcd4 	bl	800119c <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027f6:	e00f      	b.n	8002818 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f8:	f7fe fcd0 	bl	800119c <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d908      	bls.n	8002818 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e146      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
 800280a:	bf00      	nop
 800280c:	40021000 	.word	0x40021000
 8002810:	42420000 	.word	0x42420000
 8002814:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002818:	4b92      	ldr	r3, [pc, #584]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 800281a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1e9      	bne.n	80027f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b00      	cmp	r3, #0
 800282e:	f000 80a6 	beq.w	800297e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002832:	2300      	movs	r3, #0
 8002834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002836:	4b8b      	ldr	r3, [pc, #556]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10d      	bne.n	800285e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002842:	4b88      	ldr	r3, [pc, #544]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	4a87      	ldr	r2, [pc, #540]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800284c:	61d3      	str	r3, [r2, #28]
 800284e:	4b85      	ldr	r3, [pc, #532]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002856:	60bb      	str	r3, [r7, #8]
 8002858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800285a:	2301      	movs	r3, #1
 800285c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285e:	4b82      	ldr	r3, [pc, #520]	@ (8002a68 <HAL_RCC_OscConfig+0x4c8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d118      	bne.n	800289c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800286a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a68 <HAL_RCC_OscConfig+0x4c8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a68 <HAL_RCC_OscConfig+0x4c8>)
 8002870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002876:	f7fe fc91 	bl	800119c <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800287e:	f7fe fc8d 	bl	800119c <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b64      	cmp	r3, #100	@ 0x64
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e103      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002890:	4b75      	ldr	r3, [pc, #468]	@ (8002a68 <HAL_RCC_OscConfig+0x4c8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0f0      	beq.n	800287e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d106      	bne.n	80028b2 <HAL_RCC_OscConfig+0x312>
 80028a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	4a6e      	ldr	r2, [pc, #440]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6213      	str	r3, [r2, #32]
 80028b0:	e02d      	b.n	800290e <HAL_RCC_OscConfig+0x36e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10c      	bne.n	80028d4 <HAL_RCC_OscConfig+0x334>
 80028ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	4a69      	ldr	r2, [pc, #420]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028c0:	f023 0301 	bic.w	r3, r3, #1
 80028c4:	6213      	str	r3, [r2, #32]
 80028c6:	4b67      	ldr	r3, [pc, #412]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	4a66      	ldr	r2, [pc, #408]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028cc:	f023 0304 	bic.w	r3, r3, #4
 80028d0:	6213      	str	r3, [r2, #32]
 80028d2:	e01c      	b.n	800290e <HAL_RCC_OscConfig+0x36e>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	2b05      	cmp	r3, #5
 80028da:	d10c      	bne.n	80028f6 <HAL_RCC_OscConfig+0x356>
 80028dc:	4b61      	ldr	r3, [pc, #388]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	4a60      	ldr	r2, [pc, #384]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	f043 0304 	orr.w	r3, r3, #4
 80028e6:	6213      	str	r3, [r2, #32]
 80028e8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	4a5d      	ldr	r2, [pc, #372]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6213      	str	r3, [r2, #32]
 80028f4:	e00b      	b.n	800290e <HAL_RCC_OscConfig+0x36e>
 80028f6:	4b5b      	ldr	r3, [pc, #364]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	4a5a      	ldr	r2, [pc, #360]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	6213      	str	r3, [r2, #32]
 8002902:	4b58      	ldr	r3, [pc, #352]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	4a57      	ldr	r2, [pc, #348]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002908:	f023 0304 	bic.w	r3, r3, #4
 800290c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d015      	beq.n	8002942 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002916:	f7fe fc41 	bl	800119c <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291c:	e00a      	b.n	8002934 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800291e:	f7fe fc3d 	bl	800119c <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800292c:	4293      	cmp	r3, r2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e0b1      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002934:	4b4b      	ldr	r3, [pc, #300]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0ee      	beq.n	800291e <HAL_RCC_OscConfig+0x37e>
 8002940:	e014      	b.n	800296c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002942:	f7fe fc2b 	bl	800119c <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002948:	e00a      	b.n	8002960 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800294a:	f7fe fc27 	bl	800119c <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e09b      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002960:	4b40      	ldr	r3, [pc, #256]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1ee      	bne.n	800294a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d105      	bne.n	800297e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002972:	4b3c      	ldr	r3, [pc, #240]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	4a3b      	ldr	r2, [pc, #236]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002978:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800297c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 8087 	beq.w	8002a96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002988:	4b36      	ldr	r3, [pc, #216]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 030c 	and.w	r3, r3, #12
 8002990:	2b08      	cmp	r3, #8
 8002992:	d061      	beq.n	8002a58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69db      	ldr	r3, [r3, #28]
 8002998:	2b02      	cmp	r3, #2
 800299a:	d146      	bne.n	8002a2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299c:	4b33      	ldr	r3, [pc, #204]	@ (8002a6c <HAL_RCC_OscConfig+0x4cc>)
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a2:	f7fe fbfb 	bl	800119c <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029aa:	f7fe fbf7 	bl	800119c <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e06d      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029bc:	4b29      	ldr	r3, [pc, #164]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1f0      	bne.n	80029aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029d0:	d108      	bne.n	80029e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029d2:	4b24      	ldr	r3, [pc, #144]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	4921      	ldr	r1, [pc, #132]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a19      	ldr	r1, [r3, #32]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	430b      	orrs	r3, r1
 80029f6:	491b      	ldr	r1, [pc, #108]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029fc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a6c <HAL_RCC_OscConfig+0x4cc>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a02:	f7fe fbcb 	bl	800119c <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0a:	f7fe fbc7 	bl	800119c <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e03d      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0f0      	beq.n	8002a0a <HAL_RCC_OscConfig+0x46a>
 8002a28:	e035      	b.n	8002a96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2a:	4b10      	ldr	r3, [pc, #64]	@ (8002a6c <HAL_RCC_OscConfig+0x4cc>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7fe fbb4 	bl	800119c <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe fbb0 	bl	800119c <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e026      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4a:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x498>
 8002a56:	e01e      	b.n	8002a96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d107      	bne.n	8002a70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e019      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40007000 	.word	0x40007000
 8002a6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a70:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa0 <HAL_RCC_OscConfig+0x500>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d106      	bne.n	8002a92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d001      	beq.n	8002a96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021000 	.word	0x40021000

08002aa4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0d0      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ab8:	4b6a      	ldr	r3, [pc, #424]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d910      	bls.n	8002ae8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac6:	4b67      	ldr	r3, [pc, #412]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f023 0207 	bic.w	r2, r3, #7
 8002ace:	4965      	ldr	r1, [pc, #404]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ad6:	4b63      	ldr	r3, [pc, #396]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	683a      	ldr	r2, [r7, #0]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d001      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0b8      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d020      	beq.n	8002b36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d005      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b00:	4b59      	ldr	r3, [pc, #356]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	4a58      	ldr	r2, [pc, #352]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b18:	4b53      	ldr	r3, [pc, #332]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4a52      	ldr	r2, [pc, #328]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002b22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b24:	4b50      	ldr	r3, [pc, #320]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	494d      	ldr	r1, [pc, #308]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d040      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d107      	bne.n	8002b5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4a:	4b47      	ldr	r3, [pc, #284]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d115      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e07f      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b62:	4b41      	ldr	r3, [pc, #260]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d109      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e073      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b72:	4b3d      	ldr	r3, [pc, #244]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e06b      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b82:	4b39      	ldr	r3, [pc, #228]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f023 0203 	bic.w	r2, r3, #3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	4936      	ldr	r1, [pc, #216]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b94:	f7fe fb02 	bl	800119c <HAL_GetTick>
 8002b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b9c:	f7fe fafe 	bl	800119c <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e053      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 020c 	and.w	r2, r3, #12
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d1eb      	bne.n	8002b9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bc4:	4b27      	ldr	r3, [pc, #156]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d210      	bcs.n	8002bf4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd2:	4b24      	ldr	r3, [pc, #144]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f023 0207 	bic.w	r2, r3, #7
 8002bda:	4922      	ldr	r1, [pc, #136]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be2:	4b20      	ldr	r3, [pc, #128]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d001      	beq.n	8002bf4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e032      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d008      	beq.n	8002c12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c00:	4b19      	ldr	r3, [pc, #100]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	4916      	ldr	r1, [pc, #88]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c1e:	4b12      	ldr	r3, [pc, #72]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	490e      	ldr	r1, [pc, #56]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c32:	f000 f821 	bl	8002c78 <HAL_RCC_GetSysClockFreq>
 8002c36:	4602      	mov	r2, r0
 8002c38:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	091b      	lsrs	r3, r3, #4
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	490a      	ldr	r1, [pc, #40]	@ (8002c6c <HAL_RCC_ClockConfig+0x1c8>)
 8002c44:	5ccb      	ldrb	r3, [r1, r3]
 8002c46:	fa22 f303 	lsr.w	r3, r2, r3
 8002c4a:	4a09      	ldr	r2, [pc, #36]	@ (8002c70 <HAL_RCC_ClockConfig+0x1cc>)
 8002c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c4e:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <HAL_RCC_ClockConfig+0x1d0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fe fa60 	bl	8001118 <HAL_InitTick>

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40022000 	.word	0x40022000
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	08003bf4 	.word	0x08003bf4
 8002c70:	20000000 	.word	0x20000000
 8002c74:	2000000c 	.word	0x2000000c

08002c78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c92:	4b1e      	ldr	r3, [pc, #120]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x94>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f003 030c 	and.w	r3, r3, #12
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d002      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d003      	beq.n	8002cae <HAL_RCC_GetSysClockFreq+0x36>
 8002ca6:	e027      	b.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ca8:	4b19      	ldr	r3, [pc, #100]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002caa:	613b      	str	r3, [r7, #16]
      break;
 8002cac:	e027      	b.n	8002cfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	0c9b      	lsrs	r3, r3, #18
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	4a17      	ldr	r2, [pc, #92]	@ (8002d14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cb8:	5cd3      	ldrb	r3, [r2, r3]
 8002cba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d010      	beq.n	8002ce8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cc6:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x94>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	0c5b      	lsrs	r3, r3, #17
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	4a11      	ldr	r2, [pc, #68]	@ (8002d18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cd2:	5cd3      	ldrb	r3, [r2, r3]
 8002cd4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cda:	fb03 f202 	mul.w	r2, r3, r2
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	e004      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a0c      	ldr	r2, [pc, #48]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cec:	fb02 f303 	mul.w	r3, r2, r3
 8002cf0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	613b      	str	r3, [r7, #16]
      break;
 8002cf6:	e002      	b.n	8002cfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cf8:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cfa:	613b      	str	r3, [r7, #16]
      break;
 8002cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cfe:	693b      	ldr	r3, [r7, #16]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	371c      	adds	r7, #28
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	007a1200 	.word	0x007a1200
 8002d14:	0800438c 	.word	0x0800438c
 8002d18:	0800439c 	.word	0x0800439c
 8002d1c:	003d0900 	.word	0x003d0900

08002d20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d24:	4b02      	ldr	r3, [pc, #8]	@ (8002d30 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d26:	681b      	ldr	r3, [r3, #0]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr
 8002d30:	20000000 	.word	0x20000000

08002d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d38:	f7ff fff2 	bl	8002d20 <HAL_RCC_GetHCLKFreq>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4b05      	ldr	r3, [pc, #20]	@ (8002d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	0a1b      	lsrs	r3, r3, #8
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	4903      	ldr	r1, [pc, #12]	@ (8002d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d4a:	5ccb      	ldrb	r3, [r1, r3]
 8002d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40021000 	.word	0x40021000
 8002d58:	08003c04 	.word	0x08003c04

08002d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d60:	f7ff ffde 	bl	8002d20 <HAL_RCC_GetHCLKFreq>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b05      	ldr	r3, [pc, #20]	@ (8002d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	0adb      	lsrs	r3, r3, #11
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	4903      	ldr	r1, [pc, #12]	@ (8002d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d72:	5ccb      	ldrb	r3, [r1, r3]
 8002d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08003c04 	.word	0x08003c04

08002d84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002db8 <RCC_Delay+0x34>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a0a      	ldr	r2, [pc, #40]	@ (8002dbc <RCC_Delay+0x38>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	0a5b      	lsrs	r3, r3, #9
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	fb02 f303 	mul.w	r3, r2, r3
 8002d9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002da0:	bf00      	nop
  }
  while (Delay --);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1e5a      	subs	r2, r3, #1
 8002da6:	60fa      	str	r2, [r7, #12]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f9      	bne.n	8002da0 <RCC_Delay+0x1c>
}
 8002dac:	bf00      	nop
 8002dae:	bf00      	nop
 8002db0:	3714      	adds	r7, #20
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr
 8002db8:	20000000 	.word	0x20000000
 8002dbc:	10624dd3 	.word	0x10624dd3

08002dc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e042      	b.n	8002e58 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7fd fc70 	bl	80006cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2224      	movs	r2, #36	@ 0x24
 8002df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 f971 	bl	80030ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	695a      	ldr	r2, [r3, #20]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2220      	movs	r2, #32
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	@ 0x28
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	d175      	bne.n	8002f6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d002      	beq.n	8002e8c <HAL_UART_Transmit+0x2c>
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e06e      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2221      	movs	r2, #33	@ 0x21
 8002e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e9e:	f7fe f97d 	bl	800119c <HAL_GetTick>
 8002ea2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	88fa      	ldrh	r2, [r7, #6]
 8002ea8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	88fa      	ldrh	r2, [r7, #6]
 8002eae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eb8:	d108      	bne.n	8002ecc <HAL_UART_Transmit+0x6c>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d104      	bne.n	8002ecc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	61bb      	str	r3, [r7, #24]
 8002eca:	e003      	b.n	8002ed4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ed4:	e02e      	b.n	8002f34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2200      	movs	r2, #0
 8002ede:	2180      	movs	r1, #128	@ 0x80
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 f848 	bl	8002f76 <UART_WaitOnFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e03a      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10b      	bne.n	8002f16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	461a      	mov	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	3302      	adds	r3, #2
 8002f12:	61bb      	str	r3, [r7, #24]
 8002f14:	e007      	b.n	8002f26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	781a      	ldrb	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	3301      	adds	r3, #1
 8002f24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1cb      	bne.n	8002ed6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2200      	movs	r2, #0
 8002f46:	2140      	movs	r1, #64	@ 0x40
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 f814 	bl	8002f76 <UART_WaitOnFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2220      	movs	r2, #32
 8002f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e006      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3720      	adds	r7, #32
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b086      	sub	sp, #24
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	60f8      	str	r0, [r7, #12]
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	603b      	str	r3, [r7, #0]
 8002f82:	4613      	mov	r3, r2
 8002f84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f86:	e03b      	b.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8e:	d037      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f90:	f7fe f904 	bl	800119c <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	6a3a      	ldr	r2, [r7, #32]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d302      	bcc.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e03a      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d023      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b80      	cmp	r3, #128	@ 0x80
 8002fbc:	d020      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2b40      	cmp	r3, #64	@ 0x40
 8002fc2:	d01d      	beq.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0308 	and.w	r3, r3, #8
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d116      	bne.n	8003000 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 f81d 	bl	8003028 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2208      	movs	r2, #8
 8002ff2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e00f      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	4013      	ands	r3, r2
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	429a      	cmp	r2, r3
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	429a      	cmp	r2, r3
 800301c:	d0b4      	beq.n	8002f88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003028:	b480      	push	{r7}
 800302a:	b095      	sub	sp, #84	@ 0x54
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	330c      	adds	r3, #12
 8003036:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800303a:	e853 3f00 	ldrex	r3, [r3]
 800303e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003042:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003046:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	330c      	adds	r3, #12
 800304e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003050:	643a      	str	r2, [r7, #64]	@ 0x40
 8003052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003054:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003056:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003058:	e841 2300 	strex	r3, r2, [r1]
 800305c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800305e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1e5      	bne.n	8003030 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	3314      	adds	r3, #20
 800306a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306c:	6a3b      	ldr	r3, [r7, #32]
 800306e:	e853 3f00 	ldrex	r3, [r3]
 8003072:	61fb      	str	r3, [r7, #28]
   return(result);
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f023 0301 	bic.w	r3, r3, #1
 800307a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	3314      	adds	r3, #20
 8003082:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003084:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003086:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003088:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800308a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800308c:	e841 2300 	strex	r3, r2, [r1]
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1e5      	bne.n	8003064 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309c:	2b01      	cmp	r3, #1
 800309e:	d119      	bne.n	80030d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	330c      	adds	r3, #12
 80030a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	e853 3f00 	ldrex	r3, [r3]
 80030ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f023 0310 	bic.w	r3, r3, #16
 80030b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	330c      	adds	r3, #12
 80030be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030c0:	61ba      	str	r2, [r7, #24]
 80030c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c4:	6979      	ldr	r1, [r7, #20]
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	e841 2300 	strex	r3, r2, [r1]
 80030cc:	613b      	str	r3, [r7, #16]
   return(result);
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1e5      	bne.n	80030a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80030e2:	bf00      	nop
 80030e4:	3754      	adds	r7, #84	@ 0x54
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	431a      	orrs	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	4313      	orrs	r3, r2
 800311a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003126:	f023 030c 	bic.w	r3, r3, #12
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	430b      	orrs	r3, r1
 8003132:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699a      	ldr	r2, [r3, #24]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a2c      	ldr	r2, [pc, #176]	@ (8003200 <UART_SetConfig+0x114>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d103      	bne.n	800315c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003154:	f7ff fe02 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003158:	60f8      	str	r0, [r7, #12]
 800315a:	e002      	b.n	8003162 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800315c:	f7ff fdea 	bl	8002d34 <HAL_RCC_GetPCLK1Freq>
 8003160:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4613      	mov	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4413      	add	r3, r2
 800316a:	009a      	lsls	r2, r3, #2
 800316c:	441a      	add	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	fbb2 f3f3 	udiv	r3, r2, r3
 8003178:	4a22      	ldr	r2, [pc, #136]	@ (8003204 <UART_SetConfig+0x118>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	0119      	lsls	r1, r3, #4
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	009a      	lsls	r2, r3, #2
 800318c:	441a      	add	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	fbb2 f2f3 	udiv	r2, r2, r3
 8003198:	4b1a      	ldr	r3, [pc, #104]	@ (8003204 <UART_SetConfig+0x118>)
 800319a:	fba3 0302 	umull	r0, r3, r3, r2
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	2064      	movs	r0, #100	@ 0x64
 80031a2:	fb00 f303 	mul.w	r3, r0, r3
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	3332      	adds	r3, #50	@ 0x32
 80031ac:	4a15      	ldr	r2, [pc, #84]	@ (8003204 <UART_SetConfig+0x118>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031b8:	4419      	add	r1, r3
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4613      	mov	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	009a      	lsls	r2, r3, #2
 80031c4:	441a      	add	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80031d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <UART_SetConfig+0x118>)
 80031d2:	fba3 0302 	umull	r0, r3, r3, r2
 80031d6:	095b      	lsrs	r3, r3, #5
 80031d8:	2064      	movs	r0, #100	@ 0x64
 80031da:	fb00 f303 	mul.w	r3, r0, r3
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	3332      	adds	r3, #50	@ 0x32
 80031e4:	4a07      	ldr	r2, [pc, #28]	@ (8003204 <UART_SetConfig+0x118>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	f003 020f 	and.w	r2, r3, #15
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	440a      	add	r2, r1
 80031f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80031f8:	bf00      	nop
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40013800 	.word	0x40013800
 8003204:	51eb851f 	.word	0x51eb851f

08003208 <siprintf>:
 8003208:	b40e      	push	{r1, r2, r3}
 800320a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800320e:	b510      	push	{r4, lr}
 8003210:	2400      	movs	r4, #0
 8003212:	b09d      	sub	sp, #116	@ 0x74
 8003214:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003216:	9002      	str	r0, [sp, #8]
 8003218:	9006      	str	r0, [sp, #24]
 800321a:	9107      	str	r1, [sp, #28]
 800321c:	9104      	str	r1, [sp, #16]
 800321e:	4809      	ldr	r0, [pc, #36]	@ (8003244 <siprintf+0x3c>)
 8003220:	4909      	ldr	r1, [pc, #36]	@ (8003248 <siprintf+0x40>)
 8003222:	f853 2b04 	ldr.w	r2, [r3], #4
 8003226:	9105      	str	r1, [sp, #20]
 8003228:	6800      	ldr	r0, [r0, #0]
 800322a:	a902      	add	r1, sp, #8
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003230:	f000 f992 	bl	8003558 <_svfiprintf_r>
 8003234:	9b02      	ldr	r3, [sp, #8]
 8003236:	701c      	strb	r4, [r3, #0]
 8003238:	b01d      	add	sp, #116	@ 0x74
 800323a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800323e:	b003      	add	sp, #12
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	20000014 	.word	0x20000014
 8003248:	ffff0208 	.word	0xffff0208

0800324c <memset>:
 800324c:	4603      	mov	r3, r0
 800324e:	4402      	add	r2, r0
 8003250:	4293      	cmp	r3, r2
 8003252:	d100      	bne.n	8003256 <memset+0xa>
 8003254:	4770      	bx	lr
 8003256:	f803 1b01 	strb.w	r1, [r3], #1
 800325a:	e7f9      	b.n	8003250 <memset+0x4>

0800325c <__errno>:
 800325c:	4b01      	ldr	r3, [pc, #4]	@ (8003264 <__errno+0x8>)
 800325e:	6818      	ldr	r0, [r3, #0]
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	20000014 	.word	0x20000014

08003268 <__libc_init_array>:
 8003268:	b570      	push	{r4, r5, r6, lr}
 800326a:	2600      	movs	r6, #0
 800326c:	4d0c      	ldr	r5, [pc, #48]	@ (80032a0 <__libc_init_array+0x38>)
 800326e:	4c0d      	ldr	r4, [pc, #52]	@ (80032a4 <__libc_init_array+0x3c>)
 8003270:	1b64      	subs	r4, r4, r5
 8003272:	10a4      	asrs	r4, r4, #2
 8003274:	42a6      	cmp	r6, r4
 8003276:	d109      	bne.n	800328c <__libc_init_array+0x24>
 8003278:	f000 fc76 	bl	8003b68 <_init>
 800327c:	2600      	movs	r6, #0
 800327e:	4d0a      	ldr	r5, [pc, #40]	@ (80032a8 <__libc_init_array+0x40>)
 8003280:	4c0a      	ldr	r4, [pc, #40]	@ (80032ac <__libc_init_array+0x44>)
 8003282:	1b64      	subs	r4, r4, r5
 8003284:	10a4      	asrs	r4, r4, #2
 8003286:	42a6      	cmp	r6, r4
 8003288:	d105      	bne.n	8003296 <__libc_init_array+0x2e>
 800328a:	bd70      	pop	{r4, r5, r6, pc}
 800328c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003290:	4798      	blx	r3
 8003292:	3601      	adds	r6, #1
 8003294:	e7ee      	b.n	8003274 <__libc_init_array+0xc>
 8003296:	f855 3b04 	ldr.w	r3, [r5], #4
 800329a:	4798      	blx	r3
 800329c:	3601      	adds	r6, #1
 800329e:	e7f2      	b.n	8003286 <__libc_init_array+0x1e>
 80032a0:	080043dc 	.word	0x080043dc
 80032a4:	080043dc 	.word	0x080043dc
 80032a8:	080043dc 	.word	0x080043dc
 80032ac:	080043e0 	.word	0x080043e0

080032b0 <__retarget_lock_acquire_recursive>:
 80032b0:	4770      	bx	lr

080032b2 <__retarget_lock_release_recursive>:
 80032b2:	4770      	bx	lr

080032b4 <_free_r>:
 80032b4:	b538      	push	{r3, r4, r5, lr}
 80032b6:	4605      	mov	r5, r0
 80032b8:	2900      	cmp	r1, #0
 80032ba:	d040      	beq.n	800333e <_free_r+0x8a>
 80032bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032c0:	1f0c      	subs	r4, r1, #4
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	bfb8      	it	lt
 80032c6:	18e4      	addlt	r4, r4, r3
 80032c8:	f000 f8de 	bl	8003488 <__malloc_lock>
 80032cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003340 <_free_r+0x8c>)
 80032ce:	6813      	ldr	r3, [r2, #0]
 80032d0:	b933      	cbnz	r3, 80032e0 <_free_r+0x2c>
 80032d2:	6063      	str	r3, [r4, #4]
 80032d4:	6014      	str	r4, [r2, #0]
 80032d6:	4628      	mov	r0, r5
 80032d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80032dc:	f000 b8da 	b.w	8003494 <__malloc_unlock>
 80032e0:	42a3      	cmp	r3, r4
 80032e2:	d908      	bls.n	80032f6 <_free_r+0x42>
 80032e4:	6820      	ldr	r0, [r4, #0]
 80032e6:	1821      	adds	r1, r4, r0
 80032e8:	428b      	cmp	r3, r1
 80032ea:	bf01      	itttt	eq
 80032ec:	6819      	ldreq	r1, [r3, #0]
 80032ee:	685b      	ldreq	r3, [r3, #4]
 80032f0:	1809      	addeq	r1, r1, r0
 80032f2:	6021      	streq	r1, [r4, #0]
 80032f4:	e7ed      	b.n	80032d2 <_free_r+0x1e>
 80032f6:	461a      	mov	r2, r3
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	b10b      	cbz	r3, 8003300 <_free_r+0x4c>
 80032fc:	42a3      	cmp	r3, r4
 80032fe:	d9fa      	bls.n	80032f6 <_free_r+0x42>
 8003300:	6811      	ldr	r1, [r2, #0]
 8003302:	1850      	adds	r0, r2, r1
 8003304:	42a0      	cmp	r0, r4
 8003306:	d10b      	bne.n	8003320 <_free_r+0x6c>
 8003308:	6820      	ldr	r0, [r4, #0]
 800330a:	4401      	add	r1, r0
 800330c:	1850      	adds	r0, r2, r1
 800330e:	4283      	cmp	r3, r0
 8003310:	6011      	str	r1, [r2, #0]
 8003312:	d1e0      	bne.n	80032d6 <_free_r+0x22>
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	4408      	add	r0, r1
 800331a:	6010      	str	r0, [r2, #0]
 800331c:	6053      	str	r3, [r2, #4]
 800331e:	e7da      	b.n	80032d6 <_free_r+0x22>
 8003320:	d902      	bls.n	8003328 <_free_r+0x74>
 8003322:	230c      	movs	r3, #12
 8003324:	602b      	str	r3, [r5, #0]
 8003326:	e7d6      	b.n	80032d6 <_free_r+0x22>
 8003328:	6820      	ldr	r0, [r4, #0]
 800332a:	1821      	adds	r1, r4, r0
 800332c:	428b      	cmp	r3, r1
 800332e:	bf01      	itttt	eq
 8003330:	6819      	ldreq	r1, [r3, #0]
 8003332:	685b      	ldreq	r3, [r3, #4]
 8003334:	1809      	addeq	r1, r1, r0
 8003336:	6021      	streq	r1, [r4, #0]
 8003338:	6063      	str	r3, [r4, #4]
 800333a:	6054      	str	r4, [r2, #4]
 800333c:	e7cb      	b.n	80032d6 <_free_r+0x22>
 800333e:	bd38      	pop	{r3, r4, r5, pc}
 8003340:	200006bc 	.word	0x200006bc

08003344 <sbrk_aligned>:
 8003344:	b570      	push	{r4, r5, r6, lr}
 8003346:	4e0f      	ldr	r6, [pc, #60]	@ (8003384 <sbrk_aligned+0x40>)
 8003348:	460c      	mov	r4, r1
 800334a:	6831      	ldr	r1, [r6, #0]
 800334c:	4605      	mov	r5, r0
 800334e:	b911      	cbnz	r1, 8003356 <sbrk_aligned+0x12>
 8003350:	f000 fba8 	bl	8003aa4 <_sbrk_r>
 8003354:	6030      	str	r0, [r6, #0]
 8003356:	4621      	mov	r1, r4
 8003358:	4628      	mov	r0, r5
 800335a:	f000 fba3 	bl	8003aa4 <_sbrk_r>
 800335e:	1c43      	adds	r3, r0, #1
 8003360:	d103      	bne.n	800336a <sbrk_aligned+0x26>
 8003362:	f04f 34ff 	mov.w	r4, #4294967295
 8003366:	4620      	mov	r0, r4
 8003368:	bd70      	pop	{r4, r5, r6, pc}
 800336a:	1cc4      	adds	r4, r0, #3
 800336c:	f024 0403 	bic.w	r4, r4, #3
 8003370:	42a0      	cmp	r0, r4
 8003372:	d0f8      	beq.n	8003366 <sbrk_aligned+0x22>
 8003374:	1a21      	subs	r1, r4, r0
 8003376:	4628      	mov	r0, r5
 8003378:	f000 fb94 	bl	8003aa4 <_sbrk_r>
 800337c:	3001      	adds	r0, #1
 800337e:	d1f2      	bne.n	8003366 <sbrk_aligned+0x22>
 8003380:	e7ef      	b.n	8003362 <sbrk_aligned+0x1e>
 8003382:	bf00      	nop
 8003384:	200006b8 	.word	0x200006b8

08003388 <_malloc_r>:
 8003388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800338c:	1ccd      	adds	r5, r1, #3
 800338e:	f025 0503 	bic.w	r5, r5, #3
 8003392:	3508      	adds	r5, #8
 8003394:	2d0c      	cmp	r5, #12
 8003396:	bf38      	it	cc
 8003398:	250c      	movcc	r5, #12
 800339a:	2d00      	cmp	r5, #0
 800339c:	4606      	mov	r6, r0
 800339e:	db01      	blt.n	80033a4 <_malloc_r+0x1c>
 80033a0:	42a9      	cmp	r1, r5
 80033a2:	d904      	bls.n	80033ae <_malloc_r+0x26>
 80033a4:	230c      	movs	r3, #12
 80033a6:	6033      	str	r3, [r6, #0]
 80033a8:	2000      	movs	r0, #0
 80033aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003484 <_malloc_r+0xfc>
 80033b2:	f000 f869 	bl	8003488 <__malloc_lock>
 80033b6:	f8d8 3000 	ldr.w	r3, [r8]
 80033ba:	461c      	mov	r4, r3
 80033bc:	bb44      	cbnz	r4, 8003410 <_malloc_r+0x88>
 80033be:	4629      	mov	r1, r5
 80033c0:	4630      	mov	r0, r6
 80033c2:	f7ff ffbf 	bl	8003344 <sbrk_aligned>
 80033c6:	1c43      	adds	r3, r0, #1
 80033c8:	4604      	mov	r4, r0
 80033ca:	d158      	bne.n	800347e <_malloc_r+0xf6>
 80033cc:	f8d8 4000 	ldr.w	r4, [r8]
 80033d0:	4627      	mov	r7, r4
 80033d2:	2f00      	cmp	r7, #0
 80033d4:	d143      	bne.n	800345e <_malloc_r+0xd6>
 80033d6:	2c00      	cmp	r4, #0
 80033d8:	d04b      	beq.n	8003472 <_malloc_r+0xea>
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	4639      	mov	r1, r7
 80033de:	4630      	mov	r0, r6
 80033e0:	eb04 0903 	add.w	r9, r4, r3
 80033e4:	f000 fb5e 	bl	8003aa4 <_sbrk_r>
 80033e8:	4581      	cmp	r9, r0
 80033ea:	d142      	bne.n	8003472 <_malloc_r+0xea>
 80033ec:	6821      	ldr	r1, [r4, #0]
 80033ee:	4630      	mov	r0, r6
 80033f0:	1a6d      	subs	r5, r5, r1
 80033f2:	4629      	mov	r1, r5
 80033f4:	f7ff ffa6 	bl	8003344 <sbrk_aligned>
 80033f8:	3001      	adds	r0, #1
 80033fa:	d03a      	beq.n	8003472 <_malloc_r+0xea>
 80033fc:	6823      	ldr	r3, [r4, #0]
 80033fe:	442b      	add	r3, r5
 8003400:	6023      	str	r3, [r4, #0]
 8003402:	f8d8 3000 	ldr.w	r3, [r8]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	bb62      	cbnz	r2, 8003464 <_malloc_r+0xdc>
 800340a:	f8c8 7000 	str.w	r7, [r8]
 800340e:	e00f      	b.n	8003430 <_malloc_r+0xa8>
 8003410:	6822      	ldr	r2, [r4, #0]
 8003412:	1b52      	subs	r2, r2, r5
 8003414:	d420      	bmi.n	8003458 <_malloc_r+0xd0>
 8003416:	2a0b      	cmp	r2, #11
 8003418:	d917      	bls.n	800344a <_malloc_r+0xc2>
 800341a:	1961      	adds	r1, r4, r5
 800341c:	42a3      	cmp	r3, r4
 800341e:	6025      	str	r5, [r4, #0]
 8003420:	bf18      	it	ne
 8003422:	6059      	strne	r1, [r3, #4]
 8003424:	6863      	ldr	r3, [r4, #4]
 8003426:	bf08      	it	eq
 8003428:	f8c8 1000 	streq.w	r1, [r8]
 800342c:	5162      	str	r2, [r4, r5]
 800342e:	604b      	str	r3, [r1, #4]
 8003430:	4630      	mov	r0, r6
 8003432:	f000 f82f 	bl	8003494 <__malloc_unlock>
 8003436:	f104 000b 	add.w	r0, r4, #11
 800343a:	1d23      	adds	r3, r4, #4
 800343c:	f020 0007 	bic.w	r0, r0, #7
 8003440:	1ac2      	subs	r2, r0, r3
 8003442:	bf1c      	itt	ne
 8003444:	1a1b      	subne	r3, r3, r0
 8003446:	50a3      	strne	r3, [r4, r2]
 8003448:	e7af      	b.n	80033aa <_malloc_r+0x22>
 800344a:	6862      	ldr	r2, [r4, #4]
 800344c:	42a3      	cmp	r3, r4
 800344e:	bf0c      	ite	eq
 8003450:	f8c8 2000 	streq.w	r2, [r8]
 8003454:	605a      	strne	r2, [r3, #4]
 8003456:	e7eb      	b.n	8003430 <_malloc_r+0xa8>
 8003458:	4623      	mov	r3, r4
 800345a:	6864      	ldr	r4, [r4, #4]
 800345c:	e7ae      	b.n	80033bc <_malloc_r+0x34>
 800345e:	463c      	mov	r4, r7
 8003460:	687f      	ldr	r7, [r7, #4]
 8003462:	e7b6      	b.n	80033d2 <_malloc_r+0x4a>
 8003464:	461a      	mov	r2, r3
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	42a3      	cmp	r3, r4
 800346a:	d1fb      	bne.n	8003464 <_malloc_r+0xdc>
 800346c:	2300      	movs	r3, #0
 800346e:	6053      	str	r3, [r2, #4]
 8003470:	e7de      	b.n	8003430 <_malloc_r+0xa8>
 8003472:	230c      	movs	r3, #12
 8003474:	4630      	mov	r0, r6
 8003476:	6033      	str	r3, [r6, #0]
 8003478:	f000 f80c 	bl	8003494 <__malloc_unlock>
 800347c:	e794      	b.n	80033a8 <_malloc_r+0x20>
 800347e:	6005      	str	r5, [r0, #0]
 8003480:	e7d6      	b.n	8003430 <_malloc_r+0xa8>
 8003482:	bf00      	nop
 8003484:	200006bc 	.word	0x200006bc

08003488 <__malloc_lock>:
 8003488:	4801      	ldr	r0, [pc, #4]	@ (8003490 <__malloc_lock+0x8>)
 800348a:	f7ff bf11 	b.w	80032b0 <__retarget_lock_acquire_recursive>
 800348e:	bf00      	nop
 8003490:	200006b4 	.word	0x200006b4

08003494 <__malloc_unlock>:
 8003494:	4801      	ldr	r0, [pc, #4]	@ (800349c <__malloc_unlock+0x8>)
 8003496:	f7ff bf0c 	b.w	80032b2 <__retarget_lock_release_recursive>
 800349a:	bf00      	nop
 800349c:	200006b4 	.word	0x200006b4

080034a0 <__ssputs_r>:
 80034a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034a4:	461f      	mov	r7, r3
 80034a6:	688e      	ldr	r6, [r1, #8]
 80034a8:	4682      	mov	sl, r0
 80034aa:	42be      	cmp	r6, r7
 80034ac:	460c      	mov	r4, r1
 80034ae:	4690      	mov	r8, r2
 80034b0:	680b      	ldr	r3, [r1, #0]
 80034b2:	d82d      	bhi.n	8003510 <__ssputs_r+0x70>
 80034b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80034bc:	d026      	beq.n	800350c <__ssputs_r+0x6c>
 80034be:	6965      	ldr	r5, [r4, #20]
 80034c0:	6909      	ldr	r1, [r1, #16]
 80034c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034c6:	eba3 0901 	sub.w	r9, r3, r1
 80034ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80034ce:	1c7b      	adds	r3, r7, #1
 80034d0:	444b      	add	r3, r9
 80034d2:	106d      	asrs	r5, r5, #1
 80034d4:	429d      	cmp	r5, r3
 80034d6:	bf38      	it	cc
 80034d8:	461d      	movcc	r5, r3
 80034da:	0553      	lsls	r3, r2, #21
 80034dc:	d527      	bpl.n	800352e <__ssputs_r+0x8e>
 80034de:	4629      	mov	r1, r5
 80034e0:	f7ff ff52 	bl	8003388 <_malloc_r>
 80034e4:	4606      	mov	r6, r0
 80034e6:	b360      	cbz	r0, 8003542 <__ssputs_r+0xa2>
 80034e8:	464a      	mov	r2, r9
 80034ea:	6921      	ldr	r1, [r4, #16]
 80034ec:	f000 faf8 	bl	8003ae0 <memcpy>
 80034f0:	89a3      	ldrh	r3, [r4, #12]
 80034f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80034f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034fa:	81a3      	strh	r3, [r4, #12]
 80034fc:	6126      	str	r6, [r4, #16]
 80034fe:	444e      	add	r6, r9
 8003500:	6026      	str	r6, [r4, #0]
 8003502:	463e      	mov	r6, r7
 8003504:	6165      	str	r5, [r4, #20]
 8003506:	eba5 0509 	sub.w	r5, r5, r9
 800350a:	60a5      	str	r5, [r4, #8]
 800350c:	42be      	cmp	r6, r7
 800350e:	d900      	bls.n	8003512 <__ssputs_r+0x72>
 8003510:	463e      	mov	r6, r7
 8003512:	4632      	mov	r2, r6
 8003514:	4641      	mov	r1, r8
 8003516:	6820      	ldr	r0, [r4, #0]
 8003518:	f000 faaa 	bl	8003a70 <memmove>
 800351c:	2000      	movs	r0, #0
 800351e:	68a3      	ldr	r3, [r4, #8]
 8003520:	1b9b      	subs	r3, r3, r6
 8003522:	60a3      	str	r3, [r4, #8]
 8003524:	6823      	ldr	r3, [r4, #0]
 8003526:	4433      	add	r3, r6
 8003528:	6023      	str	r3, [r4, #0]
 800352a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800352e:	462a      	mov	r2, r5
 8003530:	f000 fae4 	bl	8003afc <_realloc_r>
 8003534:	4606      	mov	r6, r0
 8003536:	2800      	cmp	r0, #0
 8003538:	d1e0      	bne.n	80034fc <__ssputs_r+0x5c>
 800353a:	4650      	mov	r0, sl
 800353c:	6921      	ldr	r1, [r4, #16]
 800353e:	f7ff feb9 	bl	80032b4 <_free_r>
 8003542:	230c      	movs	r3, #12
 8003544:	f8ca 3000 	str.w	r3, [sl]
 8003548:	89a3      	ldrh	r3, [r4, #12]
 800354a:	f04f 30ff 	mov.w	r0, #4294967295
 800354e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003552:	81a3      	strh	r3, [r4, #12]
 8003554:	e7e9      	b.n	800352a <__ssputs_r+0x8a>
	...

08003558 <_svfiprintf_r>:
 8003558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800355c:	4698      	mov	r8, r3
 800355e:	898b      	ldrh	r3, [r1, #12]
 8003560:	4607      	mov	r7, r0
 8003562:	061b      	lsls	r3, r3, #24
 8003564:	460d      	mov	r5, r1
 8003566:	4614      	mov	r4, r2
 8003568:	b09d      	sub	sp, #116	@ 0x74
 800356a:	d510      	bpl.n	800358e <_svfiprintf_r+0x36>
 800356c:	690b      	ldr	r3, [r1, #16]
 800356e:	b973      	cbnz	r3, 800358e <_svfiprintf_r+0x36>
 8003570:	2140      	movs	r1, #64	@ 0x40
 8003572:	f7ff ff09 	bl	8003388 <_malloc_r>
 8003576:	6028      	str	r0, [r5, #0]
 8003578:	6128      	str	r0, [r5, #16]
 800357a:	b930      	cbnz	r0, 800358a <_svfiprintf_r+0x32>
 800357c:	230c      	movs	r3, #12
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	f04f 30ff 	mov.w	r0, #4294967295
 8003584:	b01d      	add	sp, #116	@ 0x74
 8003586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800358a:	2340      	movs	r3, #64	@ 0x40
 800358c:	616b      	str	r3, [r5, #20]
 800358e:	2300      	movs	r3, #0
 8003590:	9309      	str	r3, [sp, #36]	@ 0x24
 8003592:	2320      	movs	r3, #32
 8003594:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003598:	2330      	movs	r3, #48	@ 0x30
 800359a:	f04f 0901 	mov.w	r9, #1
 800359e:	f8cd 800c 	str.w	r8, [sp, #12]
 80035a2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800373c <_svfiprintf_r+0x1e4>
 80035a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035aa:	4623      	mov	r3, r4
 80035ac:	469a      	mov	sl, r3
 80035ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035b2:	b10a      	cbz	r2, 80035b8 <_svfiprintf_r+0x60>
 80035b4:	2a25      	cmp	r2, #37	@ 0x25
 80035b6:	d1f9      	bne.n	80035ac <_svfiprintf_r+0x54>
 80035b8:	ebba 0b04 	subs.w	fp, sl, r4
 80035bc:	d00b      	beq.n	80035d6 <_svfiprintf_r+0x7e>
 80035be:	465b      	mov	r3, fp
 80035c0:	4622      	mov	r2, r4
 80035c2:	4629      	mov	r1, r5
 80035c4:	4638      	mov	r0, r7
 80035c6:	f7ff ff6b 	bl	80034a0 <__ssputs_r>
 80035ca:	3001      	adds	r0, #1
 80035cc:	f000 80a7 	beq.w	800371e <_svfiprintf_r+0x1c6>
 80035d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035d2:	445a      	add	r2, fp
 80035d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80035d6:	f89a 3000 	ldrb.w	r3, [sl]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 809f 	beq.w	800371e <_svfiprintf_r+0x1c6>
 80035e0:	2300      	movs	r3, #0
 80035e2:	f04f 32ff 	mov.w	r2, #4294967295
 80035e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80035ea:	f10a 0a01 	add.w	sl, sl, #1
 80035ee:	9304      	str	r3, [sp, #16]
 80035f0:	9307      	str	r3, [sp, #28]
 80035f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80035f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80035f8:	4654      	mov	r4, sl
 80035fa:	2205      	movs	r2, #5
 80035fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003600:	484e      	ldr	r0, [pc, #312]	@ (800373c <_svfiprintf_r+0x1e4>)
 8003602:	f000 fa5f 	bl	8003ac4 <memchr>
 8003606:	9a04      	ldr	r2, [sp, #16]
 8003608:	b9d8      	cbnz	r0, 8003642 <_svfiprintf_r+0xea>
 800360a:	06d0      	lsls	r0, r2, #27
 800360c:	bf44      	itt	mi
 800360e:	2320      	movmi	r3, #32
 8003610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003614:	0711      	lsls	r1, r2, #28
 8003616:	bf44      	itt	mi
 8003618:	232b      	movmi	r3, #43	@ 0x2b
 800361a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800361e:	f89a 3000 	ldrb.w	r3, [sl]
 8003622:	2b2a      	cmp	r3, #42	@ 0x2a
 8003624:	d015      	beq.n	8003652 <_svfiprintf_r+0xfa>
 8003626:	4654      	mov	r4, sl
 8003628:	2000      	movs	r0, #0
 800362a:	f04f 0c0a 	mov.w	ip, #10
 800362e:	9a07      	ldr	r2, [sp, #28]
 8003630:	4621      	mov	r1, r4
 8003632:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003636:	3b30      	subs	r3, #48	@ 0x30
 8003638:	2b09      	cmp	r3, #9
 800363a:	d94b      	bls.n	80036d4 <_svfiprintf_r+0x17c>
 800363c:	b1b0      	cbz	r0, 800366c <_svfiprintf_r+0x114>
 800363e:	9207      	str	r2, [sp, #28]
 8003640:	e014      	b.n	800366c <_svfiprintf_r+0x114>
 8003642:	eba0 0308 	sub.w	r3, r0, r8
 8003646:	fa09 f303 	lsl.w	r3, r9, r3
 800364a:	4313      	orrs	r3, r2
 800364c:	46a2      	mov	sl, r4
 800364e:	9304      	str	r3, [sp, #16]
 8003650:	e7d2      	b.n	80035f8 <_svfiprintf_r+0xa0>
 8003652:	9b03      	ldr	r3, [sp, #12]
 8003654:	1d19      	adds	r1, r3, #4
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	9103      	str	r1, [sp, #12]
 800365a:	2b00      	cmp	r3, #0
 800365c:	bfbb      	ittet	lt
 800365e:	425b      	neglt	r3, r3
 8003660:	f042 0202 	orrlt.w	r2, r2, #2
 8003664:	9307      	strge	r3, [sp, #28]
 8003666:	9307      	strlt	r3, [sp, #28]
 8003668:	bfb8      	it	lt
 800366a:	9204      	strlt	r2, [sp, #16]
 800366c:	7823      	ldrb	r3, [r4, #0]
 800366e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003670:	d10a      	bne.n	8003688 <_svfiprintf_r+0x130>
 8003672:	7863      	ldrb	r3, [r4, #1]
 8003674:	2b2a      	cmp	r3, #42	@ 0x2a
 8003676:	d132      	bne.n	80036de <_svfiprintf_r+0x186>
 8003678:	9b03      	ldr	r3, [sp, #12]
 800367a:	3402      	adds	r4, #2
 800367c:	1d1a      	adds	r2, r3, #4
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	9203      	str	r2, [sp, #12]
 8003682:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003686:	9305      	str	r3, [sp, #20]
 8003688:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003740 <_svfiprintf_r+0x1e8>
 800368c:	2203      	movs	r2, #3
 800368e:	4650      	mov	r0, sl
 8003690:	7821      	ldrb	r1, [r4, #0]
 8003692:	f000 fa17 	bl	8003ac4 <memchr>
 8003696:	b138      	cbz	r0, 80036a8 <_svfiprintf_r+0x150>
 8003698:	2240      	movs	r2, #64	@ 0x40
 800369a:	9b04      	ldr	r3, [sp, #16]
 800369c:	eba0 000a 	sub.w	r0, r0, sl
 80036a0:	4082      	lsls	r2, r0
 80036a2:	4313      	orrs	r3, r2
 80036a4:	3401      	adds	r4, #1
 80036a6:	9304      	str	r3, [sp, #16]
 80036a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036ac:	2206      	movs	r2, #6
 80036ae:	4825      	ldr	r0, [pc, #148]	@ (8003744 <_svfiprintf_r+0x1ec>)
 80036b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036b4:	f000 fa06 	bl	8003ac4 <memchr>
 80036b8:	2800      	cmp	r0, #0
 80036ba:	d036      	beq.n	800372a <_svfiprintf_r+0x1d2>
 80036bc:	4b22      	ldr	r3, [pc, #136]	@ (8003748 <_svfiprintf_r+0x1f0>)
 80036be:	bb1b      	cbnz	r3, 8003708 <_svfiprintf_r+0x1b0>
 80036c0:	9b03      	ldr	r3, [sp, #12]
 80036c2:	3307      	adds	r3, #7
 80036c4:	f023 0307 	bic.w	r3, r3, #7
 80036c8:	3308      	adds	r3, #8
 80036ca:	9303      	str	r3, [sp, #12]
 80036cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036ce:	4433      	add	r3, r6
 80036d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80036d2:	e76a      	b.n	80035aa <_svfiprintf_r+0x52>
 80036d4:	460c      	mov	r4, r1
 80036d6:	2001      	movs	r0, #1
 80036d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80036dc:	e7a8      	b.n	8003630 <_svfiprintf_r+0xd8>
 80036de:	2300      	movs	r3, #0
 80036e0:	f04f 0c0a 	mov.w	ip, #10
 80036e4:	4619      	mov	r1, r3
 80036e6:	3401      	adds	r4, #1
 80036e8:	9305      	str	r3, [sp, #20]
 80036ea:	4620      	mov	r0, r4
 80036ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036f0:	3a30      	subs	r2, #48	@ 0x30
 80036f2:	2a09      	cmp	r2, #9
 80036f4:	d903      	bls.n	80036fe <_svfiprintf_r+0x1a6>
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0c6      	beq.n	8003688 <_svfiprintf_r+0x130>
 80036fa:	9105      	str	r1, [sp, #20]
 80036fc:	e7c4      	b.n	8003688 <_svfiprintf_r+0x130>
 80036fe:	4604      	mov	r4, r0
 8003700:	2301      	movs	r3, #1
 8003702:	fb0c 2101 	mla	r1, ip, r1, r2
 8003706:	e7f0      	b.n	80036ea <_svfiprintf_r+0x192>
 8003708:	ab03      	add	r3, sp, #12
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	462a      	mov	r2, r5
 800370e:	4638      	mov	r0, r7
 8003710:	4b0e      	ldr	r3, [pc, #56]	@ (800374c <_svfiprintf_r+0x1f4>)
 8003712:	a904      	add	r1, sp, #16
 8003714:	f3af 8000 	nop.w
 8003718:	1c42      	adds	r2, r0, #1
 800371a:	4606      	mov	r6, r0
 800371c:	d1d6      	bne.n	80036cc <_svfiprintf_r+0x174>
 800371e:	89ab      	ldrh	r3, [r5, #12]
 8003720:	065b      	lsls	r3, r3, #25
 8003722:	f53f af2d 	bmi.w	8003580 <_svfiprintf_r+0x28>
 8003726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003728:	e72c      	b.n	8003584 <_svfiprintf_r+0x2c>
 800372a:	ab03      	add	r3, sp, #12
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	462a      	mov	r2, r5
 8003730:	4638      	mov	r0, r7
 8003732:	4b06      	ldr	r3, [pc, #24]	@ (800374c <_svfiprintf_r+0x1f4>)
 8003734:	a904      	add	r1, sp, #16
 8003736:	f000 f87d 	bl	8003834 <_printf_i>
 800373a:	e7ed      	b.n	8003718 <_svfiprintf_r+0x1c0>
 800373c:	0800439e 	.word	0x0800439e
 8003740:	080043a4 	.word	0x080043a4
 8003744:	080043a8 	.word	0x080043a8
 8003748:	00000000 	.word	0x00000000
 800374c:	080034a1 	.word	0x080034a1

08003750 <_printf_common>:
 8003750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003754:	4616      	mov	r6, r2
 8003756:	4698      	mov	r8, r3
 8003758:	688a      	ldr	r2, [r1, #8]
 800375a:	690b      	ldr	r3, [r1, #16]
 800375c:	4607      	mov	r7, r0
 800375e:	4293      	cmp	r3, r2
 8003760:	bfb8      	it	lt
 8003762:	4613      	movlt	r3, r2
 8003764:	6033      	str	r3, [r6, #0]
 8003766:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800376a:	460c      	mov	r4, r1
 800376c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003770:	b10a      	cbz	r2, 8003776 <_printf_common+0x26>
 8003772:	3301      	adds	r3, #1
 8003774:	6033      	str	r3, [r6, #0]
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	0699      	lsls	r1, r3, #26
 800377a:	bf42      	ittt	mi
 800377c:	6833      	ldrmi	r3, [r6, #0]
 800377e:	3302      	addmi	r3, #2
 8003780:	6033      	strmi	r3, [r6, #0]
 8003782:	6825      	ldr	r5, [r4, #0]
 8003784:	f015 0506 	ands.w	r5, r5, #6
 8003788:	d106      	bne.n	8003798 <_printf_common+0x48>
 800378a:	f104 0a19 	add.w	sl, r4, #25
 800378e:	68e3      	ldr	r3, [r4, #12]
 8003790:	6832      	ldr	r2, [r6, #0]
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	42ab      	cmp	r3, r5
 8003796:	dc2b      	bgt.n	80037f0 <_printf_common+0xa0>
 8003798:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800379c:	6822      	ldr	r2, [r4, #0]
 800379e:	3b00      	subs	r3, #0
 80037a0:	bf18      	it	ne
 80037a2:	2301      	movne	r3, #1
 80037a4:	0692      	lsls	r2, r2, #26
 80037a6:	d430      	bmi.n	800380a <_printf_common+0xba>
 80037a8:	4641      	mov	r1, r8
 80037aa:	4638      	mov	r0, r7
 80037ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037b0:	47c8      	blx	r9
 80037b2:	3001      	adds	r0, #1
 80037b4:	d023      	beq.n	80037fe <_printf_common+0xae>
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	6922      	ldr	r2, [r4, #16]
 80037ba:	f003 0306 	and.w	r3, r3, #6
 80037be:	2b04      	cmp	r3, #4
 80037c0:	bf14      	ite	ne
 80037c2:	2500      	movne	r5, #0
 80037c4:	6833      	ldreq	r3, [r6, #0]
 80037c6:	f04f 0600 	mov.w	r6, #0
 80037ca:	bf08      	it	eq
 80037cc:	68e5      	ldreq	r5, [r4, #12]
 80037ce:	f104 041a 	add.w	r4, r4, #26
 80037d2:	bf08      	it	eq
 80037d4:	1aed      	subeq	r5, r5, r3
 80037d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80037da:	bf08      	it	eq
 80037dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037e0:	4293      	cmp	r3, r2
 80037e2:	bfc4      	itt	gt
 80037e4:	1a9b      	subgt	r3, r3, r2
 80037e6:	18ed      	addgt	r5, r5, r3
 80037e8:	42b5      	cmp	r5, r6
 80037ea:	d11a      	bne.n	8003822 <_printf_common+0xd2>
 80037ec:	2000      	movs	r0, #0
 80037ee:	e008      	b.n	8003802 <_printf_common+0xb2>
 80037f0:	2301      	movs	r3, #1
 80037f2:	4652      	mov	r2, sl
 80037f4:	4641      	mov	r1, r8
 80037f6:	4638      	mov	r0, r7
 80037f8:	47c8      	blx	r9
 80037fa:	3001      	adds	r0, #1
 80037fc:	d103      	bne.n	8003806 <_printf_common+0xb6>
 80037fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003806:	3501      	adds	r5, #1
 8003808:	e7c1      	b.n	800378e <_printf_common+0x3e>
 800380a:	2030      	movs	r0, #48	@ 0x30
 800380c:	18e1      	adds	r1, r4, r3
 800380e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003812:	1c5a      	adds	r2, r3, #1
 8003814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003818:	4422      	add	r2, r4
 800381a:	3302      	adds	r3, #2
 800381c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003820:	e7c2      	b.n	80037a8 <_printf_common+0x58>
 8003822:	2301      	movs	r3, #1
 8003824:	4622      	mov	r2, r4
 8003826:	4641      	mov	r1, r8
 8003828:	4638      	mov	r0, r7
 800382a:	47c8      	blx	r9
 800382c:	3001      	adds	r0, #1
 800382e:	d0e6      	beq.n	80037fe <_printf_common+0xae>
 8003830:	3601      	adds	r6, #1
 8003832:	e7d9      	b.n	80037e8 <_printf_common+0x98>

08003834 <_printf_i>:
 8003834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003838:	7e0f      	ldrb	r7, [r1, #24]
 800383a:	4691      	mov	r9, r2
 800383c:	2f78      	cmp	r7, #120	@ 0x78
 800383e:	4680      	mov	r8, r0
 8003840:	460c      	mov	r4, r1
 8003842:	469a      	mov	sl, r3
 8003844:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800384a:	d807      	bhi.n	800385c <_printf_i+0x28>
 800384c:	2f62      	cmp	r7, #98	@ 0x62
 800384e:	d80a      	bhi.n	8003866 <_printf_i+0x32>
 8003850:	2f00      	cmp	r7, #0
 8003852:	f000 80d1 	beq.w	80039f8 <_printf_i+0x1c4>
 8003856:	2f58      	cmp	r7, #88	@ 0x58
 8003858:	f000 80b8 	beq.w	80039cc <_printf_i+0x198>
 800385c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003864:	e03a      	b.n	80038dc <_printf_i+0xa8>
 8003866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800386a:	2b15      	cmp	r3, #21
 800386c:	d8f6      	bhi.n	800385c <_printf_i+0x28>
 800386e:	a101      	add	r1, pc, #4	@ (adr r1, 8003874 <_printf_i+0x40>)
 8003870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003874:	080038cd 	.word	0x080038cd
 8003878:	080038e1 	.word	0x080038e1
 800387c:	0800385d 	.word	0x0800385d
 8003880:	0800385d 	.word	0x0800385d
 8003884:	0800385d 	.word	0x0800385d
 8003888:	0800385d 	.word	0x0800385d
 800388c:	080038e1 	.word	0x080038e1
 8003890:	0800385d 	.word	0x0800385d
 8003894:	0800385d 	.word	0x0800385d
 8003898:	0800385d 	.word	0x0800385d
 800389c:	0800385d 	.word	0x0800385d
 80038a0:	080039df 	.word	0x080039df
 80038a4:	0800390b 	.word	0x0800390b
 80038a8:	08003999 	.word	0x08003999
 80038ac:	0800385d 	.word	0x0800385d
 80038b0:	0800385d 	.word	0x0800385d
 80038b4:	08003a01 	.word	0x08003a01
 80038b8:	0800385d 	.word	0x0800385d
 80038bc:	0800390b 	.word	0x0800390b
 80038c0:	0800385d 	.word	0x0800385d
 80038c4:	0800385d 	.word	0x0800385d
 80038c8:	080039a1 	.word	0x080039a1
 80038cc:	6833      	ldr	r3, [r6, #0]
 80038ce:	1d1a      	adds	r2, r3, #4
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6032      	str	r2, [r6, #0]
 80038d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038dc:	2301      	movs	r3, #1
 80038de:	e09c      	b.n	8003a1a <_printf_i+0x1e6>
 80038e0:	6833      	ldr	r3, [r6, #0]
 80038e2:	6820      	ldr	r0, [r4, #0]
 80038e4:	1d19      	adds	r1, r3, #4
 80038e6:	6031      	str	r1, [r6, #0]
 80038e8:	0606      	lsls	r6, r0, #24
 80038ea:	d501      	bpl.n	80038f0 <_printf_i+0xbc>
 80038ec:	681d      	ldr	r5, [r3, #0]
 80038ee:	e003      	b.n	80038f8 <_printf_i+0xc4>
 80038f0:	0645      	lsls	r5, r0, #25
 80038f2:	d5fb      	bpl.n	80038ec <_printf_i+0xb8>
 80038f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80038f8:	2d00      	cmp	r5, #0
 80038fa:	da03      	bge.n	8003904 <_printf_i+0xd0>
 80038fc:	232d      	movs	r3, #45	@ 0x2d
 80038fe:	426d      	negs	r5, r5
 8003900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003904:	230a      	movs	r3, #10
 8003906:	4858      	ldr	r0, [pc, #352]	@ (8003a68 <_printf_i+0x234>)
 8003908:	e011      	b.n	800392e <_printf_i+0xfa>
 800390a:	6821      	ldr	r1, [r4, #0]
 800390c:	6833      	ldr	r3, [r6, #0]
 800390e:	0608      	lsls	r0, r1, #24
 8003910:	f853 5b04 	ldr.w	r5, [r3], #4
 8003914:	d402      	bmi.n	800391c <_printf_i+0xe8>
 8003916:	0649      	lsls	r1, r1, #25
 8003918:	bf48      	it	mi
 800391a:	b2ad      	uxthmi	r5, r5
 800391c:	2f6f      	cmp	r7, #111	@ 0x6f
 800391e:	6033      	str	r3, [r6, #0]
 8003920:	bf14      	ite	ne
 8003922:	230a      	movne	r3, #10
 8003924:	2308      	moveq	r3, #8
 8003926:	4850      	ldr	r0, [pc, #320]	@ (8003a68 <_printf_i+0x234>)
 8003928:	2100      	movs	r1, #0
 800392a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800392e:	6866      	ldr	r6, [r4, #4]
 8003930:	2e00      	cmp	r6, #0
 8003932:	60a6      	str	r6, [r4, #8]
 8003934:	db05      	blt.n	8003942 <_printf_i+0x10e>
 8003936:	6821      	ldr	r1, [r4, #0]
 8003938:	432e      	orrs	r6, r5
 800393a:	f021 0104 	bic.w	r1, r1, #4
 800393e:	6021      	str	r1, [r4, #0]
 8003940:	d04b      	beq.n	80039da <_printf_i+0x1a6>
 8003942:	4616      	mov	r6, r2
 8003944:	fbb5 f1f3 	udiv	r1, r5, r3
 8003948:	fb03 5711 	mls	r7, r3, r1, r5
 800394c:	5dc7      	ldrb	r7, [r0, r7]
 800394e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003952:	462f      	mov	r7, r5
 8003954:	42bb      	cmp	r3, r7
 8003956:	460d      	mov	r5, r1
 8003958:	d9f4      	bls.n	8003944 <_printf_i+0x110>
 800395a:	2b08      	cmp	r3, #8
 800395c:	d10b      	bne.n	8003976 <_printf_i+0x142>
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	07df      	lsls	r7, r3, #31
 8003962:	d508      	bpl.n	8003976 <_printf_i+0x142>
 8003964:	6923      	ldr	r3, [r4, #16]
 8003966:	6861      	ldr	r1, [r4, #4]
 8003968:	4299      	cmp	r1, r3
 800396a:	bfde      	ittt	le
 800396c:	2330      	movle	r3, #48	@ 0x30
 800396e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003972:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003976:	1b92      	subs	r2, r2, r6
 8003978:	6122      	str	r2, [r4, #16]
 800397a:	464b      	mov	r3, r9
 800397c:	4621      	mov	r1, r4
 800397e:	4640      	mov	r0, r8
 8003980:	f8cd a000 	str.w	sl, [sp]
 8003984:	aa03      	add	r2, sp, #12
 8003986:	f7ff fee3 	bl	8003750 <_printf_common>
 800398a:	3001      	adds	r0, #1
 800398c:	d14a      	bne.n	8003a24 <_printf_i+0x1f0>
 800398e:	f04f 30ff 	mov.w	r0, #4294967295
 8003992:	b004      	add	sp, #16
 8003994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003998:	6823      	ldr	r3, [r4, #0]
 800399a:	f043 0320 	orr.w	r3, r3, #32
 800399e:	6023      	str	r3, [r4, #0]
 80039a0:	2778      	movs	r7, #120	@ 0x78
 80039a2:	4832      	ldr	r0, [pc, #200]	@ (8003a6c <_printf_i+0x238>)
 80039a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039a8:	6823      	ldr	r3, [r4, #0]
 80039aa:	6831      	ldr	r1, [r6, #0]
 80039ac:	061f      	lsls	r7, r3, #24
 80039ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80039b2:	d402      	bmi.n	80039ba <_printf_i+0x186>
 80039b4:	065f      	lsls	r7, r3, #25
 80039b6:	bf48      	it	mi
 80039b8:	b2ad      	uxthmi	r5, r5
 80039ba:	6031      	str	r1, [r6, #0]
 80039bc:	07d9      	lsls	r1, r3, #31
 80039be:	bf44      	itt	mi
 80039c0:	f043 0320 	orrmi.w	r3, r3, #32
 80039c4:	6023      	strmi	r3, [r4, #0]
 80039c6:	b11d      	cbz	r5, 80039d0 <_printf_i+0x19c>
 80039c8:	2310      	movs	r3, #16
 80039ca:	e7ad      	b.n	8003928 <_printf_i+0xf4>
 80039cc:	4826      	ldr	r0, [pc, #152]	@ (8003a68 <_printf_i+0x234>)
 80039ce:	e7e9      	b.n	80039a4 <_printf_i+0x170>
 80039d0:	6823      	ldr	r3, [r4, #0]
 80039d2:	f023 0320 	bic.w	r3, r3, #32
 80039d6:	6023      	str	r3, [r4, #0]
 80039d8:	e7f6      	b.n	80039c8 <_printf_i+0x194>
 80039da:	4616      	mov	r6, r2
 80039dc:	e7bd      	b.n	800395a <_printf_i+0x126>
 80039de:	6833      	ldr	r3, [r6, #0]
 80039e0:	6825      	ldr	r5, [r4, #0]
 80039e2:	1d18      	adds	r0, r3, #4
 80039e4:	6961      	ldr	r1, [r4, #20]
 80039e6:	6030      	str	r0, [r6, #0]
 80039e8:	062e      	lsls	r6, r5, #24
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	d501      	bpl.n	80039f2 <_printf_i+0x1be>
 80039ee:	6019      	str	r1, [r3, #0]
 80039f0:	e002      	b.n	80039f8 <_printf_i+0x1c4>
 80039f2:	0668      	lsls	r0, r5, #25
 80039f4:	d5fb      	bpl.n	80039ee <_printf_i+0x1ba>
 80039f6:	8019      	strh	r1, [r3, #0]
 80039f8:	2300      	movs	r3, #0
 80039fa:	4616      	mov	r6, r2
 80039fc:	6123      	str	r3, [r4, #16]
 80039fe:	e7bc      	b.n	800397a <_printf_i+0x146>
 8003a00:	6833      	ldr	r3, [r6, #0]
 8003a02:	2100      	movs	r1, #0
 8003a04:	1d1a      	adds	r2, r3, #4
 8003a06:	6032      	str	r2, [r6, #0]
 8003a08:	681e      	ldr	r6, [r3, #0]
 8003a0a:	6862      	ldr	r2, [r4, #4]
 8003a0c:	4630      	mov	r0, r6
 8003a0e:	f000 f859 	bl	8003ac4 <memchr>
 8003a12:	b108      	cbz	r0, 8003a18 <_printf_i+0x1e4>
 8003a14:	1b80      	subs	r0, r0, r6
 8003a16:	6060      	str	r0, [r4, #4]
 8003a18:	6863      	ldr	r3, [r4, #4]
 8003a1a:	6123      	str	r3, [r4, #16]
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a22:	e7aa      	b.n	800397a <_printf_i+0x146>
 8003a24:	4632      	mov	r2, r6
 8003a26:	4649      	mov	r1, r9
 8003a28:	4640      	mov	r0, r8
 8003a2a:	6923      	ldr	r3, [r4, #16]
 8003a2c:	47d0      	blx	sl
 8003a2e:	3001      	adds	r0, #1
 8003a30:	d0ad      	beq.n	800398e <_printf_i+0x15a>
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	079b      	lsls	r3, r3, #30
 8003a36:	d413      	bmi.n	8003a60 <_printf_i+0x22c>
 8003a38:	68e0      	ldr	r0, [r4, #12]
 8003a3a:	9b03      	ldr	r3, [sp, #12]
 8003a3c:	4298      	cmp	r0, r3
 8003a3e:	bfb8      	it	lt
 8003a40:	4618      	movlt	r0, r3
 8003a42:	e7a6      	b.n	8003992 <_printf_i+0x15e>
 8003a44:	2301      	movs	r3, #1
 8003a46:	4632      	mov	r2, r6
 8003a48:	4649      	mov	r1, r9
 8003a4a:	4640      	mov	r0, r8
 8003a4c:	47d0      	blx	sl
 8003a4e:	3001      	adds	r0, #1
 8003a50:	d09d      	beq.n	800398e <_printf_i+0x15a>
 8003a52:	3501      	adds	r5, #1
 8003a54:	68e3      	ldr	r3, [r4, #12]
 8003a56:	9903      	ldr	r1, [sp, #12]
 8003a58:	1a5b      	subs	r3, r3, r1
 8003a5a:	42ab      	cmp	r3, r5
 8003a5c:	dcf2      	bgt.n	8003a44 <_printf_i+0x210>
 8003a5e:	e7eb      	b.n	8003a38 <_printf_i+0x204>
 8003a60:	2500      	movs	r5, #0
 8003a62:	f104 0619 	add.w	r6, r4, #25
 8003a66:	e7f5      	b.n	8003a54 <_printf_i+0x220>
 8003a68:	080043af 	.word	0x080043af
 8003a6c:	080043c0 	.word	0x080043c0

08003a70 <memmove>:
 8003a70:	4288      	cmp	r0, r1
 8003a72:	b510      	push	{r4, lr}
 8003a74:	eb01 0402 	add.w	r4, r1, r2
 8003a78:	d902      	bls.n	8003a80 <memmove+0x10>
 8003a7a:	4284      	cmp	r4, r0
 8003a7c:	4623      	mov	r3, r4
 8003a7e:	d807      	bhi.n	8003a90 <memmove+0x20>
 8003a80:	1e43      	subs	r3, r0, #1
 8003a82:	42a1      	cmp	r1, r4
 8003a84:	d008      	beq.n	8003a98 <memmove+0x28>
 8003a86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a8e:	e7f8      	b.n	8003a82 <memmove+0x12>
 8003a90:	4601      	mov	r1, r0
 8003a92:	4402      	add	r2, r0
 8003a94:	428a      	cmp	r2, r1
 8003a96:	d100      	bne.n	8003a9a <memmove+0x2a>
 8003a98:	bd10      	pop	{r4, pc}
 8003a9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003aa2:	e7f7      	b.n	8003a94 <memmove+0x24>

08003aa4 <_sbrk_r>:
 8003aa4:	b538      	push	{r3, r4, r5, lr}
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	4d05      	ldr	r5, [pc, #20]	@ (8003ac0 <_sbrk_r+0x1c>)
 8003aaa:	4604      	mov	r4, r0
 8003aac:	4608      	mov	r0, r1
 8003aae:	602b      	str	r3, [r5, #0]
 8003ab0:	f7fc feb8 	bl	8000824 <_sbrk>
 8003ab4:	1c43      	adds	r3, r0, #1
 8003ab6:	d102      	bne.n	8003abe <_sbrk_r+0x1a>
 8003ab8:	682b      	ldr	r3, [r5, #0]
 8003aba:	b103      	cbz	r3, 8003abe <_sbrk_r+0x1a>
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	bd38      	pop	{r3, r4, r5, pc}
 8003ac0:	200006b0 	.word	0x200006b0

08003ac4 <memchr>:
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	b510      	push	{r4, lr}
 8003ac8:	b2c9      	uxtb	r1, r1
 8003aca:	4402      	add	r2, r0
 8003acc:	4293      	cmp	r3, r2
 8003ace:	4618      	mov	r0, r3
 8003ad0:	d101      	bne.n	8003ad6 <memchr+0x12>
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	e003      	b.n	8003ade <memchr+0x1a>
 8003ad6:	7804      	ldrb	r4, [r0, #0]
 8003ad8:	3301      	adds	r3, #1
 8003ada:	428c      	cmp	r4, r1
 8003adc:	d1f6      	bne.n	8003acc <memchr+0x8>
 8003ade:	bd10      	pop	{r4, pc}

08003ae0 <memcpy>:
 8003ae0:	440a      	add	r2, r1
 8003ae2:	4291      	cmp	r1, r2
 8003ae4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ae8:	d100      	bne.n	8003aec <memcpy+0xc>
 8003aea:	4770      	bx	lr
 8003aec:	b510      	push	{r4, lr}
 8003aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003af2:	4291      	cmp	r1, r2
 8003af4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003af8:	d1f9      	bne.n	8003aee <memcpy+0xe>
 8003afa:	bd10      	pop	{r4, pc}

08003afc <_realloc_r>:
 8003afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b00:	4607      	mov	r7, r0
 8003b02:	4614      	mov	r4, r2
 8003b04:	460d      	mov	r5, r1
 8003b06:	b921      	cbnz	r1, 8003b12 <_realloc_r+0x16>
 8003b08:	4611      	mov	r1, r2
 8003b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b0e:	f7ff bc3b 	b.w	8003388 <_malloc_r>
 8003b12:	b92a      	cbnz	r2, 8003b20 <_realloc_r+0x24>
 8003b14:	f7ff fbce 	bl	80032b4 <_free_r>
 8003b18:	4625      	mov	r5, r4
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b20:	f000 f81a 	bl	8003b58 <_malloc_usable_size_r>
 8003b24:	4284      	cmp	r4, r0
 8003b26:	4606      	mov	r6, r0
 8003b28:	d802      	bhi.n	8003b30 <_realloc_r+0x34>
 8003b2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b2e:	d8f4      	bhi.n	8003b1a <_realloc_r+0x1e>
 8003b30:	4621      	mov	r1, r4
 8003b32:	4638      	mov	r0, r7
 8003b34:	f7ff fc28 	bl	8003388 <_malloc_r>
 8003b38:	4680      	mov	r8, r0
 8003b3a:	b908      	cbnz	r0, 8003b40 <_realloc_r+0x44>
 8003b3c:	4645      	mov	r5, r8
 8003b3e:	e7ec      	b.n	8003b1a <_realloc_r+0x1e>
 8003b40:	42b4      	cmp	r4, r6
 8003b42:	4622      	mov	r2, r4
 8003b44:	4629      	mov	r1, r5
 8003b46:	bf28      	it	cs
 8003b48:	4632      	movcs	r2, r6
 8003b4a:	f7ff ffc9 	bl	8003ae0 <memcpy>
 8003b4e:	4629      	mov	r1, r5
 8003b50:	4638      	mov	r0, r7
 8003b52:	f7ff fbaf 	bl	80032b4 <_free_r>
 8003b56:	e7f1      	b.n	8003b3c <_realloc_r+0x40>

08003b58 <_malloc_usable_size_r>:
 8003b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b5c:	1f18      	subs	r0, r3, #4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	bfbc      	itt	lt
 8003b62:	580b      	ldrlt	r3, [r1, r0]
 8003b64:	18c0      	addlt	r0, r0, r3
 8003b66:	4770      	bx	lr

08003b68 <_init>:
 8003b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6a:	bf00      	nop
 8003b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b6e:	bc08      	pop	{r3}
 8003b70:	469e      	mov	lr, r3
 8003b72:	4770      	bx	lr

08003b74 <_fini>:
 8003b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b76:	bf00      	nop
 8003b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b7a:	bc08      	pop	{r3}
 8003b7c:	469e      	mov	lr, r3
 8003b7e:	4770      	bx	lr
