INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/BIT_3_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BIT_3_ADDER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/8-way 4-bit multiplexer with 3-to-8 decoder/Decoders/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Adder_bit_3/Adder_bit_3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/8-WAY4~2/MUX_8_~1.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit_with_3_to_8_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 3-bit multiplexer/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Sandaru_200729V/DigiLab09-20220710T072741Z-001/DigiLab09/2-way 4-bit multiplexer/Mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Anoshan_200040B/ProgramROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/new/RegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Basaadhi_Adheesha/Program_counter/Program_counter.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sources_1/imports/Lab9/Upeksha_200672M/Adder_subtractor_Lab9-20220710T144112Z-001/Adder_subtractor_Lab9/addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-163] Analyzing VHDL file "D:/1. CSE/Xilinx_Vivado/Lab_9/Lab_9_v13/Lab_9_v13.srcs/sim_1/imports/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
