// Seed: 3710374758
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input tri0 id_2
    , id_20,
    output wor id_3,
    input supply0 id_4,
    output wire id_5,
    output wand id_6,
    output tri id_7,
    output wire id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri id_11,
    input tri0 id_12,
    output wire id_13,
    input wire id_14,
    output uwire id_15,
    output wor id_16,
    input supply0 id_17,
    output tri1 id_18
);
  assign id_16 = id_9;
  assign module_1.type_18 = 0;
  wire id_21 = 1;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10,
    output tri1 id_11
);
  wire id_13;
  always #1 begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_3,
      id_2,
      id_11,
      id_10,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_6,
      id_0,
      id_8,
      id_0,
      id_1,
      id_8,
      id_11
  );
endmodule
