# full_adder
basic System Verilog implementation

this is full adder skelaton

![image](https://github.com/CroosJJSE/full_adder/assets/141708783/4aacac07-bab6-4844-870c-ded6fbc7b057)

this is the overall view of N bit adder.
we are connecting N full adders to get this N bit adders
but in this is slow.
in real time we do differently to add large N bit number
![image](https://github.com/CroosJJSE/full_adder/assets/141708783/db894315-9205-4f66-bfa6-025c7f27d62b)


this is simluation results.
since i reserved 8 bits
so overflow happens whenever co high. so calculation wrong


![image](https://github.com/CroosJJSE/full_adder/assets/141708783/0f8bb503-760f-4d91-a8c6-0a887fa40ea5)
