Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Address> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:47]
ERROR: [VRFC 10-718] formal port <PCWrite> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:51]
ERROR: [VRFC 10-718] formal port <IorD> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:52]
ERROR: [VRFC 10-718] formal port <PCsource> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:53]
ERROR: [VRFC 10-718] formal port <MemRead> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:54]
ERROR: [VRFC 10-718] formal port <MemWrite> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:55]
ERROR: [VRFC 10-718] formal port <MentoReg> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:56]
ERROR: [VRFC 10-718] formal port <IRWrite> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:57]
ERROR: [VRFC 10-718] formal port <RegDst> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:58]
ERROR: [VRFC 10-718] formal port <RegWrite> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:59]
ERROR: [VRFC 10-718] formal port <ALUSrcA> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:60]
ERROR: [VRFC 10-718] formal port <ALUSrcB> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:61]
ERROR: [VRFC 10-718] formal port <ALUop> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:62]
ERROR: [VRFC 10-718] formal port <zero> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:64]
ERROR: [VRFC 10-718] formal port <neg> does not exist in entity <data_path>.  Please compare the definition of block <data_path> to its component declaration and its instantion to detect the mismatch. [C:/Users/miche/OneDrive/Documentos/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testebench in library work failed.
