icc_shell> set_app_var target_library "/home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db"
/home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db
icc_shell> set_app_var link_library "* /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db"
* /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> create_mw_lib  -technology /home/IC/Desktop/risc_cpu/syn/ref/tech/cb13_6m.tf -mw_reference_library {/home/IC/Desktop/risc_cpu/syn/ref/mw_lib/sc /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/io /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/special /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram4x32 /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram8x64 /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram16x128 /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram32x64} -bus_naming_style {[%d]}  -open  /home/IC/Desktop/risc_cpu/syn/icc/april4_2024
Start to load technology file /home/IC/Desktop/risc_cpu/syn/ref/tech/cb13_6m.tf.
Warning: Layer 'PRODUM' is missing the attribute 'minSpacing'. (line 312) (TFCHK-014)
Warning: Layer 'PRODUM' is missing the attribute 'minWidth'. (line 312) (TFCHK-014)
Warning: Layer 'METAL' has a pitch 0.41 that does not match the recommended wire-to-via pitch 0.66. (TFCHK-049)
Warning: Layer 'METAL3' has a pitch 0.41 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL4' has a pitch 0.515 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL5' has a pitch 0.81 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL6' has a pitch 0.97 that does not match the doubled pitch 1.03 or tripled pitch 1.545. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/IC/Desktop/risc_cpu/syn/ref/tech/cb13_6m.tf has been loaded successfully.
{april4_2024}
icc_shell> set_tlu_plus_files -max_tluplus /home/IC/Desktop/risc_cpu/syn/ref/tlup/cb13_6m_max.tluplus -min_tluplus /home/IC/Desktop/risc_cpu/syn/ref/tlup/cb13_6m_min.tluplus -tech2itf_map  /home/IC/Desktop/risc_cpu/syn/ref/tlup/cb13_6m.map
1
icc_shell> read_verilog {/home/IC/Desktop/risc_cpu/syn/work/TOP_RISCV.v}
Loading db file '/home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db'
Loading db file '/opt/Synopsys/ICC2016/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/ICC2016/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'TOP_RISCV.CEL' now...
Total number of cell instances: 44123
Total number of nets: 44671
Total number of ports: 195 (include 0 PG ports)
Total number of hierarchical cell instances: 68

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
1
icc_shell> read_sdc  -version Latest "/home/IC/Desktop/risc_cpu/syn/work/TOP_RISCV.sdc"
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram16x128. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram32x64. (PSYN-878)

  Linking design 'TOP_RISCV'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (68 designs)              TOP_RISCV.CEL, etc
  cb13fs120_tsmc_max (library) /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db

# GUI Debug: Building dc from empty. -- Time: 1sec 425ms
 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
Current design is 'TOP_RISCV'.
Current design is 'TOP_RISCV'.
 Info: hierarchy_separator was changed to /
1
icc_shell> create_floorplan -start_first_row -flip_first_row -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (6310,6310), dimensions (3690, 3690)
Number of terminals created: 195.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
TOP_RISCV              195
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.702
        Number Of Rows = 240
        Core Width = 887.65
        Core Height = 885.6
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> create_floorplan -core_utilization 0.701901 -core_aspect_ratio 0.997691 -start_first_row -flip_first_row -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10
There are 195 pins in total
Start to create wire tracks ...
GRC reference (6310,6310), dimensions (3690, 3690)
Number of terminals created: 195.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
TOP_RISCV              195
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.702
        Number Of Rows = 240
        Core Width = 887.65
        Core Height = 885.6
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> derive_pg_connection -power_net {VDD} -ground_net {VSS} -power_pin {VDD} -ground_pin {VSS}
Information: connected 44123 power ports and 44123 ground ports
1
icc_shell> create_rectangular_rings  -nets  {VDD VSS}  -left_offset 1 -left_segment_layer METAL6 -left_segment_width 3 -right_offset 1 -right_segment_layer METAL6 -right_segment_width 3 -bottom_offset 1 -bottom_segment_layer METAL5 -bottom_segment_width 3 -top_offset 1 -top_segment_layer METAL5 -top_segment_width 3
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
44123 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      337M Data =        0M
1
icc_shell> create_rectangular_rings  -nets  {VDD VSS}  -left_offset 1 -left_segment_layer METAL6 -left_segment_width 3 -right_offset 1 -right_segment_layer METAL6 -right_segment_width 3 -bottom_offset 1 -bottom_segment_layer METAL5 -bottom_segment_width 3 -top_offset 1 -top_segment_layer METAL5 -top_segment_width 3
Warning: wire dropped because it is outside the top-cell boundaries, ((-1.840, 6.000) (1.160, 907.440)) (Net: VDD) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-1.840, 904.440) (909.490, 907.440)) (Net: VDD) (wire on layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((906.490, 6.000) (909.490, 907.440)) (Net: VDD) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-1.840, 6.000) (909.490, 9.000)) (Net: VDD) (wire on layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-5.340, 2.500) (-2.340, 910.940)) (Net: VSS) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-5.340, 907.940) (912.990, 910.940)) (Net: VSS) (wire on layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((909.990, 2.500) (912.990, 910.940)) (Net: VSS) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-5.340, 2.500) (912.990, 5.500)) (Net: VSS) (wire on layer: METAL5 [30]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      337M Data =        0M
1
icc_shell> create_rectangular_rings  -nets  {VDD VSS}  -left_offset 1 -left_segment_layer METAL6 -left_segment_width 3 -right_offset 1 -right_segment_layer METAL6 -right_segment_width 3 -bottom_offset 1 -bottom_segment_layer METAL5 -bottom_segment_width 3 -top_offset 1 -top_segment_layer METAL5 -top_segment_width 3
Warning: wire dropped because it is outside the top-cell boundaries, ((-1.840, 6.000) (1.160, 907.440)) (Net: VDD) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-1.840, 904.440) (909.490, 907.440)) (Net: VDD) (wire on layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((906.490, 6.000) (909.490, 907.440)) (Net: VDD) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-1.840, 6.000) (909.490, 9.000)) (Net: VDD) (wire on layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-5.340, 2.500) (-2.340, 910.940)) (Net: VSS) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-5.340, 907.940) (912.990, 910.940)) (Net: VSS) (wire on layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((909.990, 2.500) (912.990, 910.940)) (Net: VSS) (wire on layer: METAL6 [34]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-5.340, 2.500) (912.990, 5.500)) (Net: VSS) (wire on layer: METAL5 [30]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      337M Data =        0M
1
icc_shell> preroute_standard_cells -connect horizontal  -remove_floating_pieces  -fill_empty_rows  -port_filter_mode off -cell_master_filter_mode off -cell_instance_filter_mode off -voltage_area_filter_mode off -route_type {P/G Std. Cell Pin Conn}
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
44123 cells out of bound

Info: using template cell aoi31d1 for empty rows
Prerouting standard cells horizontally: 
 [10.00%]  
 [20.00%]  
 [30.00%]  
 [40.00%]  
 [50.00%]  
 [60.00%]  
 [70.00%]  
 [80.00%]  
 [90.00%]  
 [100.00%]  
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      337M Data =        1M
1
icc_shell> preroute_instances
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
44123 cells out of bound
Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      337M Data =        0M
1
icc_shell> preroute_instances
Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      337M Data =        0M
1
icc_shell> create_fp_placement
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block Multiplier_inst
block REGS_inst
block ID_inst
block Divider_inst
block EX_inst
Above hierarchy nodes are selected for grouping
  24 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 44123 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 2
Num non-zero wt nets = 44313
Num     zero wt nets = 0
A net with highest fanout (279) is EX_MEM_inst/SNPS_LOGIC0
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : TOP_RISCV
Version    : L-2016.03-SP1
Date       : Thu Apr  4 13:00:43 2024
*********************************************

Total wirelength: 1687412.69
Number of 100x100 tracks cell density regions: 441
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 73.06% (at 90 734 131 774)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:00:44 2024
****************************************
Std cell utilization: 70.19%  (364708/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 70.19%  (364708/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        364708   sites, (non-fixed:364708 fixed:0)
                      44123    cells, (non-fixed:44123  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       181 
Avg. std cell width:  4.82 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:00:44 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 44123 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:00:46 2024
****************************************

avg cell displacement:    0.988 um ( 0.27 row height)
max cell displacement:    5.530 um ( 1.50 row height)
std deviation:            0.523 um ( 0.14 row height)
number of cell moved:     44123 cells (out of 44123 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> legalize_fp_placement
Warning: The command legalize_fp_placement is obsolete.  Use legalize_placement instead. (VFP-401)
Begin Overlap Removal Input Checking ...
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  41 blocks freed
  0 bytes freed
Checking successful.
End Overlap Removal Input Checking
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
*********************************
 Thu Apr  4 13:01:56 2024
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Running Mode = cellSpacing(-1.00)
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
  Reading netlist information from DB ...
    44123 placeable cells
    0 cover cells
    195 IO cells/pins
    44318 cell instances
    44673 nets
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    region mode: (opt netlist) free-style
    4 hard placement blockages
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    1870 nets have positive weight
    average positive net weight (>=2) = 2.0
    positive net weight range = [2, 3]
    standard deviation of net weight = 0.18
    1 net(s) treated as CLOCK for clustering
    1 clock nets, 4299 clocked instances (9.74%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      364708       519600
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 240 row segments
    RowArea1 = total row area = 786102.84 micron^2
    RowArea2 = RowArea1 - macros = 786102.84 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 786102.84 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 786102.84 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 786102.84 micron^2
    RowArea6 = RowArea5 - soft blockages = 786102.84 micron^2
    RowArea7 = RowArea6 - misc unusable area = 786102.84 micron^2
    44123 placeable standard cells in 551766.73 micron^2
    195 IO pads cells/pins in 0.00 micron^2
    cell/row utilization of array <unit> = 70.19%
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    max local area utilization set to be 94.04%
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    Initialization Time: 1 seconds.
    PR summary UTIL CHECKPOINT #3078

Starting ECO Placement ...
    no cell outside core area to be placed
    0 cells overlap in focus area
    Global Placement Time:      0 seconds.

Starting Area-based Overlap Removal ...
    reason: 
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
      placement of 0 cells are changed (0 moved, 0 rotated)
    overlaps removal finished
    Overlap Removal Time:       0 seconds.

Starting Detailed Optimization ...
    No movable cell instances in ECO mode
    Detailed Placement Time:    0 seconds.

Writing Cell Placement ...
ECO report: Placement of 0 cells in core area are changed
            0 cells moved, 0 cells rotated
    DB Update Time:     0 seconds.

Reporting placement quality ...
    >>>>> Placement Quality Report <<<<<
        @@@ horizontal bboxLength (wireLength) = 750957 (889796) (micron)
        @@@ vertical   bboxLength (wireLength) = 879468 (1057637) (micron)
        @@@ total      bboxLength (wireLength) = 1630425 (1947432) (micron)
        @@@ average length per net = 36.50 (43.59) (micron)
        No placement map created
    >>>>> End of Report <<<<<
    Placement Report Time:      0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:01
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
Completed Overlap Removal.
1
icc_shell> place_opt
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram16x128. (PSYN-878)
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/ram32x64. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'TOP_RISCV'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (68 designs)              TOP_RISCV.CEL, etc
  cb13fs120_tsmc_max (library) /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db

# GUI Debug: Building dc from empty. -- Time: 1sec 500ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast_leakage.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fastz.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/slow.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical_leakage.db'

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = /home/IC/Desktop/risc_cpu/syn/ref/tlup/cb13_6m_max.tluplus
TLU+ File = /home/IC/Desktop/risc_cpu/syn/ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...14%...29%...43%...57%...71%...86%...100% done.
Memory usage for placement task 94 Mbytes -- main task 559 Mbytes.

  Coarse Placement Complete
  --------------------------

Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 697

 Processing Buffer Trees ... 

Warning: New port 'EX_MEM_inst/dff8/IN0' is generated to sub_module 'EX_MEM_inst/dff8' as an additional of original port 'EX_MEM_inst/dff8/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff7/IN0' is generated to sub_module 'EX_MEM_inst/dff7' as an additional of original port 'EX_MEM_inst/dff7/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff6/IN0' is generated to sub_module 'EX_MEM_inst/dff6' as an additional of original port 'EX_MEM_inst/dff6/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff9/IN0' is generated to sub_module 'EX_MEM_inst/dff9' as an additional of original port 'EX_MEM_inst/dff9/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff2/IN0' is generated to sub_module 'EX_MEM_inst/dff2' as an additional of original port 'EX_MEM_inst/dff2/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff1/IN0' is generated to sub_module 'EX_MEM_inst/dff1' as an additional of original port 'EX_MEM_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff2/IN0' is generated to sub_module 'ID_EX_inst/dff2' as an additional of original port 'ID_EX_inst/dff2/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN0' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN1' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff4/IN0' is generated to sub_module 'ID_EX_inst/dff4' as an additional of original port 'ID_EX_inst/dff4/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN2' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'PC_inst/dff1/IN0' is generated to sub_module 'PC_inst/dff1' as an additional of original port 'PC_inst/dff1/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'PC_inst/IN0' is generated to sub_module 'PC_inst' as an additional of original port 'PC_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff3/IN0' is generated to sub_module 'ID_EX_inst/dff3' as an additional of original port 'ID_EX_inst/dff3/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN3' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff1/IN0' is generated to sub_module 'IF_ID_inst/dff1' as an additional of original port 'IF_ID_inst/dff1/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN0' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff1/IN0' is generated to sub_module 'ID_EX_inst/dff1' as an additional of original port 'ID_EX_inst/dff1/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN4' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN5' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff7/IN0' is generated to sub_module 'ID_EX_inst/dff7' as an additional of original port 'ID_EX_inst/dff7/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN6' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff5/IN0' is generated to sub_module 'ID_EX_inst/dff5' as an additional of original port 'ID_EX_inst/dff5/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN7' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN8' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff2/IN0' is generated to sub_module 'IF_ID_inst/dff2' as an additional of original port 'IF_ID_inst/dff2/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN1' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff11/IN0' is generated to sub_module 'ID_EX_inst/dff11' as an additional of original port 'ID_EX_inst/dff11/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN9' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
    [70]  10% ...
Warning: New port 'ID_EX_inst/dff2/IN1' is generated to sub_module 'ID_EX_inst/dff2' as an additional of original port 'ID_EX_inst/dff2/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN10' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN11' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff3/IN1' is generated to sub_module 'ID_EX_inst/dff3' as an additional of original port 'ID_EX_inst/dff3/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN12' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff4/IN1' is generated to sub_module 'ID_EX_inst/dff4' as an additional of original port 'ID_EX_inst/dff4/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN13' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'PC_inst/dff1/IN1' is generated to sub_module 'PC_inst/dff1' as an additional of original port 'PC_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'PC_inst/IN1' is generated to sub_module 'PC_inst' as an additional of original port 'PC_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'PC_inst/IN2' is generated to sub_module 'PC_inst' as an additional of original port 'PC_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff1/IN1' is generated to sub_module 'IF_ID_inst/dff1' as an additional of original port 'IF_ID_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN2' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff1/IN1' is generated to sub_module 'ID_EX_inst/dff1' as an additional of original port 'ID_EX_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN14' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN15' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff7/IN1' is generated to sub_module 'ID_EX_inst/dff7' as an additional of original port 'ID_EX_inst/dff7/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN16' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff5/IN1' is generated to sub_module 'ID_EX_inst/dff5' as an additional of original port 'ID_EX_inst/dff5/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN17' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN18' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff2/IN1' is generated to sub_module 'IF_ID_inst/dff2' as an additional of original port 'IF_ID_inst/dff2/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN3' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff11/IN1' is generated to sub_module 'ID_EX_inst/dff11' as an additional of original port 'ID_EX_inst/dff11/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN19' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
    [140]  20% ...
Warning: New port 'CHECK_inst/IN0' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs2_addr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN0' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN1' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[0]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN1' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs2_addr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN2' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN3' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN4' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN5' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN6' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[4]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN2' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN7' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN8' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[0]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN3' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN9' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN10' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[1]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN4' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN11' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN12' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[2]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN5' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN13' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN14' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[3]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN6' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[4]'. (PSYN-850)
Warning: New port 'REGS_inst/IN15' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[4]'. (PSYN-850)
Warning: New port 'REGS_inst/IN16' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[4]'. (PSYN-850)
    [210]  30% ...
    [280]  40% ...
    [350]  50% ...
    [420]  60% ...
Warning: New port 'Divider_inst/r391/IN0' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[50]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN1' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[40]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN2' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[4]'. (PSYN-850)
Warning: New port 'ID_inst/add_138/IN0' is generated to sub_module 'ID_inst/add_138' as an additional of original port 'ID_inst/add_138/B[8]'. (PSYN-850)
    [490]  70% ...
Warning: New port 'ID_inst/add_138/IN1' is generated to sub_module 'ID_inst/add_138' as an additional of original port 'ID_inst/add_138/B[9]'. (PSYN-850)
Warning: New port 'ID_inst/add_203/IN0' is generated to sub_module 'ID_inst/add_203' as an additional of original port 'ID_inst/add_203/B[11]'. (PSYN-850)
Warning: New port 'ID_inst/IN0' is generated to sub_module 'ID_inst' as an additional of original port 'ID_inst/rom_inst_i[31]'. (PSYN-850)
Warning: New port 'ID_inst/IN1' is generated to sub_module 'ID_inst' as an additional of original port 'ID_inst/rom_inst_i[31]'. (PSYN-850)
Warning: New port 'ID_inst/IN2' is generated to sub_module 'ID_inst' as an additional of original port 'ID_inst/rom_inst_i[31]'. (PSYN-850)
Warning: New port 'EX_inst/IN2' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/inst_i[14]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN0' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[2]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN1' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[16]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN0' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[16]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN2' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[8]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN3' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[10]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN1' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[10]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN4' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[12]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN2' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[12]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN5' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[20]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN6' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[18]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN3' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[14]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN4' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[48]'. (PSYN-850)
    [560]  80% ...
Warning: New port 'EX_inst/IN3' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[21]'. (PSYN-850)
Warning: New port 'EX_inst/IN4' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[21]'. (PSYN-850)
Warning: New port 'EX_inst/IN5' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[21]'. (PSYN-850)
Warning: New port 'EX_inst/IN6' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN7' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN8' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN9' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN10' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/inst_i[12]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN7' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[24]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN8' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[6]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN5' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[42]'. (PSYN-850)
Warning: New port 'EX_inst/IN11' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN12' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN13' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN14' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN15' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN16' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN17' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN18' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN19' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN20' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN21' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN22' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN23' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN24' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN25' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN26' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN27' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN28' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN29' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN30' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN31' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'EX_inst/IN32' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'EX_inst/IN33' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'EX_inst/IN34' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN9' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[14]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN6' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[24]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN7' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[12]'. (PSYN-850)
    [630]  90% ...
Warning: New port 'Multiplier_inst/r323/IN10' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[4]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN3' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[4]'. (PSYN-850)
Warning: New port 'EX_inst/IN35' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN36' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/sub_113/IN0' is generated to sub_module 'EX_inst/sub_113' as an additional of original port 'EX_inst/sub_113/B[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN37' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN38' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN39' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN40' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN41' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN42' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN43' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN44' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN45' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN46' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN47' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[3]'. (PSYN-850)
Warning: New port 'EX_inst/IN48' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[3]'. (PSYN-850)
Warning: New port 'CLINT_inst/IN0' is generated to sub_module 'CLINT_inst' as an additional of original port 'CLINT_inst/rst'. (PSYN-850)
Warning: New port 'REGS_inst/IN17' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/rst'. (PSYN-850)
Warning: New port 'Multiplier_inst/IN0' is generated to sub_module 'Multiplier_inst' as an additional of original port 'Multiplier_inst/rst'. (PSYN-850)
Warning: New port 'Divider_inst/IN0' is generated to sub_module 'Divider_inst' as an additional of original port 'Divider_inst/rst'. (PSYN-850)
Warning: New port 'Multiplier_inst/IN1' is generated to sub_module 'Multiplier_inst' as an additional of original port 'Multiplier_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN9' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN10' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN11' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN96' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN97' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN12' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN98' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN99' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN100' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN13' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN101' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN102' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN103' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN104' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN105' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN106' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN107' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN14' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'REGS_inst/IN18' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/rst'. (PSYN-850)
    [697] 100% Done ...

Information: The register 'ID_EX_inst/dff6/data_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'EX_MEM_inst/dff5/data_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'EX_MEM_inst/dff4/data_o_reg[0]' will be removed. (OPT-1207)
Information: Removing unused design 'DFF_SET_DW1_1'. (OPT-1055)
Information: Removing unused design 'DFF_SET_DW1_2'. (OPT-1055)
Information: Removing unused design 'DFF_SET_DW1_7'. (OPT-1055)

Information: Automatic high-fanout synthesis deletes 5530 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 1444 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : METAL5
    Derived Maximum Upper Layer   : METAL6
  ------------------------------------------
  Total 122 nets to be assigned.
Information: Updating design information... (UID-85)
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Total 31 nets assigned with min/max constraint.
  Total 31 nets assigned with min/max constraint by tool.





  Design  WNS: 0.27  TNS: 47.01  Number of Violating Paths: 226

  Nets with DRC Violations: 233
  Total moveable cell area: 513171.1
  Total fixed cell area: 0.0
  Total physical cell area: 513171.1
  Core area: (10000 10000 897650 895600)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   84799.2      0.27      47.0      29.1                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   84799.2      0.27      47.0      29.1                          
    0:00:25   84903.2      0.27      46.7      24.8                          
    0:00:25   84967.5      0.27      37.0      21.9                          
    0:00:25   84992.8      0.27      36.8      21.6                          
    0:00:25   85014.8      0.27      36.8      21.4                          
    0:00:25   85044.8      0.27      36.8      21.1                          
    0:00:25   85058.0      0.20      23.6      20.5                          
    0:00:26   85081.2      0.19      21.8      20.4                          


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26   85081.2      0.19      21.8      20.4                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   85081.2      0.19      21.8      20.4                          
    0:00:27   85109.5      0.00       0.0      20.4                          
    0:00:28   84989.0      0.00       0.0      20.4                          
    0:00:28   84989.0      0.00       0.0      20.4                          
    0:00:28   84989.0      0.00       0.0      20.4                          
    0:00:28   84989.0      0.00       0.0      20.4                          
    0:00:28   84989.0      0.00       0.0      20.4                          
    0:00:28   84893.8      0.00       0.0      20.4                          
    0:00:28   84893.8      0.00       0.0      20.4                          
    0:00:28   84885.2      0.00       0.0      20.4                          
    0:00:28   84885.2      0.00       0.0      20.4                          
    0:00:28   84885.2      0.00       0.0      20.4                          
    0:00:28   84885.2      0.00       0.0      20.4                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 91
  Total moveable cell area: 513691.6
  Total fixed cell area: 0.0
  Total physical cell area: 513691.6
  Core area: (10000 10000 897650 895600)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
50%...60%...70%...80%...90%...100% done.
Memory usage for placement task 114 Mbytes -- main task 603 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:37 2024
****************************************
Std cell utilization: 65.35%  (339541/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 65.35%  (339541/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        339541   sites, (non-fixed:339541 fixed:0)
                      40110    cells, (non-fixed:40110  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       187 
Avg. std cell width:  4.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:37 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 40110 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:38 2024
****************************************

avg cell displacement:    0.981 um ( 0.27 row height)
max cell displacement:    5.496 um ( 1.49 row height)
std deviation:            0.519 um ( 0.14 row height)
number of cell moved:     40110 cells (out of 40110 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.02  TNS: 0.04  Number of Violating Paths: 4

  Nets with DRC Violations: 91
  Total moveable cell area: 513691.6
  Total fixed cell area: 0.0
  Total physical cell area: 513691.6
  Core area: (10000 10000 897650 895600)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53   84885.2      0.02       0.0      20.4                          
    0:00:53   84884.2      0.00       0.0      20.4                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53   84884.2      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   84885.5      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          
    0:00:54   84885.5      0.00       0.0      20.4                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:44 2024
****************************************
Std cell utilization: 65.35%  (339542/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 65.35%  (339542/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        339542   sites, (non-fixed:339542 fixed:0)
                      40112    cells, (non-fixed:40112  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       187 
Avg. std cell width:  4.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:44 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 8 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:44 2024
****************************************

avg cell displacement:    1.115 um ( 0.30 row height)
max cell displacement:    3.690 um ( 1.00 row height)
std deviation:            0.829 um ( 0.22 row height)
number of cell moved:         8 cells (out of 40112 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 91
  Total moveable cell area: 513693.1
  Total fixed cell area: 0.0
  Total physical cell area: 513693.1
  Core area: (10000 10000 897650 895600)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   84885.5      0.00       0.0      20.4                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   84885.5      0.00       0.0      20.4                          
    0:00:59   84885.5      0.00       0.0      20.4                          
    0:00:59   84885.5      0.00       0.0      20.4                          
    0:00:59   84885.5      0.00       0.0      20.4                          
    0:00:59   84885.5      0.00       0.0      20.4                          
    0:00:59   84885.5      0.00       0.0      20.4                          
    0:00:59   84885.5      0.00       0.0      20.4                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:48 2024
****************************************
Std cell utilization: 65.35%  (339542/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 65.35%  (339542/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        339542   sites, (non-fixed:339542 fixed:0)
                      40112    cells, (non-fixed:40112  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       187 
Avg. std cell width:  4.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:48 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:04:48 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 91
  Total moveable cell area: 513693.1
  Total fixed cell area: 0.0
  Total physical cell area: 513693.1
  Core area: (10000 10000 897650 895600)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(907650,905600). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(907650,905600). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 69, MEM: 633692160


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          3.16
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         64
  Hierarchical Port Count:      15232
  Leaf Cell Count:              40112
  Buf/Inv Cell Count:            8344
  Buf Cell Count:                1765
  Inv Cell Count:                7008
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     35258
  Sequential Cell Count:         4854
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        55286.00
  Noncombinational Area:     29599.50
  Buf/Inv Area:              11633.50
  Total Buffer Area:          5312.75
  Total Inverter Area:        8680.25
  Macro/Black Box Area:          0.00
  Net Area:                  28084.93
  Net XLength        :      774611.75
  Net YLength        :      846084.06
  -----------------------------------
  Cell Area:                 84885.50
  Design Area:              112970.43
  Net Length        :      1620695.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         41277
  Nets With Violations:            91
  Max Trans Violations:            91
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.15
  -----------------------------------------
  Overall Compile Time:                7.38
  Overall Compile Wall Clock Time:     7.39



Information: Updating database...
1
icc_shell> remove_clock_uncertainty [all_clocks ]
1
icc_shell> set_fix_hold [all_clocks ]
1
icc_shell> clock_opt
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
LR: Layer METAL3: Average tracks per gcell 9.0, utilization 0.00
LR: Layer METAL4: Average tracks per gcell 7.2, utilization 0.01
LR: Layer METAL5: Average tracks per gcell 4.5, utilization 0.02
LR: Layer METAL6: Average tracks per gcell 3.8, utilization 0.01
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000307789.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000307789.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.200 0.200]     GUI = worst[0.500 0.500]     SDC = worst[0.200 0.200]
CTS:   leaf max trans   = worst[0.200 0.200]     GUI = worst[0.500 0.500]     SDC = worst[0.200 0.200]
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = worst[2.000 2.000]
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 4296
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.200 0.200]
CTS:   leaf max transition = worst[0.200 0.200]
CTS:   max capacitance  = worst[2.000 2.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.1284
Warning: CTS max_transition constraint 0.2 is low for clustering; recommend at least 0.2568

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.2,0.2]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:    1005 buffers used (total size = 17749.3)
CTS:    1006 clock nets total capacitance = worst[23.315 23.315]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:    1005 buffers used (total size = 17749.3)
CTS:    1006 clock nets total capacitance = worst[23.315 23.315]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on IC
CTS: ==================================================
CTS: Reporting clock tree violations ...
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.2,0.2]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000307789.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000307789.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on IC
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000307789.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000307789.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     bufbd1, 
CTO-  :     bufbd3, 
CTO-  :     bufbd7, 
CTO-  :     bufbda, 
CTO-  :     buffd1, 
CTO-  :     buffd3, 
CTO-  :     buffd7, 
CTO-  :     buffda, 
CTO-  :     dl01d1, 
CTO-  :     dl02d1, 
CTO-  :     dl03d1, 
CTO-  :     dl04d1, 
CTO-  :     inv0d0, 
CTO-  :     inv0d1, 
CTO-  :     inv0d2, 
CTO-  :     inv0d4, 
CTO-  :     inv0d7, 
CTO-  :     inv0da, 
CTO-  :     invbd2, 
CTO-  :     invbd4, 
CTO-  :     bufbd2, 
CTO-  :     bufbd4, 
CTO-  :     bufbdf, 
CTO-  :     bufbdk, 
CTO-  :     buffd2, 
CTO-  :     buffd4, 
CTO-  :     dl01d2, 
CTO-  :     dl01d4, 
CTO-  :     dl02d2, 
CTO-  :     dl02d4, 
CTO-  :     dl03d2, 
CTO-  :     dl03d4, 
CTO-  :     dl04d2, 
CTO-  :     dl04d4, 
CTO-  :     invbd7, 
CTO-  :     invbda, 
CTO-  :     invbdf, 
CTO-  :     invbdk, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'bufbd1'.
Using primary inverters equivalent to 'inv0d1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.907 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.256800
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate dl02d1.
    Pruning slow or multistage gate dl01d1.
    Pruning slow or multistage gate dl03d1.
    Pruning slow or multistage gate dl04d1.
    Pruning slow or multistage gate dl02d2.
    Pruning slow or multistage gate dl01d2.
    Pruning slow or multistage gate dl04d2.
    Pruning slow or multistage gate dl03d2.
    Pruning slow or multistage gate dl02d4.
    Pruning slow or multistage gate dl01d4.
    Pruning slow or multistage gate dl04d4.
    Pruning slow or multistage gate dl03d4.
    Pruning slow or multistage gate bufbdk.
    Final pruned buffer set (13 buffers):
        bufbd1
        buffd1
        bufbd2
        buffd2
        bufbd3
        buffd3
        bufbd4
        buffd4
        buffd7
        bufbd7
        bufbda
        buffda
        bufbdf

    Final pruned inverter set (12 inverters):
        inv0d0
        inv0d1
        inv0d2
        invbd2
        inv0d4
        invbd4
        inv0d7
        invbd7
        invbda
        inv0da
        invbdf
        invbdk


Initializing parameters for clock clk:
Root pin: clk
Warning: Max transition will cause the default target of 0.257 ns to be lowered. (CTS-356)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Using max_transition: 0.200 ns
Using leaf_max_transition for clock clk: 0.200 ns
Using max_capacitance: 2.000 pf
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf


Starting optimization for clock clk.
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.050 0.000 0.050)
    Estimated Insertion Delay (r/f/b) = (0.664  -inf 0.664)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.002  -inf 0.002)
  Wire capacitance =  0.0 pf
  Total capacitance = 23.3 pf
  Max transition = 0.115 ns
  Cells = 1006 (area=2933.000000)
  Buffers = 1005 (area=2933.000000)
  Buffer Types
  ============
    buffd7: 805
    bufbd3: 139
    bufbd1: 43
    bufbd4: 16
    bufbd2: 2

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.615, 0.664), End (0.615, 0.664) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.593, 0.658), End (0.593, 0.658) 

Detailed optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.593, 0.658), End (0.593, 0.658) 

 Start (0.593, 0.658), End (0.593, 0.658) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.593, 0.658), End (0.593, 0.658) 

 Start (0.593, 0.658), End (0.593, 0.658) 

 Start (0.593, 0.658), End (0.603, 0.658) 

 iteration 1: (0.054930, 0.658082) [0]
 iteration 2: (0.054889, 0.658041) [0]
 iteration 3: (0.054871, 0.658024) [0]
 iteration 4: (0.054817, 0.657969) [0]
 Total 4 cells sized on clock clk (LP) (corner 0)
 Start (0.603, 0.658), End (0.603, 0.658) 

 iteration 5: (0.051445, 0.657969) [0]
 iteration 6: (0.051247, 0.657969) [0]
 iteration 7: (0.051244, 0.657969) [0]
 iteration 8: (0.050879, 0.657969) [0]
 iteration 9: (0.050125, 0.657969) [0]
 iteration 10: (0.047757, 0.657969) [0]
 iteration 11: (0.046931, 0.657969) [0]
 iteration 12: (0.046743, 0.657969) [0]
 iteration 13: (0.046674, 0.657969) [0]
 iteration 14: (0.045415, 0.657969) [0]
 iteration 15: (0.045072, 0.657969) [0]
 iteration 16: (0.044055, 0.657969) [0]
 iteration 17: (0.043748, 0.657969) [0]
 iteration 18: (0.043561, 0.657969) [0]
 iteration 19: (0.043148, 0.657969) [0]
 iteration 20: (0.042407, 0.657969) [0]
 iteration 21: (0.042172, 0.657969) [0]
 iteration 22: (0.042049, 0.657969) [0]
 iteration 23: (0.041664, 0.657969) [0]
 iteration 24: (0.041284, 0.657969) [0]
 iteration 25: (0.041215, 0.657969) [0]
 iteration 26: (0.041174, 0.657969) [0]
 iteration 27: (0.040648, 0.657969) [0]
 iteration 28: (0.040401, 0.657969) [0]
 iteration 29: (0.040382, 0.657969) [0]
 iteration 30: (0.040330, 0.657969) [0]
 iteration 31: (0.038754, 0.657969) [0]
 iteration 32: (0.037783, 0.657969) [0]
 iteration 33: (0.037672, 0.657969) [0]
 iteration 34: (0.037337, 0.657969) [0]
 iteration 35: (0.037222, 0.657969) [0]
 iteration 36: (0.037109, 0.657969) [0]
 iteration 37: (0.036834, 0.657969) [0]
 iteration 38: (0.036045, 0.657969) [0]
 iteration 39: (0.036035, 0.657969) [0]
 iteration 40: (0.035764, 0.657969) [0]
 iteration 41: (0.035760, 0.657969) [0]
 iteration 42: (0.035456, 0.657969) [0]
 iteration 43: (0.035433, 0.657969) [0]
 iteration 44: (0.035406, 0.657969) [0]
 iteration 45: (0.035356, 0.657969) [0]
 iteration 46: (0.035313, 0.657969) [0]
 iteration 47: (0.034991, 0.657969) [0]
 iteration 48: (0.034936, 0.657969) [0]
 iteration 49: (0.034713, 0.657969) [0]
 iteration 50: (0.034708, 0.657969) [0]
 iteration 51: (0.034513, 0.657969) [0]
 iteration 52: (0.034421, 0.657969) [0]
 iteration 53: (0.034319, 0.657969) [0]
 iteration 54: (0.034195, 0.657969) [0]
 iteration 55: (0.034020, 0.657969) [0]
 iteration 56: (0.033937, 0.657969) [0]
 iteration 57: (0.033822, 0.657969) [0]
 iteration 58: (0.033817, 0.657969) [0]
 iteration 59: (0.033771, 0.657969) [0]
 iteration 60: (0.033417, 0.657969) [0]
 iteration 61: (0.033294, 0.657969) [0]
 iteration 62: (0.033189, 0.657969) [0]
 iteration 63: (0.033174, 0.657969) [0]
 iteration 64: (0.033052, 0.657969) [0]
 iteration 65: (0.032865, 0.657969) [0]
 iteration 66: (0.032832, 0.657969) [0]
 iteration 67: (0.032819, 0.657969) [0]
 iteration 68: (0.032757, 0.657969) [0]
 iteration 69: (0.032673, 0.657969) [0]
 iteration 70: (0.032572, 0.657969) [0]
 iteration 71: (0.032372, 0.657969) [0]
 iteration 72: (0.032354, 0.657969) [0]
 iteration 73: (0.032157, 0.657969) [0]
 iteration 74: (0.032116, 0.657969) [0]
 iteration 75: (0.032057, 0.657969) [0]
 iteration 76: (0.031837, 0.657969) [0]
 iteration 77: (0.031816, 0.657969) [0]
 iteration 78: (0.031615, 0.657969) [0]
 iteration 79: (0.031454, 0.657969) [0]
 iteration 80: (0.031396, 0.657969) [0]
 iteration 81: (0.031082, 0.657969) [0]
 iteration 82: (0.030773, 0.657969) [0]
 iteration 83: (0.030653, 0.657969) [0]
 iteration 84: (0.030631, 0.657969) [0]
 iteration 85: (0.030512, 0.657969) [0]
 iteration 86: (0.030433, 0.657969) [0]
 iteration 87: (0.030207, 0.657969) [0]
 iteration 88: (0.030181, 0.657969) [0]
 iteration 89: (0.030096, 0.657969) [0]
 iteration 90: (0.030077, 0.657969) [0]
 iteration 91: (0.030050, 0.657969) [0]
 iteration 92: (0.029950, 0.657969) [0]
 iteration 93: (0.029745, 0.657969) [0]
 iteration 94: (0.029735, 0.657969) [0]
 iteration 95: (0.029706, 0.657969) [0]
 iteration 96: (0.029472, 0.657969) [0]
 iteration 97: (0.029420, 0.657969) [0]
 iteration 98: (0.029302, 0.657969) [0]
 iteration 99: (0.029276, 0.657969) [0]
 iteration 100: (0.029079, 0.657969) [0]
 iteration 101: (0.029055, 0.657969) [0]
 iteration 102: (0.028945, 0.657969) [0]
 iteration 103: (0.028943, 0.657969) [0]
 iteration 104: (0.028852, 0.657969) [0]
 iteration 105: (0.028642, 0.657969) [0]
 iteration 106: (0.028640, 0.657969) [0]
 iteration 107: (0.028342, 0.657969) [0]
 iteration 108: (0.028197, 0.657969) [0]
 iteration 109: (0.028044, 0.657969) [0]
 iteration 110: (0.027980, 0.657969) [0]
 iteration 111: (0.027863, 0.657969) [0]
 iteration 112: (0.027800, 0.657969) [0]
 iteration 113: (0.027544, 0.657969) [0]
 iteration 114: (0.027504, 0.657969) [0]
 iteration 115: (0.027403, 0.657969) [0]
 iteration 116: (0.027344, 0.657969) [0]
 iteration 117: (0.027293, 0.657969) [0]
 iteration 118: (0.027248, 0.657969) [0]
 iteration 119: (0.027216, 0.657969) [0]
 iteration 120: (0.027166, 0.657969) [0]
 iteration 121: (0.027071, 0.657969) [0]
 iteration 122: (0.027059, 0.657969) [0]
 iteration 123: (0.027049, 0.657969) [0]
 iteration 124: (0.026916, 0.657969) [0]
 iteration 125: (0.026909, 0.657969) [0]
 iteration 126: (0.026887, 0.657969) [0]
 iteration 127: (0.026686, 0.657969) [0]
 iteration 128: (0.026487, 0.657969) [0]
 iteration 129: (0.026486, 0.657969) [0]
 iteration 130: (0.026466, 0.657969) [0]
 iteration 131: (0.026359, 0.657969) [0]
 iteration 132: (0.026328, 0.657969) [0]
 iteration 133: (0.026307, 0.657969) [0]
 iteration 134: (0.026292, 0.657969) [0]
 iteration 135: (0.026282, 0.657969) [0]
 iteration 136: (0.026246, 0.657969) [0]
 iteration 137: (0.026213, 0.657969) [0]
 iteration 138: (0.026175, 0.657969) [0]
 iteration 139: (0.026019, 0.657969) [0]
 iteration 140: (0.025798, 0.657969) [0]
 iteration 141: (0.025792, 0.657969) [0]
 iteration 142: (0.025787, 0.657969) [0]
 iteration 143: (0.025760, 0.657969) [0]
 iteration 144: (0.025738, 0.657969) [0]
 iteration 145: (0.025699, 0.657969) [0]
 iteration 146: (0.025520, 0.657969) [0]
 iteration 147: (0.025501, 0.657969) [0]
 iteration 148: (0.025442, 0.657969) [0]
 iteration 149: (0.025203, 0.657969) [0]
 iteration 150: (0.025154, 0.657969) [0]
 iteration 151: (0.025060, 0.657969) [0]
 iteration 152: (0.025025, 0.657969) [0]
 iteration 153: (0.025002, 0.657969) [0]
 iteration 154: (0.024831, 0.657969) [0]
 iteration 155: (0.024774, 0.657969) [0]
 iteration 156: (0.024759, 0.657969) [0]
 iteration 157: (0.024746, 0.657969) [0]
 iteration 158: (0.024740, 0.657969) [0]
 iteration 159: (0.024719, 0.657969) [0]
 Total 155 cells sized on clock clk (SP) (corner 0)
 Start (0.603, 0.658), End (0.633, 0.658) 

 Start (0.633, 0.658), End (0.633, 0.658) 

Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Start area recovery: (0.633250, 0.657969)
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf
Switch to low metal layer for clock 'clk':

 Total 990 out of 1006 nets switched to low metal layer for clock 'clk' with largest cap change 15.79 percent
Switch metal layer for area recovery: (0.633310, 0.658003)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
 Start (0.633, 0.658), End (0.633, 0.658) 

Buffer removal for area recovery: (0.633310, 0.658003)
Area recovery optimization for clock 'clk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.633310, 0.658043)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.633310, 0.658043)
Buffer pair removal for area recovery: (0.633310, 0.658043)
End area recovery: (0.633310, 0.658043)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.025 0.000 0.025)
    Estimated Insertion Delay (r/f/b) = (0.658  -inf 0.658)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.002 0.000 0.002)
    Estimated Insertion Delay (r/f/b) = (0.002  -inf 0.002)
  Wire capacitance =  0.0 pf
  Total capacitance = 21.1 pf
  Max transition = 0.179 ns
  Cells = 1006 (area=1613.250000)
  Buffers = 1005 (area=1613.250000)
  Buffer Types
  ============
    buffd1: 178
    bufbd2: 203
    bufbd1: 203
    bufbd4: 67
    buffd2: 91
    buffd7: 158
    bufbda: 5
    buffda: 2
    bufbd7: 10
    bufbd3: 42
    bufbdf: 4
    buffd4: 41
    buffd3: 1


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              2 1011                
 buffd7_G1B6I2/I (buffd7)                        1   0    0 r ( 524  543) 
 buffd7_G1B6I2/Z (buffd7)                       75  97   97 r ( 521  544) 
 clk_G1B1I2 (net)                       5  33                 
 buffd7_G1B5I1/I (buffd7)                       75   1   98 r ( 477  248) 
 buffd7_G1B5I1/Z (buffd7)                       64 106  204 r ( 475  248) 
 clk_G1B2I1 (net)                       3  22                 
 buffd7_G1B4I6/I (buffd7)                       64   0  204 r ( 436  432) 
 buffd7_G1B4I6/Z (buffd7)                       72 109  313 r ( 433  433) 
 clk_G1B3I6 (net)                       5  30                 
 buffd7_G1B3I7/I (buffd7)                       72   1  314 r ( 476  521) 
 buffd7_G1B3I7/Z (buffd7)                       72 110  424 r ( 473  521) 
 clk_G1B4I7 (net)                       5  29                 
 bufbd1_G1B2I67/I (bufbd1)                      72   0  424 r ( 433  528) 
 bufbd1_G1B2I67/Z (bufbd1)                      88  96  520 r ( 432  528) 
 clk_G1B5I67 (net)                      2   8                 
 buffd7_G1B1I224/I (buffd1)                     88   0  520 r ( 441  524) 
 buffd7_G1B1I224/Z (buffd1)                    175 138  658 r ( 442  524) 
 clk_G1B6I224 (net)                     6  22                 
 CSR_REGS_inst/mstatus_reg[0]/CP (denrq1)      175   0  658 r ( 434  517) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              2 1011                
 buffd7_G1B6I2/I (buffd7)                        1   0    0 r ( 524  543) 
 buffd7_G1B6I2/Z (buffd7)                       75  97   97 r ( 521  544) 
 clk_G1B1I2 (net)                       5  33                 
 buffd7_G1B5I1/I (buffd7)                       75   1   98 r ( 477  248) 
 buffd7_G1B5I1/Z (buffd7)                       64 106  204 r ( 475  248) 
 clk_G1B2I1 (net)                       3  22                 
 buffd7_G1B4I6/I (buffd7)                       64   0  204 r ( 436  432) 
 buffd7_G1B4I6/Z (buffd7)                       72 109  313 r ( 433  433) 
 clk_G1B3I6 (net)                       5  30                 
 buffd7_G1B3I32/I (buffd7)                      72   0  313 r ( 419  436) 
 buffd7_G1B3I32/Z (buffd7)                      75 113  426 r ( 421  435) 
 clk_G1B4I32 (net)                      7  33                 
 buffd7_G1B2I167/I (buffd7)                     75   0  427 r ( 459  454) 
 buffd7_G1B2I167/Z (buffd7)                     58 102  529 r ( 456  455) 
 clk_G1B5I167 (net)                     4  16                 
 bufbd1_G1B1I226/I (bufbd1)                     58   0  529 r ( 466  432) 
 bufbd1_G1B1I226/Z (bufbd1)                    113 104  633 r ( 465  432) 
 clk_G1B6I226 (net)                     3  11                 
 CLINT_inst/csr_state_reg[0]/CP (dfnrb1)       113   0  633 r ( 460  432) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              2 1011                
 buffd7_G1B6I2/I (buffd7)                        1   0    0 r ( 524  543) 
 buffd7_G1B6I2/Z (buffd7)                        0   0    0 r ( 521  544) 
 clk_G1B1I2 (net)                       5  33                 
 REGS_inst/buffd7_G1B5I5/I (buffd7)              2   1    1 r ( 233  233) 
 REGS_inst/buffd7_G1B5I5/Z (buffd7)              0   0    1 r ( 230  234) 
 REGS_inst/clk_G1B2I5 (net)             4  29                 
 REGS_inst/buffd7_G1B4I14/I (buffd7)             0   0    1 r ( 257  303) 
 REGS_inst/buffd7_G1B4I14/Z (buffd7)             0   0    1 r ( 259  302) 
 REGS_inst/clk_G1B3I14 (net)            4  29                 
 REGS_inst/buffd7_G1B3I52/I (buffd7)             0   0    1 r ( 264  314) 
 REGS_inst/buffd7_G1B3I52/Z (buffd7)             0   0    1 r ( 261  315) 
 REGS_inst/clk_G1B4I52 (net)            4  22                 
 REGS_inst/buffd7_G1B2I192/I (buffd7)            2   0    2 r ( 271  428) 
 REGS_inst/buffd7_G1B2I192/Z (buffd7)            0   0    2 r ( 274  427) 
 REGS_inst/clk_G1B5I192 (net)           4  15                 
 REGS_inst/buffd7_G1B1I676/I (buffd2)            0   0    2 r ( 243  436) 
 REGS_inst/buffd7_G1B1I676/Z (buffd2)            0   0    2 r ( 245  436) 
 REGS_inst/clk_G1B6I676 (net)           7  26                 
 REGS_inst/regs_reg[20][33]/CP (denrq1)          0   0    2 r ( 230  443) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              2 1011                
 bufbd4_G1B6I1/I (bufbd2)                        0   0    0 r ( 896  322) 
 bufbd4_G1B6I1/Z (bufbd2)                        0   0    0 r ( 895  322) 
 clk_G1B1I1 (net)                       1   7                 
 buffd7_G1B5I4/I (buffd7)                        1   0    0 r ( 819  189) 
 buffd7_G1B5I4/Z (buffd7)                        0   0    0 r ( 816  189) 
 clk_G1B2I4 (net)                       3  18                 
 bufbd3_G1B4I1/I (buffd2)                        0   0    0 r ( 870  104) 
 bufbd3_G1B4I1/Z (buffd2)                        0   0    0 r ( 871  103) 
 clk_G1B3I1 (net)                       2   8                 
 buffd7_G1B3I28/I (buffd2)                       0   0    0 r ( 866  144) 
 buffd7_G1B3I28/Z (buffd2)                       0   0    0 r ( 865  144) 
 clk_G1B4I28 (net)                      3  12                 
 buffd7_G1B2I42/I (buffd1)                       0   0    0 r ( 833  155) 
 buffd7_G1B2I42/Z (buffd1)                       0   0    0 r ( 834  155) 
 clk_G1B5I42 (net)                      4  15                 
 ID_EX_inst/dff2/buffd7_G1B1I157_1/I (buffd1)    0   0    0 r ( 839  152) 
 ID_EX_inst/dff2/buffd7_G1B1I157_1/Z (buffd1)    0   0    0 r ( 838  152) 
 ID_EX_inst/dff2/clk_G1B6I157 (net)     6  21                 
 ID_EX_inst/dff2/data_o_reg[12]/CP (dfnrq1)      0   0    0 r ( 838  152) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:07:40 2024
****************************************
Std cell utilization: 66.59%  (345995/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 66.17%  (339542/(519600-6455))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        345995   sites, (non-fixed:339542 fixed:6453)
                      41117    cells, (non-fixed:40112  fixed:1005)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6455     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       187 
Avg. std cell width:  4.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:07:40 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 933 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:07:42 2024
****************************************

avg cell displacement:    2.019 um ( 0.55 row height)
max cell displacement:    7.380 um ( 2.00 row height)
std deviation:            1.374 um ( 0.37 row height)
number of cell moved:      2240 cells (out of 40112 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 464 out of 1006 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...

  Loading design 'TOP_RISCV'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Cannot freeze clock timing since none of the clock nets are routed/extracted. (TIM-224)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 153
  Total moveable cell area: 513693.1
  Total fixed cell area: 9762.7
  Total physical cell area: 523455.8
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05   86498.8      0.00       0.0      20.9                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   86498.8      0.00       0.0      20.9                                0.00  


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   86498.8      0.00       0.0      20.9                                0.00  
    0:00:07   86493.2      0.00       0.0      20.9                                0.00  
    0:00:07   86385.0      0.00       0.0      20.9                                0.00  
    0:00:07   86260.5      0.00       0.0      20.9                                0.00  
    0:00:07   86023.0      0.00       0.0      20.9                                0.00  
    0:00:07   85927.0      0.00       0.0      20.9                                0.00  
    0:00:07   85872.0      0.00       0.0      20.9                                0.00  
    0:00:08   85738.8      0.00       0.0      20.9                                0.00  
    0:00:08   85674.2      0.00       0.0      20.9                                0.00  
    0:00:08   85571.5      0.00       0.0      20.9                                0.00  
    0:00:09   85468.8      0.00       0.0      20.9                                0.00  
    0:00:09   85430.8      0.00       0.0      20.9                                0.00  
    0:00:10   85345.0      0.00       0.0      20.9                                0.00  
    0:00:10   85280.5      0.00       0.0      20.9                                0.00  
    0:00:10   85208.8      0.00       0.0      20.9                                0.00  
    0:00:11   85132.5      0.00       0.0      20.9                                0.00  
    0:00:11   85087.0      0.00       0.0      20.9                                0.00  
    0:00:11   85026.5      0.00       0.0      20.9                                0.00  
    0:00:12   84932.8      0.00       0.0      20.9                                0.00  
    0:00:12   84859.2      0.00       0.0      20.9                                0.00  
    0:00:14   84776.5      0.00       0.0      20.9                                0.00  
    0:00:16   84681.0      0.00       0.0      20.9                                0.00  
    0:00:16   84614.8      0.00       0.0      20.9                                0.00  
    0:00:16   84591.5      0.00       0.0      20.9                                0.00  
    0:00:16   84563.2      0.00       0.0      20.9                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:16   84523.2      0.00       0.0      20.9                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
64%...73%...82%...91%...100% done.
Memory usage for placement task 139 Mbytes -- main task 615 Mbytes.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:08:20 2024
****************************************
Std cell utilization: 65.07%  (338093/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 64.63%  (331640/(519600-6455))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        338093   sites, (non-fixed:331640 fixed:6453)
                      41116    cells, (non-fixed:40111  fixed:1005)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6455     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       154 
Avg. std cell width:  4.72 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:08:20 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 36618 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:08:22 2024
****************************************

avg cell displacement:    0.786 um ( 0.21 row height)
max cell displacement:    3.920 um ( 1.06 row height)
std deviation:            0.535 um ( 0.14 row height)
number of cell moved:     35810 cells (out of 40111 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 153
  Total moveable cell area: 501738.2
  Total fixed cell area: 9762.7
  Total physical cell area: 511500.9
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:41   84523.2      0.00       0.0      20.9                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:41   84523.2      0.00       0.0      20.9                                0.00  
    0:00:42   84523.2      0.00       0.0      20.9                                0.00  
    0:00:42   84523.2      0.00       0.0      20.9                                0.00  
    0:00:42   84523.2      0.00       0.0      20.9                                0.00  
    0:00:42   84523.2      0.00       0.0      20.9                                0.00  
    0:00:42   84523.2      0.00       0.0      20.9                                0.00  
    0:00:42   84523.2      0.00       0.0      20.9                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:08:26 2024
****************************************
Std cell utilization: 65.07%  (338093/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 64.63%  (331640/(519600-6455))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        338093   sites, (non-fixed:331640 fixed:6453)
                      41116    cells, (non-fixed:40111  fixed:1005)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6455     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       154 
Avg. std cell width:  4.72 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:08:26 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:08:27 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 153
  Total moveable cell area: 501738.2
  Total fixed cell area: 9762.7
  Total physical cell area: 511500.9
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(907650,905600). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(907650,905600). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 121, MEM: 644915200


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            39.0000
  Critical Path Length:        4.8662
  Critical Path Slack:         0.0648
  Critical Path Clk Period:    5.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         64
  Hierarchical Port Count:      15834
  Leaf Cell Count:              41116
  Buf/Inv Cell Count:            9348
  Buf Cell Count:                2769
  Inv Cell Count:                7007
  CT Buf/Inv Cell Count:         1005
  Combinational Cell Count:     36262
  Sequential Cell Count:         4854
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      55060.2500
  Noncombinational Area:   29463.0000
  Buf/Inv Area:            12289.2500
  Total Buffer Area:        6284.5000
  Total Inverter Area:      8358.7500
  Macro/Black Box Area:        0.0000
  Net Area:                28533.7292
  Net XLength        :    726461.3125
  Net YLength        :    807927.2500
  -----------------------------------
  Cell Area:               84523.2500
  Design Area:            113056.9792
  Net Length        :    1534388.5000


  Design Rules
  -----------------------------------
  Total Number of Nets:         42281
  Nets With Violations:           153
  Max Trans Violations:           153
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             21.9917
  -----------------------------------------
  Overall Compile Time:             22.8255
  Overall Compile Wall Clock Time:  23.2173



Information: Updating database...
Routing clock nets...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   49  Alloctr   49  Proc 1715 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,907.65,905.60)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 1715 
Net statistics:
Total number of nets     = 41663
Number of nets to route  = 1006
Number of single or zero port nets = 58
Number of nets with min-layer-mode soft = 1074
Number of nets with min-layer-mode soft-cost-medium = 1074
Number of nets with max-layer-mode hard = 991
297 nets are partially connected,
 of which 0 are detail routed and 297 are global routed.
711 nets are fully connected,
 of which 2 are detail routed and 709 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used   64  Alloctr   65  Proc 1715 
Average gCell capacity  1.67     on layer (1)    METAL
Average gCell capacity  8.93     on layer (2)    METAL2
Average gCell capacity  8.94     on layer (3)    METAL3
Average gCell capacity  7.07     on layer (4)    METAL4
Average gCell capacity  4.42     on layer (5)    METAL5
Average gCell capacity  3.74     on layer (6)    METAL6
Average number of tracks per gCell 8.98  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.98  on layer (3)    METAL3
Average number of tracks per gCell 7.17  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.81  on layer (6)    METAL6
Number of gCells = 363096
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   65  Alloctr   65  Proc 1715 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used   65  Alloctr   66  Proc 1715 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 1715 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 1717 
Initial. Routing result:
Initial. Both Dirs: Overflow =   240 Max = 2 GRCs =   239 (0.20%)
Initial. H routing: Overflow =   240 Max = 2 (GRCs =  1) GRCs =   239 (0.39%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL      Overflow =   240 Max = 2 (GRCs =  1) GRCs =   239 (0.39%)
Initial. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 68680.23
Initial. Layer METAL wire length = 2.29
Initial. Layer METAL2 wire length = 18.89
Initial. Layer METAL3 wire length = 16304.12
Initial. Layer METAL4 wire length = 31531.91
Initial. Layer METAL5 wire length = 17778.76
Initial. Layer METAL6 wire length = 3044.25
Initial. Total Number of Contacts = 21265
Initial. Via VIA12A count = 6652
Initial. Via VIA23 count = 6647
Initial. Via VIA34 count = 6451
Initial. Via VIA45 count = 1433
Initial. Via VIA56 count = 82
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   65  Alloctr   66  Proc 1717 
phase1. Routing result:
phase1. Both Dirs: Overflow =   240 Max = 2 GRCs =   239 (0.20%)
phase1. H routing: Overflow =   240 Max = 2 (GRCs =  1) GRCs =   239 (0.39%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL      Overflow =   240 Max = 2 (GRCs =  1) GRCs =   239 (0.39%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 68680.23
phase1. Layer METAL wire length = 2.29
phase1. Layer METAL2 wire length = 18.89
phase1. Layer METAL3 wire length = 16304.12
phase1. Layer METAL4 wire length = 31531.91
phase1. Layer METAL5 wire length = 17778.76
phase1. Layer METAL6 wire length = 3044.25
phase1. Total Number of Contacts = 21265
phase1. Via VIA12A count = 6652
phase1. Via VIA23 count = 6647
phase1. Via VIA34 count = 6451
phase1. Via VIA45 count = 1433
phase1. Via VIA56 count = 82
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   65  Alloctr   66  Proc 1717 
phase2. Routing result:
phase2. Both Dirs: Overflow =   240 Max = 2 GRCs =   239 (0.20%)
phase2. H routing: Overflow =   240 Max = 2 (GRCs =  1) GRCs =   239 (0.39%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =   240 Max = 2 (GRCs =  1) GRCs =   239 (0.39%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 68680.23
phase2. Layer METAL wire length = 2.29
phase2. Layer METAL2 wire length = 18.89
phase2. Layer METAL3 wire length = 16304.12
phase2. Layer METAL4 wire length = 31531.91
phase2. Layer METAL5 wire length = 17778.76
phase2. Layer METAL6 wire length = 3044.25
phase2. Total Number of Contacts = 21265
phase2. Via VIA12A count = 6652
phase2. Via VIA23 count = 6647
phase2. Via VIA34 count = 6451
phase2. Via VIA45 count = 1433
phase2. Via VIA56 count = 82
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   16  Proc    2 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 1717 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.25 %
Peak    vertical track utilization   = 38.10 %
Average horizontal track utilization =  1.73 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   63  Alloctr   64  Proc 1717 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   14  Alloctr   14  Proc    2 
[GR: Done] Total (MB): Used   63  Alloctr   64  Proc 1717 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Global Routing] Total (MB): Used   49  Alloctr   50  Proc 1717 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Read routes] Total (MB): Used   51  Alloctr   53  Proc 1717 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3545 of 20635


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used   53  Alloctr   54  Proc 1732 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used   53  Alloctr   54  Proc 1732 

Number of wires with overlap after iteration 1 = 486 of 14059


Wire length and via report:
---------------------------
Number of METAL wires: 186               poly_con: 0
Number of METAL2 wires: 550              VIA12A: 6279
Number of METAL3 wires: 7245             VIA23: 6281
Number of METAL4 wires: 5028             VIA34: 6627
Number of METAL5 wires: 983              VIA45: 1477
Number of METAL6 wires: 67               VIA56: 84
Total number of wires: 14059             vias: 20748

Total METAL wire length: 144.2
Total METAL2 wire length: 244.8
Total METAL3 wire length: 15961.2
Total METAL4 wire length: 30987.0
Total METAL5 wire length: 17629.6
Total METAL6 wire length: 3048.4
Total wire length: 68015.2

Longest METAL wire length: 2.4
Longest METAL2 wire length: 4.1
Longest METAL3 wire length: 25.2
Longest METAL4 wire length: 404.8
Longest METAL5 wire length: 476.9
Longest METAL6 wire length: 258.4


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Done] Stage (MB): Used    3  Alloctr    3  Proc   15 
[Track Assign: Done] Total (MB): Used   48  Alloctr   49  Proc 1732 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   51  Alloctr   52  Proc 1733 
Total number of nets = 41663, of which 0 are not extracted
Total number of open nets = 40597, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/625 Partitions, Violations =  0
Routed  3/625 Partitions, Violations =  0
Routed  6/625 Partitions, Violations =  0
Routed  9/625 Partitions, Violations =  0
Routed  12/625 Partitions, Violations = 0
Routed  15/625 Partitions, Violations = 0
Routed  18/625 Partitions, Violations = 0
Routed  21/625 Partitions, Violations = 1
Routed  24/625 Partitions, Violations = 1
Routed  27/625 Partitions, Violations = 0
Routed  30/625 Partitions, Violations = 0
Routed  33/625 Partitions, Violations = 0
Routed  36/625 Partitions, Violations = 0
Routed  39/625 Partitions, Violations = 0
Routed  42/625 Partitions, Violations = 0
Routed  45/625 Partitions, Violations = 0
Routed  48/625 Partitions, Violations = 0
Routed  51/625 Partitions, Violations = 1
Routed  54/625 Partitions, Violations = 3
Routed  57/625 Partitions, Violations = 3
Routed  60/625 Partitions, Violations = 2
Routed  63/625 Partitions, Violations = 2
Routed  66/625 Partitions, Violations = 0
Routed  69/625 Partitions, Violations = 3
Routed  72/625 Partitions, Violations = 3
Routed  75/625 Partitions, Violations = 4
Routed  78/625 Partitions, Violations = 5
Routed  81/625 Partitions, Violations = 2
Routed  84/625 Partitions, Violations = 2
Routed  87/625 Partitions, Violations = 1
Routed  90/625 Partitions, Violations = 0
Routed  93/625 Partitions, Violations = 0
Routed  96/625 Partitions, Violations = 1
Routed  99/625 Partitions, Violations = 1
Routed  102/625 Partitions, Violations =        2
Routed  105/625 Partitions, Violations =        4
Routed  108/625 Partitions, Violations =        4
Routed  111/625 Partitions, Violations =        4
Routed  114/625 Partitions, Violations =        4
Routed  117/625 Partitions, Violations =        1
Routed  120/625 Partitions, Violations =        1
Routed  123/625 Partitions, Violations =        3
Routed  126/625 Partitions, Violations =        7
Routed  129/625 Partitions, Violations =        8
Routed  132/625 Partitions, Violations =        10
Routed  135/625 Partitions, Violations =        10
Routed  138/625 Partitions, Violations =        10
Routed  141/625 Partitions, Violations =        9
Routed  144/625 Partitions, Violations =        5
Routed  147/625 Partitions, Violations =        5
Routed  150/625 Partitions, Violations =        5
Routed  153/625 Partitions, Violations =        5
Routed  156/625 Partitions, Violations =        5
Routed  159/625 Partitions, Violations =        3
Routed  162/625 Partitions, Violations =        5
Routed  165/625 Partitions, Violations =        6
Routed  168/625 Partitions, Violations =        6
Routed  171/625 Partitions, Violations =        6
Routed  174/625 Partitions, Violations =        7
Routed  177/625 Partitions, Violations =        7
Routed  180/625 Partitions, Violations =        5
Routed  183/625 Partitions, Violations =        2
Routed  186/625 Partitions, Violations =        4
Routed  189/625 Partitions, Violations =        4
Routed  192/625 Partitions, Violations =        3
Routed  195/625 Partitions, Violations =        4
Routed  198/625 Partitions, Violations =        4
Routed  201/625 Partitions, Violations =        3
Routed  204/625 Partitions, Violations =        3
Routed  207/625 Partitions, Violations =        1
Routed  210/625 Partitions, Violations =        1
Routed  213/625 Partitions, Violations =        1
Routed  216/625 Partitions, Violations =        0
Routed  219/625 Partitions, Violations =        1
Routed  222/625 Partitions, Violations =        1
Routed  225/625 Partitions, Violations =        3
Routed  228/625 Partitions, Violations =        7
Routed  231/625 Partitions, Violations =        7
Routed  234/625 Partitions, Violations =        7
Routed  237/625 Partitions, Violations =        7
Routed  240/625 Partitions, Violations =        6
Routed  243/625 Partitions, Violations =        8
Routed  246/625 Partitions, Violations =        6
Routed  249/625 Partitions, Violations =        5
Routed  252/625 Partitions, Violations =        5
Routed  256/625 Partitions, Violations =        5
Routed  258/625 Partitions, Violations =        6
Routed  261/625 Partitions, Violations =        7
Routed  264/625 Partitions, Violations =        5
Routed  267/625 Partitions, Violations =        6
Routed  270/625 Partitions, Violations =        7
Routed  273/625 Partitions, Violations =        6
Routed  276/625 Partitions, Violations =        6
Routed  279/625 Partitions, Violations =        6
Routed  282/625 Partitions, Violations =        6
Routed  285/625 Partitions, Violations =        5
Routed  288/625 Partitions, Violations =        5
Routed  291/625 Partitions, Violations =        3
Routed  294/625 Partitions, Violations =        4
Routed  297/625 Partitions, Violations =        4
Routed  300/625 Partitions, Violations =        7
Routed  303/625 Partitions, Violations =        7
Routed  306/625 Partitions, Violations =        6
Routed  309/625 Partitions, Violations =        6
Routed  312/625 Partitions, Violations =        10
Routed  315/625 Partitions, Violations =        10
Routed  318/625 Partitions, Violations =        9
Routed  321/625 Partitions, Violations =        9
Routed  324/625 Partitions, Violations =        6
Routed  327/625 Partitions, Violations =        6
Routed  330/625 Partitions, Violations =        7
Routed  333/625 Partitions, Violations =        7
Routed  336/625 Partitions, Violations =        3
Routed  339/625 Partitions, Violations =        3
Routed  342/625 Partitions, Violations =        3
Routed  345/625 Partitions, Violations =        3
Routed  348/625 Partitions, Violations =        3
Routed  351/625 Partitions, Violations =        3
Routed  354/625 Partitions, Violations =        4
Routed  357/625 Partitions, Violations =        6
Routed  360/625 Partitions, Violations =        7
Routed  363/625 Partitions, Violations =        9
Routed  366/625 Partitions, Violations =        10
Routed  369/625 Partitions, Violations =        10
Routed  372/625 Partitions, Violations =        10
Routed  375/625 Partitions, Violations =        22
Routed  378/625 Partitions, Violations =        20
Routed  381/625 Partitions, Violations =        19
Routed  384/625 Partitions, Violations =        18
Routed  387/625 Partitions, Violations =        17
Routed  390/625 Partitions, Violations =        17
Routed  393/625 Partitions, Violations =        17
Routed  396/625 Partitions, Violations =        4
Routed  399/625 Partitions, Violations =        5
Routed  402/625 Partitions, Violations =        5
Routed  405/625 Partitions, Violations =        4
Routed  408/625 Partitions, Violations =        6
Routed  411/625 Partitions, Violations =        6
Routed  414/625 Partitions, Violations =        6
Routed  417/625 Partitions, Violations =        5
Routed  420/625 Partitions, Violations =        4
Routed  423/625 Partitions, Violations =        4
Routed  426/625 Partitions, Violations =        4
Routed  429/625 Partitions, Violations =        4
Routed  432/625 Partitions, Violations =        4
Routed  435/625 Partitions, Violations =        4
Routed  438/625 Partitions, Violations =        9
Routed  441/625 Partitions, Violations =        9
Routed  444/625 Partitions, Violations =        9
Routed  447/625 Partitions, Violations =        7
Routed  450/625 Partitions, Violations =        7
Routed  453/625 Partitions, Violations =        9
Routed  456/625 Partitions, Violations =        4
Routed  459/625 Partitions, Violations =        4
Routed  462/625 Partitions, Violations =        4
Routed  465/625 Partitions, Violations =        4
Routed  468/625 Partitions, Violations =        4
Routed  471/625 Partitions, Violations =        3
Routed  474/625 Partitions, Violations =        3
Routed  477/625 Partitions, Violations =        4
Routed  480/625 Partitions, Violations =        4
Routed  483/625 Partitions, Violations =        4
Routed  486/625 Partitions, Violations =        3
Routed  489/625 Partitions, Violations =        4
Routed  492/625 Partitions, Violations =        4
Routed  495/625 Partitions, Violations =        4
Routed  499/625 Partitions, Violations =        4
Routed  501/625 Partitions, Violations =        4
Routed  504/625 Partitions, Violations =        3
Routed  507/625 Partitions, Violations =        2
Routed  510/625 Partitions, Violations =        2
Routed  514/625 Partitions, Violations =        2
Routed  516/625 Partitions, Violations =        2
Routed  519/625 Partitions, Violations =        2
Routed  522/625 Partitions, Violations =        3
Routed  525/625 Partitions, Violations =        3
Routed  528/625 Partitions, Violations =        3
Routed  531/625 Partitions, Violations =        3
Routed  534/625 Partitions, Violations =        3
Routed  537/625 Partitions, Violations =        3
Routed  540/625 Partitions, Violations =        3
Routed  543/625 Partitions, Violations =        3
Routed  546/625 Partitions, Violations =        2
Routed  549/625 Partitions, Violations =        2
Routed  552/625 Partitions, Violations =        2
Routed  555/625 Partitions, Violations =        2
Routed  558/625 Partitions, Violations =        2
Routed  561/625 Partitions, Violations =        2
Routed  564/625 Partitions, Violations =        2
Routed  567/625 Partitions, Violations =        2
Routed  571/625 Partitions, Violations =        2
Routed  573/625 Partitions, Violations =        2
Routed  576/625 Partitions, Violations =        2
Routed  579/625 Partitions, Violations =        2
Routed  582/625 Partitions, Violations =        4
Routed  585/625 Partitions, Violations =        4
Routed  588/625 Partitions, Violations =        4
Routed  591/625 Partitions, Violations =        2
Routed  594/625 Partitions, Violations =        4
Routed  597/625 Partitions, Violations =        4
Routed  600/625 Partitions, Violations =        2
Routed  603/625 Partitions, Violations =        2
Routed  606/625 Partitions, Violations =        2
Routed  609/625 Partitions, Violations =        2
Routed  612/625 Partitions, Violations =        2
Routed  615/625 Partitions, Violations =        2
Routed  618/625 Partitions, Violations =        2
Routed  621/625 Partitions, Violations =        2
Routed  624/625 Partitions, Violations =        2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   52  Alloctr   53  Proc 1733 

End DR iteration 0 with 625 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   52  Alloctr   53  Proc 1733 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   48  Alloctr   50  Proc 1733 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   48  Alloctr   50  Proc 1733 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    71149 micron
Total Number of Contacts =             20544
Total Number of Wires =                11606
Total Number of PtConns =              8700
Total Number of Routed Wires =       11606
Total Routed Wire Length =           67540 micron
Total Number of Routed Contacts =       20544
        Layer       METAL :        187 micron
        Layer      METAL2 :       2860 micron
        Layer      METAL3 :      16491 micron
        Layer      METAL4 :      30979 micron
        Layer      METAL5 :      17584 micron
        Layer      METAL6 :       3048 micron
        Via         VIA56 :         82
        Via         VIA45 :       1431
        Via         VIA34 :       6505
        Via         VIA23 :       6261
        Via        VIA12A :       3110
        Via   VIA12A(rot) :          2
        Via        VIA12B :       2989
        Via        VIA12f :        164

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.80% (164 / 20544 vias)
 
    Layer VIA        =  2.62% (164    / 6265    vias)
        Weight 1     =  2.62% (164     vias)
        Un-optimized = 97.38% (6101    vias)
    Layer VIA2       =  0.00% (0      / 6261    vias)
        Un-optimized = 100.00% (6261    vias)
    Layer VIA3       =  0.00% (0      / 6505    vias)
        Un-optimized = 100.00% (6505    vias)
    Layer VIA4       =  0.00% (0      / 1431    vias)
        Un-optimized = 100.00% (1431    vias)
    Layer VIA5       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
 
  Total double via conversion rate    =  0.00% (0 / 20544 vias)
 
    Layer VIA        =  0.00% (0      / 6265    vias)
    Layer VIA2       =  0.00% (0      / 6261    vias)
    Layer VIA3       =  0.00% (0      / 6505    vias)
    Layer VIA4       =  0.00% (0      / 1431    vias)
    Layer VIA5       =  0.00% (0      / 82      vias)
 
  The optimized via conversion rate based on total routed via count =  0.80% (164 / 20544 vias)
 
    Layer VIA        =  2.62% (164    / 6265    vias)
        Weight 1     =  2.62% (164     vias)
        Un-optimized = 97.38% (6101    vias)
    Layer VIA2       =  0.00% (0      / 6261    vias)
        Un-optimized = 100.00% (6261    vias)
    Layer VIA3       =  0.00% (0      / 6505    vias)
        Un-optimized = 100.00% (6505    vias)
    Layer VIA4       =  0.00% (0      / 1431    vias)
        Un-optimized = 100.00% (1431    vias)
    Layer VIA5       =  0.00% (0      / 82      vias)
        Un-optimized = 100.00% (82      vias)
 

Total number of nets = 41663
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1006/41605 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 209 Mbytes -- main task 632 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Thu Apr  4 13:08:46 2024
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  4296      1005      1005      0.0253    0.6572      0           9762.7383
 
****************************************
Report : qor
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Thu Apr  4 13:08:46 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          4.87
  Critical Path Slack:           0.07
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         64
  Hierarchical Port Count:      15834
  Leaf Cell Count:              41116
  Buf/Inv Cell Count:            9348
  Buf Cell Count:                2769
  Inv Cell Count:                7007
  CT Buf/Inv Cell Count:         1005
  Combinational Cell Count:     36262
  Sequential Cell Count:         4854
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    55060.250000
  Noncombinational Area: 29463.000000
  Buf/Inv Area:          12289.250000
  Total Buffer Area:          6284.50
  Total Inverter Area:        8358.75
  Macro/Black Box Area:      0.000000
  Net Area:              28533.729170
  Net XLength        :      760169.75
  Net YLength        :      842207.56
  -----------------------------------
  Cell Area:             84523.250000
  Design Area:          113056.979170
  Net Length        :      1602377.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         42281
  Nets With Violations:           157
  Max Trans Violations:           157
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               21.99
  -----------------------------------------
  Overall Compile Time:               22.83
  Overall Compile Wall Clock Time:    23.22

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
1
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Thu Apr  4 13:10:21 2024

  Beginning initial routing 
  --------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   49  Alloctr   50  Proc 1751 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,907.65,905.60)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   59  Alloctr   60  Proc 1751 
Net statistics:
Total number of nets     = 41663
Number of nets to route  = 40597
Number of single or zero port nets = 58
Number of nets with min-layer-mode soft = 1074
Number of nets with min-layer-mode soft-cost-medium = 1074
Number of nets with max-layer-mode hard = 991
1008 nets are fully connected,
 of which 1008 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   72  Proc 1751 
Average gCell capacity  1.67     on layer (1)    METAL
Average gCell capacity  8.93     on layer (2)    METAL2
Average gCell capacity  8.94     on layer (3)    METAL3
Average gCell capacity  7.07     on layer (4)    METAL4
Average gCell capacity  4.42     on layer (5)    METAL5
Average gCell capacity  3.74     on layer (6)    METAL6
Average number of tracks per gCell 8.98  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.98  on layer (3)    METAL3
Average number of tracks per gCell 7.17  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.81  on layer (6)    METAL6
Number of gCells = 363096
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   72  Alloctr   73  Proc 1751 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used   73  Alloctr   74  Proc 1751 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   73  Alloctr   74  Proc 1751 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   20  Alloctr   20  Proc   26 
[End of Initial Routing] Total (MB): Used   93  Alloctr   94  Proc 1777 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2295 Max = 6 GRCs =  1953 (1.61%)
Initial. H routing: Overflow =  1330 Max = 6 (GRCs =   2) GRCs =  1025 (1.69%)
Initial. V routing: Overflow =   964 Max = 5 (GRCs =   1) GRCs =   928 (1.53%)
Initial. METAL      Overflow =   111 Max = 1 (GRCs = 105) GRCs =   118 (0.19%)
Initial. METAL2     Overflow =   413 Max = 3 (GRCs =  10) GRCs =   483 (0.80%)
Initial. METAL3     Overflow =   734 Max = 6 (GRCs =   2) GRCs =   527 (0.87%)
Initial. METAL4     Overflow =   407 Max = 5 (GRCs =   1) GRCs =   313 (0.52%)
Initial. METAL5     Overflow =   485 Max = 5 (GRCs =   1) GRCs =   380 (0.63%)
Initial. METAL6     Overflow =   144 Max = 3 (GRCs =   1) GRCs =   132 (0.22%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.0 1.52 0.09 0.02 0.01 0.07 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.17
METAL2   12.6 12.4 15.3 16.3 15.9 12.6 7.93 3.95 1.84 0.00 0.59 0.15 0.06 0.02
METAL3   10.5 11.5 16.8 18.8 16.6 11.0 6.56 3.61 2.29 0.00 1.36 0.57 0.18 0.06
METAL4   29.0 26.9 19.6 2.52 9.05 6.11 0.68 2.90 1.63 0.00 0.97 0.39 0.09 0.03
METAL5   38.6 19.2 14.7 10.5 0.00 6.53 3.82 2.24 1.46 0.00 2.15 0.00 0.46 0.16
METAL6   56.2 0.00 26.2 5.85 0.00 7.49 1.01 1.70 0.00 0.00 1.18 0.00 0.14 0.08
Total    40.8 11.9 15.4 9.01 6.95 7.32 3.33 2.40 1.20 0.00 1.05 0.19 0.16 0.09


Initial. Total Wire Length = 1578579.35
Initial. Layer METAL wire length = 4439.36
Initial. Layer METAL2 wire length = 434510.54
Initial. Layer METAL3 wire length = 536871.05
Initial. Layer METAL4 wire length = 279839.53
Initial. Layer METAL5 wire length = 199000.83
Initial. Layer METAL6 wire length = 123918.04
Initial. Total Number of Contacts = 226286
Initial. Via VIA12A count = 116727
Initial. Via VIA23 count = 89473
Initial. Via VIA34 count = 11442
Initial. Via VIA45 count = 5078
Initial. Via VIA56 count = 3566
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    5 
[End of Phase1 Routing] Total (MB): Used   94  Alloctr   95  Proc 1783 
phase1. Routing result:
phase1. Both Dirs: Overflow =   451 Max = 3 GRCs =   527 (0.44%)
phase1. H routing: Overflow =   230 Max = 3 (GRCs =  1) GRCs =   232 (0.38%)
phase1. V routing: Overflow =   221 Max = 3 (GRCs =  2) GRCs =   295 (0.49%)
phase1. METAL      Overflow =    57 Max = 1 (GRCs = 50) GRCs =    65 (0.11%)
phase1. METAL2     Overflow =   145 Max = 3 (GRCs =  2) GRCs =   222 (0.37%)
phase1. METAL3     Overflow =   101 Max = 3 (GRCs =  1) GRCs =    96 (0.16%)
phase1. METAL4     Overflow =    47 Max = 2 (GRCs =  3) GRCs =    44 (0.07%)
phase1. METAL5     Overflow =    71 Max = 1 (GRCs = 71) GRCs =    71 (0.12%)
phase1. METAL6     Overflow =    29 Max = 1 (GRCs = 29) GRCs =    29 (0.05%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.0 1.57 0.10 0.02 0.01 0.08 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.08
METAL2   12.6 12.4 15.4 16.3 15.9 12.4 7.95 4.11 2.25 0.00 0.32 0.05 0.01 0.00
METAL3   10.6 11.7 16.5 18.8 16.7 10.9 6.44 3.70 2.49 0.00 1.81 0.13 0.01 0.00
METAL4   28.9 26.7 19.8 2.46 9.19 6.23 0.69 2.73 1.72 0.00 1.30 0.07 0.00 0.00
METAL5   36.0 19.1 15.4 11.3 0.00 6.85 4.19 2.59 1.95 0.00 2.31 0.00 0.11 0.00
METAL6   52.3 0.00 28.9 5.10 0.00 7.98 1.09 2.65 0.00 0.00 1.80 0.00 0.03 0.02
Total    39.8 11.9 16.0 9.00 6.97 7.43 3.39 2.63 1.40 0.00 1.26 0.04 0.03 0.02


phase1. Total Wire Length = 1593382.42
phase1. Layer METAL wire length = 4479.57
phase1. Layer METAL2 wire length = 431839.16
phase1. Layer METAL3 wire length = 531989.38
phase1. Layer METAL4 wire length = 275536.39
phase1. Layer METAL5 wire length = 209311.08
phase1. Layer METAL6 wire length = 140226.83
phase1. Total Number of Contacts = 228130
phase1. Via VIA12A count = 116752
phase1. Via VIA23 count = 89811
phase1. Via VIA34 count = 12052
phase1. Via VIA45 count = 5483
phase1. Via VIA56 count = 4032
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   93  Alloctr   94  Proc 1783 
phase2. Routing result:
phase2. Both Dirs: Overflow =   113 Max = 2 GRCs =   144 (0.12%)
phase2. H routing: Overflow =    83 Max = 1 (GRCs = 75) GRCs =    92 (0.15%)
phase2. V routing: Overflow =    30 Max = 2 (GRCs =  1) GRCs =    52 (0.09%)
phase2. METAL      Overflow =    43 Max = 1 (GRCs = 35) GRCs =    51 (0.08%)
phase2. METAL2     Overflow =    21 Max = 1 (GRCs =  3) GRCs =    44 (0.07%)
phase2. METAL3     Overflow =    33 Max = 1 (GRCs = 33) GRCs =    34 (0.06%)
phase2. METAL4     Overflow =     8 Max = 2 (GRCs =  1) GRCs =     7 (0.01%)
phase2. METAL5     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase2. METAL6     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.1 1.59 0.10 0.02 0.01 0.08 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.06
METAL2   12.6 12.9 16.7 18.3 17.3 11.8 6.08 2.66 1.19 0.00 0.16 0.00 0.00 0.00
METAL3   10.6 11.6 16.4 18.7 16.6 10.9 6.46 3.66 2.48 0.00 2.18 0.05 0.00 0.00
METAL4   28.9 26.7 19.8 2.51 9.28 6.27 0.73 2.69 1.69 0.00 1.26 0.01 0.00 0.00
METAL5   36.1 19.0 15.4 11.3 0.00 6.87 4.14 2.54 2.03 0.00 2.45 0.00 0.01 0.00
METAL6   52.3 0.00 28.9 5.05 0.00 7.99 1.13 2.75 0.00 0.00 1.75 0.00 0.00 0.00
Total    39.7 12.0 16.2 9.32 7.23 7.34 3.09 2.39 1.23 0.00 1.31 0.01 0.00 0.01


phase2. Total Wire Length = 1595457.55
phase2. Layer METAL wire length = 4537.10
phase2. Layer METAL2 wire length = 436280.33
phase2. Layer METAL3 wire length = 532083.26
phase2. Layer METAL4 wire length = 273810.34
phase2. Layer METAL5 wire length = 209028.85
phase2. Layer METAL6 wire length = 139717.68
phase2. Total Number of Contacts = 228363
phase2. Via VIA12A count = 116757
phase2. Via VIA23 count = 89945
phase2. Via VIA34 count = 12092
phase2. Via VIA45 count = 5523
phase2. Via VIA56 count = 4046
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   93  Alloctr   94  Proc 1783 
phase3. Routing result:
phase3. Both Dirs: Overflow =    89 Max = 2 GRCs =   113 (0.09%)
phase3. H routing: Overflow =    69 Max = 1 (GRCs = 61) GRCs =    78 (0.13%)
phase3. V routing: Overflow =    20 Max = 2 (GRCs =  1) GRCs =    35 (0.06%)
phase3. METAL      Overflow =    41 Max = 1 (GRCs = 33) GRCs =    49 (0.08%)
phase3. METAL2     Overflow =    13 Max = 1 (GRCs =  1) GRCs =    29 (0.05%)
phase3. METAL3     Overflow =    22 Max = 1 (GRCs = 22) GRCs =    23 (0.04%)
phase3. METAL4     Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (0.01%)
phase3. METAL5     Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.01%)
phase3. METAL6     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.1 1.59 0.10 0.02 0.01 0.08 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.05
METAL2   12.6 12.9 16.7 18.3 17.3 11.8 6.08 2.66 1.23 0.00 0.14 0.00 0.00 0.00
METAL3   10.6 11.6 16.4 18.7 16.6 10.9 6.45 3.65 2.47 0.00 2.21 0.04 0.00 0.00
METAL4   28.9 26.7 19.8 2.51 9.25 6.27 0.72 2.73 1.68 0.00 1.28 0.01 0.00 0.00
METAL5   35.9 19.1 15.5 11.2 0.00 6.98 4.10 2.53 2.00 0.00 2.47 0.00 0.01 0.00
METAL6   52.2 0.00 29.0 5.05 0.00 8.00 1.14 2.75 0.00 0.00 1.74 0.00 0.00 0.00
Total    39.7 12.0 16.2 9.33 7.22 7.37 3.08 2.39 1.23 0.00 1.31 0.01 0.00 0.01


phase3. Total Wire Length = 1595739.95
phase3. Layer METAL wire length = 4533.33
phase3. Layer METAL2 wire length = 436338.78
phase3. Layer METAL3 wire length = 531933.96
phase3. Layer METAL4 wire length = 273855.96
phase3. Layer METAL5 wire length = 209230.68
phase3. Layer METAL6 wire length = 139847.23
phase3. Total Number of Contacts = 228431
phase3. Via VIA12A count = 116759
phase3. Via VIA23 count = 89976
phase3. Via VIA34 count = 12114
phase3. Via VIA45 count = 5541
phase3. Via VIA56 count = 4041
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   37  Proc   32 
[End of Whole Chip Routing] Total (MB): Used   93  Alloctr   94  Proc 1783 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 26.70 %
Peak    vertical track utilization   = 105.00 %
Average horizontal track utilization = 29.16 %
Peak    horizontal track utilization = 107.69 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used   91  Alloctr   93  Proc 1783 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:11 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[GR: Done] Stage (MB): Used   42  Alloctr   42  Proc   32 
[GR: Done] Total (MB): Used   91  Alloctr   93  Proc 1783 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[End of Global Routing] Stage (MB): Used   28  Alloctr   28  Proc   32 
[End of Global Routing] Total (MB): Used   78  Alloctr   79  Proc 1783 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Read routes] Total (MB): Used   90  Alloctr   91  Proc 1783 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 103063 of 314770


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   16  Proc   18 
[Track Assign: Iteration 0] Total (MB): Used   90  Alloctr   95  Proc 1801 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:09 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   16  Proc   18 
[Track Assign: Iteration 1] Total (MB): Used   90  Alloctr   95  Proc 1801 

Number of wires with overlap after iteration 1 = 39462 of 238676


Wire length and via report:
---------------------------
Number of METAL wires: 12223             poly_con: 0
Number of METAL2 wires: 130603           VIA12A: 127856
Number of METAL3 wires: 78330            VIA23: 117549
Number of METAL4 wires: 9529             VIA34: 14767
Number of METAL5 wires: 5366             VIA45: 5906
Number of METAL6 wires: 2625             VIA56: 4119
Total number of wires: 238676            vias: 270197

Total METAL wire length: 12127.2
Total METAL2 wire length: 447118.0
Total METAL3 wire length: 552801.6
Total METAL4 wire length: 285638.6
Total METAL5 wire length: 207736.6
Total METAL6 wire length: 147125.4
Total wire length: 1652547.2

Longest METAL wire length: 123.4
Longest METAL2 wire length: 441.6
Longest METAL3 wire length: 475.5
Longest METAL4 wire length: 569.9
Longest METAL5 wire length: 546.9
Longest METAL6 wire length: 497.3


[Track Assign: Done] Elapsed real time: 0:00:11 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc   18 
[Track Assign: Done] Total (MB): Used   84  Alloctr   85  Proc 1801 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        TOP_RISCV_INIT_RT   
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   87  Alloctr   88  Proc 1801 
Total number of nets = 41663, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/625 Partitions, Violations =  0
Routed  3/625 Partitions, Violations =  28
Routed  6/625 Partitions, Violations =  17
Routed  9/625 Partitions, Violations =  23
Routed  12/625 Partitions, Violations = 36
Routed  15/625 Partitions, Violations = 33
Routed  18/625 Partitions, Violations = 34
Routed  21/625 Partitions, Violations = 29
Routed  24/625 Partitions, Violations = 28
Routed  27/625 Partitions, Violations = 35
Routed  30/625 Partitions, Violations = 39
Routed  33/625 Partitions, Violations = 37
Routed  36/625 Partitions, Violations = 35
Routed  39/625 Partitions, Violations = 42
Routed  42/625 Partitions, Violations = 31
Routed  45/625 Partitions, Violations = 43
Routed  48/625 Partitions, Violations = 37
Routed  51/625 Partitions, Violations = 47
Routed  54/625 Partitions, Violations = 47
Routed  57/625 Partitions, Violations = 67
Routed  60/625 Partitions, Violations = 75
Routed  63/625 Partitions, Violations = 61
Routed  66/625 Partitions, Violations = 60
Routed  69/625 Partitions, Violations = 45
Routed  72/625 Partitions, Violations = 43
Routed  75/625 Partitions, Violations = 62
Routed  78/625 Partitions, Violations = 63
Routed  81/625 Partitions, Violations = 64
Routed  84/625 Partitions, Violations = 100
Routed  87/625 Partitions, Violations = 114
Routed  90/625 Partitions, Violations = 134
Routed  93/625 Partitions, Violations = 129
Routed  96/625 Partitions, Violations = 131
Routed  99/625 Partitions, Violations = 97
Routed  102/625 Partitions, Violations =        116
Routed  105/625 Partitions, Violations =        137
Routed  108/625 Partitions, Violations =        144
Routed  111/625 Partitions, Violations =        168
Routed  114/625 Partitions, Violations =        164
Routed  117/625 Partitions, Violations =        174
Routed  120/625 Partitions, Violations =        178
Routed  123/625 Partitions, Violations =        170
Routed  126/625 Partitions, Violations =        166
Routed  129/625 Partitions, Violations =        161
Routed  132/625 Partitions, Violations =        135
Routed  135/625 Partitions, Violations =        138
Routed  138/625 Partitions, Violations =        133
Routed  141/625 Partitions, Violations =        114
Routed  144/625 Partitions, Violations =        201
Routed  147/625 Partitions, Violations =        211
Routed  150/625 Partitions, Violations =        219
Routed  153/625 Partitions, Violations =        218
Routed  156/625 Partitions, Violations =        241
Routed  159/625 Partitions, Violations =        260
Routed  162/625 Partitions, Violations =        259
Routed  165/625 Partitions, Violations =        242
Routed  168/625 Partitions, Violations =        238
Routed  171/625 Partitions, Violations =        246
Routed  174/625 Partitions, Violations =        241
Routed  177/625 Partitions, Violations =        232
Routed  180/625 Partitions, Violations =        246
Routed  183/625 Partitions, Violations =        256
Routed  186/625 Partitions, Violations =        272
Routed  189/625 Partitions, Violations =        266
Routed  192/625 Partitions, Violations =        277
Routed  195/625 Partitions, Violations =        280
Routed  198/625 Partitions, Violations =        259
Routed  201/625 Partitions, Violations =        285
Routed  204/625 Partitions, Violations =        292
Routed  207/625 Partitions, Violations =        308
Routed  210/625 Partitions, Violations =        328
Routed  213/625 Partitions, Violations =        330
Routed  216/625 Partitions, Violations =        371
Routed  219/625 Partitions, Violations =        408
Routed  222/625 Partitions, Violations =        373
Routed  225/625 Partitions, Violations =        358
Routed  228/625 Partitions, Violations =        346
Routed  231/625 Partitions, Violations =        340
Routed  234/625 Partitions, Violations =        342
Routed  237/625 Partitions, Violations =        336
Routed  240/625 Partitions, Violations =        353
Routed  243/625 Partitions, Violations =        355
Routed  246/625 Partitions, Violations =        365
Routed  249/625 Partitions, Violations =        403
Routed  252/625 Partitions, Violations =        395
Routed  255/625 Partitions, Violations =        400
Routed  258/625 Partitions, Violations =        409
Routed  261/625 Partitions, Violations =        407
Routed  264/625 Partitions, Violations =        365
Routed  267/625 Partitions, Violations =        366
Routed  270/625 Partitions, Violations =        346
Routed  273/625 Partitions, Violations =        323
Routed  276/625 Partitions, Violations =        326
Routed  279/625 Partitions, Violations =        327
Routed  282/625 Partitions, Violations =        321
Routed  285/625 Partitions, Violations =        328
Routed  288/625 Partitions, Violations =        333
Routed  291/625 Partitions, Violations =        351
Routed  294/625 Partitions, Violations =        356
Routed  297/625 Partitions, Violations =        346
Routed  300/625 Partitions, Violations =        350
Routed  303/625 Partitions, Violations =        339
Routed  306/625 Partitions, Violations =        325
Routed  309/625 Partitions, Violations =        340
Routed  312/625 Partitions, Violations =        378
Routed  315/625 Partitions, Violations =        385
Routed  318/625 Partitions, Violations =        380
Routed  321/625 Partitions, Violations =        379
Routed  324/625 Partitions, Violations =        389
Routed  327/625 Partitions, Violations =        388
Routed  330/625 Partitions, Violations =        402
Routed  333/625 Partitions, Violations =        398
Routed  336/625 Partitions, Violations =        461
Routed  339/625 Partitions, Violations =        441
Routed  342/625 Partitions, Violations =        442
Routed  345/625 Partitions, Violations =        447
Routed  348/625 Partitions, Violations =        443
Routed  351/625 Partitions, Violations =        443
Routed  354/625 Partitions, Violations =        436
Routed  357/625 Partitions, Violations =        410
Routed  360/625 Partitions, Violations =        352
Routed  363/625 Partitions, Violations =        361
Routed  366/625 Partitions, Violations =        361
Routed  369/625 Partitions, Violations =        360
Routed  372/625 Partitions, Violations =        365
Routed  375/625 Partitions, Violations =        362
Routed  378/625 Partitions, Violations =        409
Routed  381/625 Partitions, Violations =        440
Routed  384/625 Partitions, Violations =        446
Routed  387/625 Partitions, Violations =        435
Routed  390/625 Partitions, Violations =        423
Routed  393/625 Partitions, Violations =        426
Routed  396/625 Partitions, Violations =        424
Routed  399/625 Partitions, Violations =        414
Routed  402/625 Partitions, Violations =        435
Routed  405/625 Partitions, Violations =        479
Routed  408/625 Partitions, Violations =        486
Routed  411/625 Partitions, Violations =        492
Routed  414/625 Partitions, Violations =        476
Routed  417/625 Partitions, Violations =        479
Routed  420/625 Partitions, Violations =        487
Routed  423/625 Partitions, Violations =        703
Routed  426/625 Partitions, Violations =        755
Routed  429/625 Partitions, Violations =        745
Routed  432/625 Partitions, Violations =        765
Routed  435/625 Partitions, Violations =        765
Routed  438/625 Partitions, Violations =        756
Routed  441/625 Partitions, Violations =        732
Routed  444/625 Partitions, Violations =        822
Routed  447/625 Partitions, Violations =        815
Routed  450/625 Partitions, Violations =        803
Routed  453/625 Partitions, Violations =        806
Routed  456/625 Partitions, Violations =        806
Routed  459/625 Partitions, Violations =        808
Routed  462/625 Partitions, Violations =        882
Routed  465/625 Partitions, Violations =        927
Routed  468/625 Partitions, Violations =        926
Routed  471/625 Partitions, Violations =        924
Routed  474/625 Partitions, Violations =        914
Routed  477/625 Partitions, Violations =        931
Routed  480/625 Partitions, Violations =        1120
Routed  483/625 Partitions, Violations =        1144
Routed  486/625 Partitions, Violations =        1138
Routed  489/625 Partitions, Violations =        1152
Routed  492/625 Partitions, Violations =        1151
Routed  495/625 Partitions, Violations =        1169
Routed  498/625 Partitions, Violations =        1347
Routed  501/625 Partitions, Violations =        1354
Routed  504/625 Partitions, Violations =        1344
Routed  507/625 Partitions, Violations =        1340
Routed  510/625 Partitions, Violations =        1327
Routed  513/625 Partitions, Violations =        1267
Routed  516/625 Partitions, Violations =        1262
Routed  519/625 Partitions, Violations =        1260
Routed  522/625 Partitions, Violations =        1255
Routed  525/625 Partitions, Violations =        1235
Routed  528/625 Partitions, Violations =        1229
Routed  531/625 Partitions, Violations =        1217
Routed  534/625 Partitions, Violations =        1229
Routed  537/625 Partitions, Violations =        1236
Routed  540/625 Partitions, Violations =        1197
Routed  543/625 Partitions, Violations =        1192
Routed  546/625 Partitions, Violations =        1194
Routed  549/625 Partitions, Violations =        1220
Routed  552/625 Partitions, Violations =        1216
Routed  555/625 Partitions, Violations =        1217
Routed  558/625 Partitions, Violations =        1209
Routed  561/625 Partitions, Violations =        1201
Routed  564/625 Partitions, Violations =        1208
Routed  567/625 Partitions, Violations =        1226
Routed  570/625 Partitions, Violations =        1230
Routed  573/625 Partitions, Violations =        1257
Routed  576/625 Partitions, Violations =        1249
Routed  579/625 Partitions, Violations =        1243
Routed  582/625 Partitions, Violations =        1220
Routed  585/625 Partitions, Violations =        1223
Routed  588/625 Partitions, Violations =        1216
Routed  591/625 Partitions, Violations =        1207
Routed  594/625 Partitions, Violations =        1218
Routed  597/625 Partitions, Violations =        1219
Routed  600/625 Partitions, Violations =        1224
Routed  603/625 Partitions, Violations =        1209
Routed  606/625 Partitions, Violations =        1190
Routed  609/625 Partitions, Violations =        1192
Routed  612/625 Partitions, Violations =        1198
Routed  615/625 Partitions, Violations =        1196
Routed  618/625 Partitions, Violations =        1191
Routed  621/625 Partitions, Violations =        1182
Routed  624/625 Partitions, Violations =        1182

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1182
        Diff net spacing : 467
        Less than minimum area : 36
        Less than minimum width : 2
        Same net spacing : 16
        Short : 440
        Internal-only types : 221

[Iter 0] Elapsed real time: 0:00:55 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:52 total=0:00:55
[Iter 0] Stage (MB): Used    9  Alloctr    9  Proc    4 
[Iter 0] Total (MB): Used   93  Alloctr   95  Proc 1805 

End DR iteration 0 with 625 parts

Start DR iteration 1: non-uniform partition
Routed  1/132 Partitions, Violations =  1050
Routed  2/132 Partitions, Violations =  1030
Routed  3/132 Partitions, Violations =  975
Routed  4/132 Partitions, Violations =  915
Routed  5/132 Partitions, Violations =  989
Routed  6/132 Partitions, Violations =  1009
Routed  7/132 Partitions, Violations =  981
Routed  8/132 Partitions, Violations =  971
Routed  9/132 Partitions, Violations =  966
Routed  10/132 Partitions, Violations = 966
Routed  11/132 Partitions, Violations = 955
Routed  12/132 Partitions, Violations = 946
Routed  13/132 Partitions, Violations = 943
Routed  14/132 Partitions, Violations = 944
Routed  15/132 Partitions, Violations = 943
Routed  16/132 Partitions, Violations = 941
Routed  17/132 Partitions, Violations = 939
Routed  18/132 Partitions, Violations = 937
Routed  19/132 Partitions, Violations = 937
Routed  20/132 Partitions, Violations = 889
Routed  21/132 Partitions, Violations = 865
Routed  22/132 Partitions, Violations = 823
Routed  23/132 Partitions, Violations = 823
Routed  24/132 Partitions, Violations = 809
Routed  25/132 Partitions, Violations = 800
Routed  26/132 Partitions, Violations = 792
Routed  27/132 Partitions, Violations = 790
Routed  28/132 Partitions, Violations = 788
Routed  29/132 Partitions, Violations = 787
Routed  30/132 Partitions, Violations = 787
Routed  31/132 Partitions, Violations = 786
Routed  32/132 Partitions, Violations = 764
Routed  33/132 Partitions, Violations = 756
Routed  34/132 Partitions, Violations = 749
Routed  35/132 Partitions, Violations = 731
Routed  36/132 Partitions, Violations = 726
Routed  37/132 Partitions, Violations = 726
Routed  38/132 Partitions, Violations = 716
Routed  39/132 Partitions, Violations = 717
Routed  40/132 Partitions, Violations = 705
Routed  41/132 Partitions, Violations = 709
Routed  42/132 Partitions, Violations = 700
Routed  43/132 Partitions, Violations = 695
Routed  44/132 Partitions, Violations = 686
Routed  45/132 Partitions, Violations = 686
Routed  46/132 Partitions, Violations = 665
Routed  47/132 Partitions, Violations = 661
Routed  48/132 Partitions, Violations = 658
Routed  49/132 Partitions, Violations = 652
Routed  50/132 Partitions, Violations = 649
Routed  51/132 Partitions, Violations = 645
Routed  52/132 Partitions, Violations = 639
Routed  53/132 Partitions, Violations = 631
Routed  54/132 Partitions, Violations = 621
Routed  55/132 Partitions, Violations = 618
Routed  56/132 Partitions, Violations = 616
Routed  57/132 Partitions, Violations = 611
Routed  58/132 Partitions, Violations = 609
Routed  59/132 Partitions, Violations = 607
Routed  60/132 Partitions, Violations = 605
Routed  61/132 Partitions, Violations = 602
Routed  62/132 Partitions, Violations = 598
Routed  63/132 Partitions, Violations = 594
Routed  64/132 Partitions, Violations = 592
Routed  65/132 Partitions, Violations = 590
Routed  66/132 Partitions, Violations = 587
Routed  67/132 Partitions, Violations = 585
Routed  68/132 Partitions, Violations = 583
Routed  69/132 Partitions, Violations = 577
Routed  70/132 Partitions, Violations = 575
Routed  71/132 Partitions, Violations = 569
Routed  72/132 Partitions, Violations = 567
Routed  73/132 Partitions, Violations = 565
Routed  74/132 Partitions, Violations = 560
Routed  75/132 Partitions, Violations = 559
Routed  76/132 Partitions, Violations = 558
Routed  77/132 Partitions, Violations = 557
Routed  78/132 Partitions, Violations = 556
Routed  79/132 Partitions, Violations = 555
Routed  80/132 Partitions, Violations = 554
Routed  81/132 Partitions, Violations = 553
Routed  82/132 Partitions, Violations = 537
Routed  83/132 Partitions, Violations = 536
Routed  84/132 Partitions, Violations = 535
Routed  85/132 Partitions, Violations = 534
Routed  86/132 Partitions, Violations = 533
Routed  87/132 Partitions, Violations = 532
Routed  88/132 Partitions, Violations = 530
Routed  89/132 Partitions, Violations = 529
Routed  90/132 Partitions, Violations = 529
Routed  91/132 Partitions, Violations = 527
Routed  92/132 Partitions, Violations = 527
Routed  93/132 Partitions, Violations = 526
Routed  94/132 Partitions, Violations = 525
Routed  95/132 Partitions, Violations = 524
Routed  96/132 Partitions, Violations = 523
Routed  97/132 Partitions, Violations = 522
Routed  98/132 Partitions, Violations = 521
Routed  99/132 Partitions, Violations = 520
Routed  100/132 Partitions, Violations =        519
Routed  101/132 Partitions, Violations =        518
Routed  102/132 Partitions, Violations =        517
Routed  103/132 Partitions, Violations =        516
Routed  104/132 Partitions, Violations =        515
Routed  105/132 Partitions, Violations =        514
Routed  106/132 Partitions, Violations =        513
Routed  107/132 Partitions, Violations =        512
Routed  108/132 Partitions, Violations =        511
Routed  109/132 Partitions, Violations =        510
Routed  110/132 Partitions, Violations =        509
Routed  111/132 Partitions, Violations =        508
Routed  112/132 Partitions, Violations =        507
Routed  113/132 Partitions, Violations =        506
Routed  114/132 Partitions, Violations =        505
Routed  115/132 Partitions, Violations =        504
Routed  116/132 Partitions, Violations =        503
Routed  117/132 Partitions, Violations =        502
Routed  118/132 Partitions, Violations =        501
Routed  119/132 Partitions, Violations =        500
Routed  120/132 Partitions, Violations =        491
Routed  121/132 Partitions, Violations =        489
Routed  122/132 Partitions, Violations =        488
Routed  123/132 Partitions, Violations =        489
Routed  124/132 Partitions, Violations =        488
Routed  125/132 Partitions, Violations =        489
Routed  126/132 Partitions, Violations =        488
Routed  127/132 Partitions, Violations =        488
Routed  128/132 Partitions, Violations =        487
Routed  129/132 Partitions, Violations =        486
Routed  130/132 Partitions, Violations =        485
Routed  131/132 Partitions, Violations =        484
Routed  132/132 Partitions, Violations =        483

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      483
        Diff net spacing : 204
        Less than minimum area : 1
        Less than minimum width : 1
        Same net spacing : 3
        Short : 215
        Internal-only types : 59

[Iter 1] Elapsed real time: 0:01:01 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:58 total=0:01:01
[Iter 1] Stage (MB): Used    9  Alloctr    9  Proc    4 
[Iter 1] Total (MB): Used   93  Alloctr   95  Proc 1805 

End DR iteration 1 with 132 parts

Updating the database ...
Saving cell TOP_RISCV.CEL;1 as TOP_RISCV_INIT_RT_itr1.
TOP_RISCV_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/28 Partitions, Violations =   528
Routed  2/28 Partitions, Violations =   584
Routed  3/28 Partitions, Violations =   532
Routed  4/28 Partitions, Violations =   515
Routed  5/28 Partitions, Violations =   514
Routed  6/28 Partitions, Violations =   527
Routed  7/28 Partitions, Violations =   525
Routed  8/28 Partitions, Violations =   524
Routed  9/28 Partitions, Violations =   524
Routed  10/28 Partitions, Violations =  524
Routed  11/28 Partitions, Violations =  528
Routed  12/28 Partitions, Violations =  553
Routed  13/28 Partitions, Violations =  528
Routed  14/28 Partitions, Violations =  533
Routed  15/28 Partitions, Violations =  526
Routed  16/28 Partitions, Violations =  521
Routed  17/28 Partitions, Violations =  509
Routed  18/28 Partitions, Violations =  531
Routed  19/28 Partitions, Violations =  527
Routed  20/28 Partitions, Violations =  525
Routed  21/28 Partitions, Violations =  512
Routed  22/28 Partitions, Violations =  506
Routed  23/28 Partitions, Violations =  505
Routed  24/28 Partitions, Violations =  505
Routed  25/28 Partitions, Violations =  498
Routed  26/28 Partitions, Violations =  497
Routed  27/28 Partitions, Violations =  496
Routed  28/28 Partitions, Violations =  495

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      495
        Diff net spacing : 173
        Less than minimum area : 3
        Less than minimum width : 1
        Needs fat contact : 4
        Same net spacing : 6
        Short : 252
        Internal-only types : 56

[Iter 2] Elapsed real time: 0:01:06 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:01:03 total=0:01:06
[Iter 2] Stage (MB): Used    9  Alloctr    9  Proc   27 
[Iter 2] Total (MB): Used   93  Alloctr   95  Proc 1829 

End DR iteration 2 with 28 parts

Start DR iteration 3: non-uniform partition
Routed  1/29 Partitions, Violations =   510
Routed  2/29 Partitions, Violations =   514
Routed  3/29 Partitions, Violations =   477
Routed  4/29 Partitions, Violations =   463
Routed  5/29 Partitions, Violations =   470
Routed  6/29 Partitions, Violations =   445
Routed  7/29 Partitions, Violations =   454
Routed  8/29 Partitions, Violations =   453
Routed  9/29 Partitions, Violations =   535
Routed  10/29 Partitions, Violations =  535
Routed  11/29 Partitions, Violations =  535
Routed  12/29 Partitions, Violations =  534
Routed  13/29 Partitions, Violations =  537
Routed  14/29 Partitions, Violations =  475
Routed  15/29 Partitions, Violations =  474
Routed  16/29 Partitions, Violations =  459
Routed  17/29 Partitions, Violations =  481
Routed  18/29 Partitions, Violations =  476
Routed  19/29 Partitions, Violations =  490
Routed  20/29 Partitions, Violations =  394
Routed  21/29 Partitions, Violations =  388
Routed  22/29 Partitions, Violations =  381
Routed  23/29 Partitions, Violations =  380
Routed  24/29 Partitions, Violations =  379
Routed  25/29 Partitions, Violations =  380
Routed  26/29 Partitions, Violations =  373
Routed  27/29 Partitions, Violations =  370
Routed  28/29 Partitions, Violations =  370
Routed  29/29 Partitions, Violations =  367

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      367
        Diff net spacing : 154
        Less than minimum area : 1
        Less than minimum width : 2
        Needs fat contact : 2
        Same net spacing : 2
        Short : 180
        Internal-only types : 26

[Iter 3] Elapsed real time: 0:01:10 
[Iter 3] Elapsed cpu  time: sys=0:00:02 usr=0:01:07 total=0:01:10
[Iter 3] Stage (MB): Used    9  Alloctr    9  Proc   30 
[Iter 3] Total (MB): Used   93  Alloctr   95  Proc 1832 

End DR iteration 3 with 29 parts

Start DR iteration 4: non-uniform partition
Routed  1/15 Partitions, Violations =   421
Routed  2/15 Partitions, Violations =   432
Routed  3/15 Partitions, Violations =   434
Routed  4/15 Partitions, Violations =   407
Routed  5/15 Partitions, Violations =   407
Routed  6/15 Partitions, Violations =   395
Routed  7/15 Partitions, Violations =   395
Routed  8/15 Partitions, Violations =   390
Routed  9/15 Partitions, Violations =   383
Routed  10/15 Partitions, Violations =  377
Routed  11/15 Partitions, Violations =  376
Routed  12/15 Partitions, Violations =  378
Routed  13/15 Partitions, Violations =  430
Routed  14/15 Partitions, Violations =  429
Routed  15/15 Partitions, Violations =  428

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      428
        Diff net spacing : 162
        Less than minimum width : 1
        Needs fat contact : 2
        Same net spacing : 3
        Short : 233
        Internal-only types : 27

[Iter 4] Elapsed real time: 0:01:13 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:01:10 total=0:01:13
[Iter 4] Stage (MB): Used    9  Alloctr    9  Proc   30 
[Iter 4] Total (MB): Used   93  Alloctr   95  Proc 1832 

End DR iteration 4 with 15 parts

Start DR iteration 5: non-uniform partition
Routed  1/16 Partitions, Violations =   439
Routed  2/16 Partitions, Violations =   294
Routed  3/16 Partitions, Violations =   340
Routed  4/16 Partitions, Violations =   301
Routed  5/16 Partitions, Violations =   254
Routed  6/16 Partitions, Violations =   254
Routed  7/16 Partitions, Violations =   254
Routed  8/16 Partitions, Violations =   257
Routed  9/16 Partitions, Violations =   333
Routed  10/16 Partitions, Violations =  335
Routed  11/16 Partitions, Violations =  336
Routed  12/16 Partitions, Violations =  330
Routed  13/16 Partitions, Violations =  326
Routed  14/16 Partitions, Violations =  324
Routed  15/16 Partitions, Violations =  322
Routed  16/16 Partitions, Violations =  319

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      319
        Diff net spacing : 152
        Less than minimum area : 1
        Less than minimum width : 1
        Needs fat contact : 1
        Same net spacing : 1
        Short : 126
        Internal-only types : 37

[Iter 5] Elapsed real time: 0:01:16 
[Iter 5] Elapsed cpu  time: sys=0:00:02 usr=0:01:14 total=0:01:16
[Iter 5] Stage (MB): Used    9  Alloctr    9  Proc   31 
[Iter 5] Total (MB): Used   93  Alloctr   95  Proc 1833 

End DR iteration 5 with 16 parts

Start DR iteration 6: non-uniform partition
Routed  1/15 Partitions, Violations =   295
Routed  2/15 Partitions, Violations =   226
Routed  3/15 Partitions, Violations =   224
Routed  4/15 Partitions, Violations =   219
Routed  5/15 Partitions, Violations =   219
Routed  6/15 Partitions, Violations =   219
Routed  7/15 Partitions, Violations =   269
Routed  8/15 Partitions, Violations =   225
Routed  9/15 Partitions, Violations =   203
Routed  10/15 Partitions, Violations =  196
Routed  11/15 Partitions, Violations =  193
Routed  12/15 Partitions, Violations =  191
Routed  13/15 Partitions, Violations =  187
Routed  14/15 Partitions, Violations =  185
Routed  15/15 Partitions, Violations =  190

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      190
        Diff net spacing : 72
        Needs fat contact : 2
        Same net spacing : 2
        Short : 49
        Internal-only types : 65

[Iter 6] Elapsed real time: 0:01:20 
[Iter 6] Elapsed cpu  time: sys=0:00:02 usr=0:01:17 total=0:01:20
[Iter 6] Stage (MB): Used    9  Alloctr    9  Proc   31 
[Iter 6] Total (MB): Used   93  Alloctr   95  Proc 1833 

End DR iteration 6 with 15 parts

Start DR iteration 7: non-uniform partition
Routed  1/13 Partitions, Violations =   215
Routed  2/13 Partitions, Violations =   154
Routed  3/13 Partitions, Violations =   161
Routed  4/13 Partitions, Violations =   160
Routed  5/13 Partitions, Violations =   160
Routed  6/13 Partitions, Violations =   159
Routed  7/13 Partitions, Violations =   154
Routed  8/13 Partitions, Violations =   147
Routed  9/13 Partitions, Violations =   139
Routed  10/13 Partitions, Violations =  137
Routed  11/13 Partitions, Violations =  135
Routed  12/13 Partitions, Violations =  148
Routed  13/13 Partitions, Violations =  280

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      280
        Diff net spacing : 80
        Less than minimum area : 1
        Same net spacing : 1
        Short : 128
        Internal-only types : 70

[Iter 7] Elapsed real time: 0:01:22 
[Iter 7] Elapsed cpu  time: sys=0:00:02 usr=0:01:19 total=0:01:22
[Iter 7] Stage (MB): Used    9  Alloctr    9  Proc   31 
[Iter 7] Total (MB): Used   93  Alloctr   95  Proc 1833 

End DR iteration 7 with 13 parts

Start DR iteration 8: non-uniform partition
Routed  1/10 Partitions, Violations =   245
Routed  2/10 Partitions, Violations =   376
Routed  3/10 Partitions, Violations =   267
Routed  4/10 Partitions, Violations =   272
Routed  5/10 Partitions, Violations =   285
Routed  6/10 Partitions, Violations =   285
Routed  7/10 Partitions, Violations =   231
Routed  8/10 Partitions, Violations =   223
Routed  9/10 Partitions, Violations =   343
Routed  10/10 Partitions, Violations =  304

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      304
        Diff net spacing : 106
        Diff net via-cut spacing : 1
        Less than minimum area : 2
        Less than minimum width : 1
        Same net spacing : 1
        Short : 159
        Internal-only types : 34

[Iter 8] Elapsed real time: 0:01:26 
[Iter 8] Elapsed cpu  time: sys=0:00:02 usr=0:01:23 total=0:01:26
[Iter 8] Stage (MB): Used    9  Alloctr    9  Proc   34 
[Iter 8] Total (MB): Used   93  Alloctr   95  Proc 1836 

End DR iteration 8 with 10 parts

Start DR iteration 9: non-uniform partition
Routed  1/7 Partitions, Violations =    286
Routed  2/7 Partitions, Violations =    310
Routed  3/7 Partitions, Violations =    247
Routed  4/7 Partitions, Violations =    246
Routed  5/7 Partitions, Violations =    234
Routed  6/7 Partitions, Violations =    243
Routed  7/7 Partitions, Violations =    237

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      237
        Diff net spacing : 75
        Less than minimum area : 1
        Short : 139
        Internal-only types : 22

[Iter 9] Elapsed real time: 0:01:27 
[Iter 9] Elapsed cpu  time: sys=0:00:02 usr=0:01:24 total=0:01:27
[Iter 9] Stage (MB): Used    9  Alloctr    9  Proc   34 
[Iter 9] Total (MB): Used   93  Alloctr   95  Proc 1836 

End DR iteration 9 with 7 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked 1/5 Partitions, Violations =    226
Checked 2/5 Partitions, Violations =    315
Checked 3/5 Partitions, Violations =    314
Checked 4/5 Partitions, Violations =    312
Checked 5/5 Partitions, Violations =    311

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      311

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   93  Alloctr   95  Proc 1836 
[DR] Elapsed real time: 0:01:28 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:01:25 total=0:01:28
[DR] Stage (MB): Used    5  Alloctr    5  Proc   34 
[DR] Total (MB): Used   89  Alloctr   91  Proc 1836 
[DR: Done] Elapsed real time: 0:01:28 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:01:25 total=0:01:28
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc   34 
[DR: Done] Total (MB): Used   89  Alloctr   91  Proc 1836 

DR finished with 3 open nets, of which 0 are frozen
Information: Merged away 165 aligned/redundant DRCs. (ZRT-305)

DR finished with 146 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      146
        Diff net spacing : 46
        Less than minimum area : 2
        Short : 98



Total Wire Length =                    1741724 micron
Total Number of Contacts =             287782
Total Number of Wires =                277087
Total Number of PtConns =              50151
Total Number of Routed Wires =       277087
Total Routed Wire Length =           1724197 micron
Total Number of Routed Contacts =       287782
        Layer       METAL :      21526 micron
        Layer      METAL2 :     473062 micron
        Layer      METAL3 :     571911 micron
        Layer      METAL4 :     302318 micron
        Layer      METAL5 :     220932 micron
        Layer      METAL6 :     151975 micron
        Via         VIA56 :       4282
        Via         VIA45 :       7235
        Via    VIA45(rot) :          1
        Via         VIA34 :      24446
        Via    VIA34(rot) :          3
        Via         VIA23 :     123443
        Via    VIA23(rot) :          1
        Via        VIA12A :      67853
        Via   VIA12A(rot) :        355
        Via        VIA12B :      59245
        Via        VIA12f :        918

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.32% (918 / 287782 vias)
 
    Layer VIA        =  0.72% (918    / 128371  vias)
        Weight 1     =  0.72% (918     vias)
        Un-optimized = 99.28% (127453  vias)
    Layer VIA2       =  0.00% (0      / 123444  vias)
        Un-optimized = 100.00% (123444  vias)
    Layer VIA3       =  0.00% (0      / 24449   vias)
        Un-optimized = 100.00% (24449   vias)
    Layer VIA4       =  0.00% (0      / 7236    vias)
        Un-optimized = 100.00% (7236    vias)
    Layer VIA5       =  0.00% (0      / 4282    vias)
        Un-optimized = 100.00% (4282    vias)
 
  Total double via conversion rate    =  0.00% (0 / 287782 vias)
 
    Layer VIA        =  0.00% (0      / 128371  vias)
    Layer VIA2       =  0.00% (0      / 123444  vias)
    Layer VIA3       =  0.00% (0      / 24449   vias)
    Layer VIA4       =  0.00% (0      / 7236    vias)
    Layer VIA5       =  0.00% (0      / 4282    vias)
 
  The optimized via conversion rate based on total routed via count =  0.32% (918 / 287782 vias)
 
    Layer VIA        =  0.72% (918    / 128371  vias)
        Weight 1     =  0.72% (918     vias)
        Un-optimized = 99.28% (127453  vias)
    Layer VIA2       =  0.00% (0      / 123444  vias)
        Un-optimized = 100.00% (123444  vias)
    Layer VIA3       =  0.00% (0      / 24449   vias)
        Un-optimized = 100.00% (24449   vias)
    Layer VIA4       =  0.00% (0      / 7236    vias)
        Un-optimized = 100.00% (7236    vias)
    Layer VIA5       =  0.00% (0      / 4282    vias)
        Un-optimized = 100.00% (4282    vias)
 

Total number of nets = 41663
3 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 146
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Apr  4 13:12:16 2024

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Use working path as $TMPDIR for current extraction. (RCEX-209)
Information: Start rc extraction...
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ID_EX_inst/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ID_EX_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'IF_ID_inst/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'IF_ID_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'PC_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'MEM_WB_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'EX_MEM_inst/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'EX_MEM_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Thu Apr  4 13:12:29 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          4.87
  Critical Path Slack:           0.06
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         64
  Hierarchical Port Count:      15834
  Leaf Cell Count:              41116
  Buf/Inv Cell Count:            9348
  Buf Cell Count:                2769
  Inv Cell Count:                7007
  CT Buf/Inv Cell Count:         1005
  Combinational Cell Count:     36262
  Sequential Cell Count:         4854
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    55060.250000
  Noncombinational Area: 29463.000000
  Buf/Inv Area:          12289.250000
  Total Buffer Area:          6284.50
  Total Inverter Area:        8358.75
  Macro/Black Box Area:      0.000000
  Net Area:              28533.729170
  Net XLength        :      820772.94
  Net YLength        :      908666.25
  -----------------------------------
  Cell Area:             84523.250000
  Design Area:          113056.979170
  Net Length        :      1729439.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         42281
  Nets With Violations:           231
  Max Trans Violations:           231
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               21.99
  -----------------------------------------
  Overall Compile Time:               22.83
  Overall Compile Wall Clock Time:    23.22

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 231
ROPT:    Number of Route Violation: 146 
ROPT:    Running Optimization Stage 1             Thu Apr  4 13:12:29 2024

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 231
  Total moveable cell area: 501738.2
  Total fixed cell area: 9762.7
  Total physical cell area: 511500.9
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   84526.2      0.00       0.0      21.2 REGS_inst/n6376                0.00  
    0:00:02   84526.2      0.00       0.0      21.2 REGS_inst/n6376                0.00  
    0:00:02   84532.8      0.00       0.0      21.2 REGS_inst/n10823               0.00  
    0:00:02   84532.8      0.00       0.0      21.2 REGS_inst/n10823               0.00  
    0:00:02   84540.0      0.00       0.0      21.1 REGS_inst/n8058                0.00  
    0:00:02   84540.0      0.00       0.0      21.1 REGS_inst/n8058                0.00  
    0:00:02   84545.0      0.00       0.0      21.1 REGS_inst/n10957               0.00  
    0:00:02   84545.0      0.00       0.0      21.1 REGS_inst/n10957               0.00  
    0:00:02   84550.0      0.00       0.0      21.1 REGS_inst/n10930               0.00  
    0:00:02   84550.0      0.00       0.0      21.1 REGS_inst/n10930               0.00  
    0:00:03   84553.0      0.00       0.0      21.0 REGS_inst/n110                 0.00  
    0:00:03   84558.0      0.00       0.0      21.0 REGS_inst/n10688               0.00  
    0:00:03   84558.0      0.00       0.0      21.0 REGS_inst/n10688               0.00  
    0:00:03   84561.0      0.00       0.0      21.0 REGS_inst/n122                 0.00  
    0:00:03   84564.0      0.00       0.0      20.9 REGS_inst/n109                 0.00  
    0:00:03   84567.0      0.00       0.0      20.9 REGS_inst/n111                 0.00  
    0:00:03   84570.0      0.00       0.0      20.9 REGS_inst/n118                 0.00  
    0:00:03   84573.0      0.00       0.0      20.9 REGS_inst/n121                 0.00  
    0:00:03   84576.0      0.00       0.0      20.8 REGS_inst/n106                 0.00  
    0:00:03   84579.0      0.00       0.0      20.8 REGS_inst/n119                 0.00  
    0:00:03   84582.0      0.00       0.0      20.8 REGS_inst/n99                  0.00  
    0:00:03   84588.5      0.00       0.0      20.8 REGS_inst/n10904               0.00  
    0:00:03   84588.5      0.00       0.0      20.8 REGS_inst/n10904               0.00  
    0:00:03   84589.8      0.00       0.0      20.8 REGS_inst/n6330                0.00  
    0:00:04   84592.8      0.00       0.0      20.8 REGS_inst/n108                 0.00  
    0:00:04   84595.8      0.00       0.0      20.7 REGS_inst/n105                 0.00  
    0:00:04   84598.8      0.00       0.0      20.7 REGS_inst/n114                 0.00  
    0:00:04   84601.8      0.00       0.0      20.7 REGS_inst/n113                 0.00  
    0:00:04   84598.5      0.00       0.0      20.7 REGS_inst/net50720             0.00  
    0:00:04   84601.5      0.00       0.0      20.7 REGS_inst/n330                 0.00  
    0:00:04   84604.5      0.00       0.0      20.7 REGS_inst/n107                 0.00  
    0:00:04   84607.5      0.00       0.0      20.7 REGS_inst/n98                  0.00  
    0:00:04   84610.5      0.00       0.0      20.7 REGS_inst/n100                 0.00  
    0:00:04   84611.8      0.00       0.0      20.6 REGS_inst/n6372                0.00  
    0:00:04   84614.8      0.00       0.0      20.6 REGS_inst/n334                 0.00  
    0:00:04   84617.8      0.00       0.0      20.6 REGS_inst/n331                 0.00  
    0:00:04   84620.8      0.00       0.0      20.6 REGS_inst/n95                  0.00  
    0:00:04   84620.8      0.00       0.0      20.6 REGS_inst/n95                  0.00  
    0:00:04   84620.8      0.00       0.0      20.6 REGS_inst/n95                  0.00  
    0:00:04   84623.8      0.00       0.0      20.6 REGS_inst/n124                 0.00  
    0:00:05   84626.8      0.00       0.0      20.6 REGS_inst/n327                 0.00  
    0:00:05   84628.5      0.00       0.0      20.6 REGS_inst/n120                 0.00  
    0:00:05   84631.5      0.00       0.0      20.6 REGS_inst/n333                 0.00  
    0:00:05   84634.5      0.00       0.0      20.6 REGS_inst/n332                 0.00  
    0:00:05   84637.5      0.00       0.0      20.5 REGS_inst/n335                 0.00  
    0:00:05   84640.5      0.00       0.0      20.5 REGS_inst/n94                  0.00  
    0:00:05   84643.5      0.00       0.0      20.5 REGS_inst/n97                  0.00  
    0:00:05   84646.5      0.00       0.0      20.5 REGS_inst/n123                 0.00  
    0:00:05   84647.8      0.00       0.0      20.5 REGS_inst/n10686               0.00  
    0:00:05   84650.8      0.00       0.0      20.5 REGS_inst/n125                 0.00  
    0:00:05   84653.8      0.00       0.0      20.5 REGS_inst/n336                 0.00  
    0:00:05   84656.8      0.00       0.0      20.5 REGS_inst/n328                 0.00  
    0:00:05   84659.8      0.00       0.0      20.5 REGS_inst/n104                 0.00  
    0:00:06   84662.8      0.00       0.0      20.5 REGS_inst/n117                 0.00  
    0:00:06   84664.5      0.00       0.0      20.5 REGS_inst/n116                 0.00  
    0:00:06   84667.5      0.00       0.0      20.5 REGS_inst/n340                 0.00  
    0:00:06   84668.2      0.00       0.0      20.5 REGS_inst/n19853               0.00  
    0:00:06   84671.2      0.00       0.0      20.4 REGS_inst/n93                  0.00  
    0:00:06   84674.2      0.00       0.0      20.4 REGS_inst/n329                 0.00  
    0:00:06   84677.2      0.00       0.0      20.4 REGS_inst/n337                 0.00  
    0:00:06   84680.2      0.00       0.0      20.4 REGS_inst/n102                 0.00  
    0:00:06   84683.2      0.00       0.0      20.4 REGS_inst/n112                 0.00  
    0:00:06   84686.2      0.00       0.0      20.4 REGS_inst/n134                 0.00  
    0:00:06   84689.2      0.00       0.0      20.4 REGS_inst/n101                 0.00  
    0:00:06   84691.0      0.00       0.0      20.4 MEM_inst/n62                   0.00  
    0:00:06   84691.0      0.00       0.0      20.4 MEM_inst/n62                   0.00  
    0:00:07   84694.0      0.00       0.0      20.4 REGS_inst/n103                 0.00  
    0:00:07   84695.8      0.00       0.0      20.4 MEM_inst/n488                  0.00  
    0:00:07   84695.8      0.00       0.0      20.4 MEM_inst/n488                  0.00  
    0:00:07   84697.0      0.00       0.0      20.4 ID_EX_inst/dff11/n14           0.00  
    0:00:07   84700.0      0.00       0.0      20.4 REGS_inst/n326                 0.00  
    0:00:07   84701.2      0.00       0.0      20.4 REGS_inst/n10821               0.00  
    0:00:07   84702.5      0.00       0.0      20.4 REGS_inst/n10902               0.00  
    0:00:07   84705.5      0.00       0.0      20.4 REGS_inst/n338                 0.00  
    0:00:07   84708.2      0.00       0.0      20.4 MEM_inst/n66                   0.00  
    0:00:07   84708.2      0.00       0.0      20.4 MEM_inst/n66                   0.00  
    0:00:07   84709.5      0.00       0.0      20.4 ID_EX_inst/dff4/data_o[13]      0.00  
    0:00:07   84709.5      0.00       0.0      20.4 ID_EX_inst/dff4/data_o[13]      0.00  
    0:00:07   84709.5      0.00       0.0      20.4 ID_EX_inst/dff4/data_o[13]      0.00  
    0:00:07   84709.5      0.00       0.0      20.4 ID_EX_inst/dff4/data_o[13]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 REGS_inst/n339                 0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[34]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[34]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[34]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[34]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 if_icache_req_addr[5]          0.00  
    0:00:07   84712.5      0.00       0.0      20.4 if_icache_req_addr[5]          0.00  
    0:00:07   84712.5      0.00       0.0      20.4 if_icache_req_addr[5]          0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[5]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[5]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[5]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[5]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 if_icache_req_addr[8]          0.00  
    0:00:07   84712.5      0.00       0.0      20.4 if_icache_req_addr[8]          0.00  
    0:00:07   84712.5      0.00       0.0      20.4 if_icache_req_addr[8]          0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[60]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[60]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[60]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[11]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[11]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[11]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[11]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[35]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[35]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[35]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[35]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[53]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[53]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[53]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_data_write[53]      0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[0]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[0]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[0]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:07   84712.5      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:09   84717.5      0.00       0.0      20.4 n324                           0.00  
    0:00:09   84717.5      0.00       0.0      20.4 n324                           0.00  
    0:00:09   84717.5      0.00       0.0      20.4 n324                           0.00  
    0:00:13   84725.8      0.00       0.0      20.3 n467                           0.00  
    0:00:13   84725.8      0.00       0.0      20.3 n467                           0.00  
    0:00:13   84725.8      0.00       0.0      20.3 n467                           0.00  
    0:00:15   84733.0      0.00       0.0      20.3 n468                           0.00  
    0:00:15   84733.0      0.00       0.0      20.3 n468                           0.00  
    0:00:15   84733.0      0.00       0.0      20.3 n468                           0.00  
    0:00:17   84737.8      0.00       0.0      20.3 n328                           0.00  
    0:00:17   84737.8      0.00       0.0      20.3 n328                           0.00  
    0:00:17   84737.8      0.00       0.0      20.3 n328                           0.00  
    0:00:17   84739.0      0.00       0.0      20.3 n62                            0.00  
    0:00:17   84737.8      0.00       0.0      20.3 n215                           0.00  
    0:00:17   84739.0      0.00       0.0      20.3 n103                           0.00  
    0:00:18   84743.5      0.00       0.0      20.3 n334                           0.00  
    0:00:18   84743.5      0.00       0.0      20.3 n334                           0.00  
    0:00:18   84743.5      0.00       0.0      20.3 n334                           0.00  
    0:00:18   84743.5      0.00       0.0      20.3 n334                           0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:12:47 2024
****************************************
Std cell utilization: 65.24%  (338974/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 64.80%  (332521/(519600-6455))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        338974   sites, (non-fixed:332521 fixed:6453)
                      41193    cells, (non-fixed:40188  fixed:1005)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6455     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       155 
Avg. std cell width:  4.72 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:12:47 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---

Total 274 (out of 40188) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:12:47 2024
****************************************

avg cell displacement:    3.950 um ( 1.07 row height)
max cell displacement:   14.325 um ( 3.88 row height)
std deviation:            5.332 um ( 1.45 row height)
number of cell moved:        91 cells (out of 40188 cells)

Largest displacement cells:
  Cell: U170 (invbdk)
    Input location: (902.839 170.487)
    Legal location: (888.630 168.670)
    Displacement: 14.325 um, e.g. 3.88 row height.
  Cell: U172 (invbdk)
    Input location: (902.839 132.767)
    Legal location: (888.630 131.770)
    Displacement: 14.244 um, e.g. 3.86 row height.
  Cell: U344 (invbdk)
    Input location: (-4.076 620.667)
    Legal location: (10.000 618.850)
    Displacement: 14.193 um, e.g. 3.85 row height.
  Cell: U251 (invbdk)
    Input location: (-4.076 863.907)
    Legal location: (10.000 862.390)
    Displacement: 14.158 um, e.g. 3.84 row height.
  Cell: U338 (invbdk)
    Input location: (-4.076 564.207)
    Legal location: (10.000 563.500)
    Displacement: 14.094 um, e.g. 3.82 row height.
  Cell: U320 (invbdk)
    Input location: (902.324 245.517)
    Legal location: (888.630 246.160)
    Displacement: 13.709 um, e.g. 3.72 row height.
  Cell: U270 (invbdk)
    Input location: (-3.561 733.497)
    Legal location: (10.000 733.240)
    Displacement: 13.563 um, e.g. 3.68 row height.
  Cell: U168 (invbdk)
    Input location: (901.989 207.797)
    Legal location: (888.630 209.260)
    Displacement: 13.439 um, e.g. 3.64 row height.
  Cell: U167 (invbdk)
    Input location: (901.809 225.627)
    Legal location: (888.630 224.020)
    Displacement: 13.277 um, e.g. 3.60 row height.
  Cell: U171 (invbdk)
    Input location: (901.809 151.627)
    Legal location: (888.630 150.220)
    Displacement: 13.254 um, e.g. 3.59 row height.

Total 12 cells has large displacement (e.g. > 11.070 um or 3 row height)

Legalizing 210 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Thu Apr  4 13:12:47 2024
****************************************

avg cell displacement:    6.042 um ( 1.64 row height)
max cell displacement:   26.057 um ( 7.06 row height)
std deviation:            5.251 um ( 1.42 row height)
number of cell moved:       135 cells (out of 40188 cells)

Largest displacement cells:
  Cell: U251 (invbdk)
    Input location: (-4.076 863.907)
    Legal location: (21.890 866.080)
    Displacement: 26.057 um, e.g. 7.06 row height.
  Cell: U168 (invbdk)
    Input location: (901.989 207.797)
    Legal location: (888.630 194.500)
    Displacement: 18.849 um, e.g. 5.11 row height.
  Cell: U320 (invbdk)
    Input location: (902.324 245.517)
    Legal location: (888.630 257.230)
    Displacement: 18.020 um, e.g. 4.88 row height.
  Cell: REGS_inst/U9426 (bufbd7)
    Input location: (170.930 52.330)
    Legal location: (171.130 69.040)
    Displacement: 16.711 um, e.g. 4.53 row height.
  Cell: U172 (invbdk)
    Input location: (902.839 132.767)
    Legal location: (888.630 135.460)
    Displacement: 14.462 um, e.g. 3.92 row height.
  Cell: U338 (invbdk)
    Input location: (-4.076 564.207)
    Legal location: (10.000 567.190)
    Displacement: 14.389 um, e.g. 3.90 row height.
  Cell: U170 (invbdk)
    Input location: (902.839 170.487)
    Legal location: (888.630 168.670)
    Displacement: 14.325 um, e.g. 3.88 row height.
  Cell: U344 (invbdk)
    Input location: (-4.076 620.667)
    Legal location: (10.000 618.850)
    Displacement: 14.193 um, e.g. 3.85 row height.
  Cell: U270 (invbdk)
    Input location: (-3.561 733.497)
    Legal location: (10.000 733.240)
    Displacement: 13.563 um, e.g. 3.68 row height.
  Cell: U167 (invbdk)
    Input location: (901.809 225.627)
    Legal location: (888.630 227.710)
    Displacement: 13.343 um, e.g. 3.62 row height.

Total 14 cells has large displacement (e.g. > 11.070 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(907650,905600). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(907650,905600). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Successfully merge 10 nets of total 10 nets.
Updating the database ...
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Split 73 nets of total 73 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Thu Apr  4 13:12:52 2024
ROPT:    Running Stage 1 Eco Route             Thu Apr  4 13:12:52 2024

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: Extraction] Total (MB): Used   72  Alloctr   73  Proc 1836 
Num of eco nets = 41740
Num of open eco nets = 305
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   73  Alloctr   74  Proc    0 
[ECO: Init] Total (MB): Used   76  Alloctr   77  Proc 1836 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   81  Proc 1836 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,907.65,905.60)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   91  Proc 1836 
Net statistics:
Total number of nets     = 41740
Number of nets to route  = 305
Number of single or zero port nets = 58
Number of nets with min-layer-mode soft = 1074
Number of nets with min-layer-mode soft-cost-medium = 1074
Number of nets with max-layer-mode hard = 991
300 nets are partially connected,
 of which 300 are detail routed and 0 are global routed.
41377 nets are fully connected,
 of which 41377 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  103  Proc 1836 
Average gCell capacity  1.66     on layer (1)    METAL
Average gCell capacity  8.93     on layer (2)    METAL2
Average gCell capacity  8.94     on layer (3)    METAL3
Average gCell capacity  7.07     on layer (4)    METAL4
Average gCell capacity  4.42     on layer (5)    METAL5
Average gCell capacity  3.74     on layer (6)    METAL6
Average number of tracks per gCell 8.98  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.98  on layer (3)    METAL3
Average number of tracks per gCell 7.17  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.81  on layer (6)    METAL6
Number of gCells = 363096
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  103  Alloctr  104  Proc 1836 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  103  Alloctr  104  Proc 1836 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  103  Alloctr  104  Proc 1836 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  103  Alloctr  104  Proc 1836 
Initial. Routing result:
Initial. Both Dirs: Overflow =   768 Max = 4 GRCs =   645 (0.53%)
Initial. H routing: Overflow =   610 Max = 4 (GRCs =  1) GRCs =   485 (0.80%)
Initial. V routing: Overflow =   157 Max = 3 (GRCs =  1) GRCs =   160 (0.26%)
Initial. METAL      Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. METAL2     Overflow =    88 Max = 3 (GRCs =  1) GRCs =    96 (0.16%)
Initial. METAL3     Overflow =   569 Max = 4 (GRCs =  1) GRCs =   443 (0.73%)
Initial. METAL4     Overflow =    45 Max = 2 (GRCs =  5) GRCs =    40 (0.07%)
Initial. METAL5     Overflow =    38 Max = 1 (GRCs = 37) GRCs =    39 (0.06%)
Initial. METAL6     Overflow =    24 Max = 1 (GRCs = 24) GRCs =    24 (0.04%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.3 1.43 0.07 0.02 0.01 0.09 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
METAL2   13.2 14.6 19.3 20.5 16.1 9.26 3.94 1.73 0.72 0.00 0.29 0.07 0.01 0.00
METAL3   10.7 11.6 16.2 18.8 16.4 11.0 6.41 3.97 2.44 0.00 1.50 0.55 0.14 0.04
METAL4   28.5 28.6 20.7 2.43 9.69 5.48 0.66 2.34 1.02 0.00 0.38 0.06 0.01 0.00
METAL5   37.3 18.9 15.3 11.0 0.00 7.01 4.07 2.42 1.90 0.00 1.79 0.00 0.06 0.00
METAL6   49.9 0.00 29.4 5.71 0.00 8.68 1.22 2.68 0.00 0.00 2.29 0.00 0.03 0.01
Total    39.7 12.5 16.8 9.75 7.06 6.93 2.72 2.19 1.01 0.00 1.05 0.11 0.04 0.01


Initial. Total Wire Length = 6931.11
Initial. Layer METAL wire length = 39.20
Initial. Layer METAL2 wire length = 2776.88
Initial. Layer METAL3 wire length = 2113.70
Initial. Layer METAL4 wire length = 386.24
Initial. Layer METAL5 wire length = 655.83
Initial. Layer METAL6 wire length = 959.26
Initial. Total Number of Contacts = 897
Initial. Via VIA12A count = 438
Initial. Via VIA23 count = 351
Initial. Via VIA34 count = 46
Initial. Via VIA45 count = 37
Initial. Via VIA56 count = 25
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  103  Alloctr  104  Proc 1836 
phase1. Routing result:
phase1. Both Dirs: Overflow =   767 Max = 4 GRCs =   644 (0.53%)
phase1. H routing: Overflow =   609 Max = 4 (GRCs =  1) GRCs =   484 (0.80%)
phase1. V routing: Overflow =   157 Max = 3 (GRCs =  1) GRCs =   160 (0.26%)
phase1. METAL      Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. METAL2     Overflow =    88 Max = 3 (GRCs =  1) GRCs =    96 (0.16%)
phase1. METAL3     Overflow =   568 Max = 4 (GRCs =  1) GRCs =   442 (0.73%)
phase1. METAL4     Overflow =    45 Max = 2 (GRCs =  5) GRCs =    40 (0.07%)
phase1. METAL5     Overflow =    38 Max = 1 (GRCs = 37) GRCs =    39 (0.06%)
phase1. METAL6     Overflow =    24 Max = 1 (GRCs = 24) GRCs =    24 (0.04%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.3 1.44 0.07 0.02 0.01 0.09 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
METAL2   13.2 14.6 19.3 20.5 16.1 9.26 3.94 1.73 0.72 0.00 0.29 0.07 0.01 0.00
METAL3   10.7 11.6 16.2 18.8 16.4 11.0 6.41 3.97 2.44 0.00 1.50 0.55 0.14 0.04
METAL4   28.5 28.6 20.7 2.43 9.69 5.49 0.66 2.34 1.02 0.00 0.38 0.06 0.01 0.00
METAL5   37.3 18.9 15.3 11.0 0.00 7.01 4.07 2.42 1.90 0.00 1.79 0.00 0.06 0.00
METAL6   49.9 0.00 29.4 5.70 0.00 8.68 1.22 2.68 0.00 0.00 2.29 0.00 0.03 0.01
Total    39.7 12.5 16.8 9.75 7.06 6.93 2.72 2.19 1.01 0.00 1.05 0.11 0.04 0.01


phase1. Total Wire Length = 6945.43
phase1. Layer METAL wire length = 43.42
phase1. Layer METAL2 wire length = 2787.61
phase1. Layer METAL3 wire length = 2088.34
phase1. Layer METAL4 wire length = 382.69
phase1. Layer METAL5 wire length = 682.05
phase1. Layer METAL6 wire length = 961.32
phase1. Total Number of Contacts = 907
phase1. Via VIA12A count = 440
phase1. Via VIA23 count = 349
phase1. Via VIA34 count = 50
phase1. Via VIA45 count = 41
phase1. Via VIA56 count = 27
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  103  Alloctr  104  Proc 1836 
phase2. Routing result:
phase2. Both Dirs: Overflow =   767 Max = 4 GRCs =   644 (0.53%)
phase2. H routing: Overflow =   609 Max = 4 (GRCs =  1) GRCs =   484 (0.80%)
phase2. V routing: Overflow =   157 Max = 3 (GRCs =  1) GRCs =   160 (0.26%)
phase2. METAL      Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. METAL2     Overflow =    88 Max = 3 (GRCs =  1) GRCs =    96 (0.16%)
phase2. METAL3     Overflow =   568 Max = 4 (GRCs =  1) GRCs =   442 (0.73%)
phase2. METAL4     Overflow =    45 Max = 2 (GRCs =  5) GRCs =    40 (0.07%)
phase2. METAL5     Overflow =    38 Max = 1 (GRCs = 37) GRCs =    39 (0.06%)
phase2. METAL6     Overflow =    24 Max = 1 (GRCs = 24) GRCs =    24 (0.04%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.3 1.44 0.07 0.02 0.01 0.09 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
METAL2   13.2 14.6 19.3 20.5 16.1 9.26 3.94 1.73 0.72 0.00 0.29 0.07 0.01 0.00
METAL3   10.7 11.6 16.2 18.8 16.4 11.0 6.41 3.97 2.44 0.00 1.50 0.55 0.14 0.04
METAL4   28.5 28.6 20.7 2.43 9.69 5.49 0.66 2.34 1.02 0.00 0.38 0.06 0.01 0.00
METAL5   37.3 18.9 15.3 11.0 0.00 7.01 4.07 2.42 1.90 0.00 1.79 0.00 0.06 0.00
METAL6   49.9 0.00 29.4 5.70 0.00 8.68 1.22 2.68 0.00 0.00 2.29 0.00 0.03 0.01
Total    39.7 12.5 16.8 9.75 7.06 6.93 2.72 2.19 1.01 0.00 1.05 0.11 0.04 0.01


phase2. Total Wire Length = 6945.43
phase2. Layer METAL wire length = 43.42
phase2. Layer METAL2 wire length = 2787.61
phase2. Layer METAL3 wire length = 2088.34
phase2. Layer METAL4 wire length = 382.69
phase2. Layer METAL5 wire length = 682.05
phase2. Layer METAL6 wire length = 961.32
phase2. Total Number of Contacts = 907
phase2. Via VIA12A count = 440
phase2. Via VIA23 count = 349
phase2. Via VIA34 count = 50
phase2. Via VIA45 count = 41
phase2. Via VIA56 count = 27
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  103  Alloctr  104  Proc 1836 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 25.10 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization = 29.00 %
Peak    horizontal track utilization = 130.77 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  101  Alloctr  103  Proc 1836 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  101  Alloctr  103  Proc 1836 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Global Routing] Total (MB): Used   87  Alloctr   88  Proc 1836 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: GR] Stage (MB): Used   85  Alloctr   85  Proc    0 
[ECO: GR] Total (MB): Used   87  Alloctr   88  Proc 1836 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 1836 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 599 of 1622


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   88  Alloctr   89  Proc 1836 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   88  Alloctr   89  Proc 1836 

Number of wires with overlap after iteration 1 = 246 of 1199


Wire length and via report:
---------------------------
Number of METAL wires: 96                poly_con: 0
Number of METAL2 wires: 583              VIA12A: 532
Number of METAL3 wires: 409              VIA23: 591
Number of METAL4 wires: 65               VIA34: 128
Number of METAL5 wires: 30               VIA45: 46
Number of METAL6 wires: 16               VIA56: 29
Total number of wires: 1199              vias: 1326

Total METAL wire length: 83.6
Total METAL2 wire length: 1729.8
Total METAL3 wire length: 2315.6
Total METAL4 wire length: 1652.0
Total METAL5 wire length: 740.8
Total METAL6 wire length: 964.2
Total wire length: 7486.0

Longest METAL wire length: 11.0
Longest METAL2 wire length: 73.0
Longest METAL3 wire length: 75.4
Longest METAL4 wire length: 164.1
Longest METAL5 wire length: 148.9
Longest METAL6 wire length: 464.9

Warning: Shape {297515 635807 297832 636007} on layer METAL2 is not on min manufacturing grid. Snap it to {297515 635805 297835 636010}. The shape belongs to Net: REGS_inst/n6372. (ZRT-543)
Warning: Shape {297515 635807 297715 636785} on layer METAL2 is not on min manufacturing grid. Snap it to {297515 635805 297715 636785}. The shape belongs to Net: REGS_inst/n6372. (ZRT-543)
Warning: Shape {297105 636585 297832 636785} on layer METAL2 is not on min manufacturing grid. Snap it to {297105 636585 297835 636785}. The shape belongs to Net: REGS_inst/n6372. (ZRT-543)
Warning: Shape {297632 635807 297832 636785} on layer METAL2 is not on min manufacturing grid. Snap it to {297630 635805 297835 636785}. The shape belongs to Net: REGS_inst/n6372. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   83  Alloctr   84  Proc 1836 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   80  Alloctr   81  Proc    0 
[ECO: CDR] Total (MB): Used   83  Alloctr   84  Proc 1836 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/49 Partitions, Violations =   116
Checked 2/49 Partitions, Violations =   185
Checked 3/49 Partitions, Violations =   340
Checked 4/49 Partitions, Violations =   357
Checked 5/49 Partitions, Violations =   357
Checked 6/49 Partitions, Violations =   357
Checked 7/49 Partitions, Violations =   377
Checked 8/49 Partitions, Violations =   456
Checked 9/49 Partitions, Violations =   543
Checked 10/49 Partitions, Violations =  826
Checked 11/49 Partitions, Violations =  839
Checked 12/49 Partitions, Violations =  844
Checked 13/49 Partitions, Violations =  849
Checked 14/49 Partitions, Violations =  880
Checked 15/49 Partitions, Violations =  880
Checked 16/49 Partitions, Violations =  936
Checked 17/49 Partitions, Violations =  1206
Checked 18/49 Partitions, Violations =  1263
Checked 19/49 Partitions, Violations =  1263
Checked 20/49 Partitions, Violations =  1265
Checked 21/49 Partitions, Violations =  1265
Checked 22/49 Partitions, Violations =  1306
Checked 23/49 Partitions, Violations =  1392
Checked 24/49 Partitions, Violations =  1417
Checked 25/49 Partitions, Violations =  1417
Checked 26/49 Partitions, Violations =  1490
Checked 27/49 Partitions, Violations =  1492
Checked 28/49 Partitions, Violations =  1492
Checked 29/49 Partitions, Violations =  1534
Checked 30/49 Partitions, Violations =  1620
Checked 31/49 Partitions, Violations =  1637
Checked 32/49 Partitions, Violations =  1637
Checked 33/49 Partitions, Violations =  1638
Checked 34/49 Partitions, Violations =  1638
Checked 35/49 Partitions, Violations =  1638
Checked 36/49 Partitions, Violations =  1660
Checked 37/49 Partitions, Violations =  1690
Checked 38/49 Partitions, Violations =  1739
Checked 39/49 Partitions, Violations =  1739
Checked 40/49 Partitions, Violations =  1741
Checked 41/49 Partitions, Violations =  1742
Checked 42/49 Partitions, Violations =  1742
Checked 43/49 Partitions, Violations =  1742
Checked 44/49 Partitions, Violations =  1751
Checked 45/49 Partitions, Violations =  1754
Checked 46/49 Partitions, Violations =  1754
Checked 47/49 Partitions, Violations =  1758
Checked 48/49 Partitions, Violations =  1758
Checked 49/49 Partitions, Violations =  1758

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1758

[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   87  Alloctr   89  Proc 1836 

Total Wire Length =                    1743097 micron
Total Number of Contacts =             288315
Total Number of Wires =                276108
Total Number of PtConns =              50314
Total Number of Routed Wires =       276108
Total Routed Wire Length =           1725494 micron
Total Number of Routed Contacts =       288315
        Layer       METAL :      21735 micron
        Layer      METAL2 :     472979 micron
        Layer      METAL3 :     571996 micron
        Layer      METAL4 :     302211 micron
        Layer      METAL5 :     221480 micron
        Layer      METAL6 :     152696 micron
        Via         VIA56 :       4291
        Via         VIA45 :       7263
        Via    VIA45(rot) :          1
        Via         VIA34 :      24492
        Via    VIA34(rot) :          3
        Via         VIA23 :     123712
        Via    VIA23(rot) :          1
        Via        VIA12A :      67978
        Via   VIA12A(rot) :        354
        Via        VIA12B :      59324
        Via        VIA12f :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.31% (896 / 288315 vias)
 
    Layer VIA        =  0.70% (896    / 128552  vias)
        Weight 1     =  0.70% (896     vias)
        Un-optimized = 99.30% (127656  vias)
    Layer VIA2       =  0.00% (0      / 123713  vias)
        Un-optimized = 100.00% (123713  vias)
    Layer VIA3       =  0.00% (0      / 24495   vias)
        Un-optimized = 100.00% (24495   vias)
    Layer VIA4       =  0.00% (0      / 7264    vias)
        Un-optimized = 100.00% (7264    vias)
    Layer VIA5       =  0.00% (0      / 4291    vias)
        Un-optimized = 100.00% (4291    vias)
 
  Total double via conversion rate    =  0.00% (0 / 288315 vias)
 
    Layer VIA        =  0.00% (0      / 128552  vias)
    Layer VIA2       =  0.00% (0      / 123713  vias)
    Layer VIA3       =  0.00% (0      / 24495   vias)
    Layer VIA4       =  0.00% (0      / 7264    vias)
    Layer VIA5       =  0.00% (0      / 4291    vias)
 
  The optimized via conversion rate based on total routed via count =  0.31% (896 / 288315 vias)
 
    Layer VIA        =  0.70% (896    / 128552  vias)
        Weight 1     =  0.70% (896     vias)
        Un-optimized = 99.30% (127656  vias)
    Layer VIA2       =  0.00% (0      / 123713  vias)
        Un-optimized = 100.00% (123713  vias)
    Layer VIA3       =  0.00% (0      / 24495   vias)
        Un-optimized = 100.00% (24495   vias)
    Layer VIA4       =  0.00% (0      / 7264    vias)
        Un-optimized = 100.00% (7264    vias)
    Layer VIA5       =  0.00% (0      / 4291    vias)
        Un-optimized = 100.00% (4291    vias)
 
Total number of nets = 41740, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/136 Partitions, Violations =  1719
Routed  2/136 Partitions, Violations =  1660
Routed  3/136 Partitions, Violations =  1635
Routed  4/136 Partitions, Violations =  1576
Routed  5/136 Partitions, Violations =  1558
Routed  6/136 Partitions, Violations =  1517
Routed  7/136 Partitions, Violations =  1491
Routed  8/136 Partitions, Violations =  1467
Routed  9/136 Partitions, Violations =  1423
Routed  10/136 Partitions, Violations = 1392
Routed  11/136 Partitions, Violations = 1328
Routed  12/136 Partitions, Violations = 1293
Routed  13/136 Partitions, Violations = 1269
Routed  14/136 Partitions, Violations = 1248
Routed  15/136 Partitions, Violations = 1226
Routed  16/136 Partitions, Violations = 1198
Routed  17/136 Partitions, Violations = 1183
Routed  18/136 Partitions, Violations = 1169
Routed  19/136 Partitions, Violations = 1098
Routed  20/136 Partitions, Violations = 1081
Routed  21/136 Partitions, Violations = 1018
Routed  22/136 Partitions, Violations = 934
Routed  23/136 Partitions, Violations = 892
Routed  24/136 Partitions, Violations = 881
Routed  25/136 Partitions, Violations = 838
Routed  26/136 Partitions, Violations = 779
Routed  27/136 Partitions, Violations = 767
Routed  28/136 Partitions, Violations = 758
Routed  29/136 Partitions, Violations = 751
Routed  30/136 Partitions, Violations = 738
Routed  31/136 Partitions, Violations = 717
Routed  32/136 Partitions, Violations = 709
Routed  33/136 Partitions, Violations = 701
Routed  34/136 Partitions, Violations = 620
Routed  35/136 Partitions, Violations = 602
Routed  36/136 Partitions, Violations = 589
Routed  37/136 Partitions, Violations = 564
Routed  38/136 Partitions, Violations = 546
Routed  39/136 Partitions, Violations = 524
Routed  40/136 Partitions, Violations = 515
Routed  41/136 Partitions, Violations = 519
Routed  42/136 Partitions, Violations = 507
Routed  43/136 Partitions, Violations = 499
Routed  44/136 Partitions, Violations = 486
Routed  45/136 Partitions, Violations = 477
Routed  46/136 Partitions, Violations = 473
Routed  47/136 Partitions, Violations = 462
Routed  48/136 Partitions, Violations = 453
Routed  49/136 Partitions, Violations = 448
Routed  50/136 Partitions, Violations = 434
Routed  51/136 Partitions, Violations = 430
Routed  52/136 Partitions, Violations = 426
Routed  53/136 Partitions, Violations = 420
Routed  54/136 Partitions, Violations = 417
Routed  55/136 Partitions, Violations = 414
Routed  56/136 Partitions, Violations = 411
Routed  57/136 Partitions, Violations = 404
Routed  58/136 Partitions, Violations = 398
Routed  59/136 Partitions, Violations = 392
Routed  60/136 Partitions, Violations = 388
Routed  61/136 Partitions, Violations = 384
Routed  62/136 Partitions, Violations = 379
Routed  63/136 Partitions, Violations = 375
Routed  64/136 Partitions, Violations = 373
Routed  65/136 Partitions, Violations = 370
Routed  66/136 Partitions, Violations = 368
Routed  67/136 Partitions, Violations = 366
Routed  68/136 Partitions, Violations = 364
Routed  69/136 Partitions, Violations = 362
Routed  70/136 Partitions, Violations = 360
Routed  71/136 Partitions, Violations = 356
Routed  72/136 Partitions, Violations = 342
Routed  73/136 Partitions, Violations = 333
Routed  74/136 Partitions, Violations = 321
Routed  75/136 Partitions, Violations = 315
Routed  76/136 Partitions, Violations = 311
Routed  77/136 Partitions, Violations = 311
Routed  78/136 Partitions, Violations = 304
Routed  79/136 Partitions, Violations = 300
Routed  80/136 Partitions, Violations = 297
Routed  81/136 Partitions, Violations = 286
Routed  82/136 Partitions, Violations = 281
Routed  83/136 Partitions, Violations = 273
Routed  84/136 Partitions, Violations = 266
Routed  85/136 Partitions, Violations = 263
Routed  86/136 Partitions, Violations = 261
Routed  87/136 Partitions, Violations = 258
Routed  88/136 Partitions, Violations = 256
Routed  89/136 Partitions, Violations = 255
Routed  90/136 Partitions, Violations = 254
Routed  91/136 Partitions, Violations = 249
Routed  92/136 Partitions, Violations = 247
Routed  93/136 Partitions, Violations = 242
Routed  94/136 Partitions, Violations = 241
Routed  95/136 Partitions, Violations = 230
Routed  96/136 Partitions, Violations = 226
Routed  97/136 Partitions, Violations = 231
Routed  98/136 Partitions, Violations = 226
Routed  99/136 Partitions, Violations = 222
Routed  100/136 Partitions, Violations =        218
Routed  101/136 Partitions, Violations =        215
Routed  102/136 Partitions, Violations =        214
Routed  103/136 Partitions, Violations =        211
Routed  104/136 Partitions, Violations =        207
Routed  105/136 Partitions, Violations =        204
Routed  106/136 Partitions, Violations =        202
Routed  107/136 Partitions, Violations =        201
Routed  108/136 Partitions, Violations =        200
Routed  109/136 Partitions, Violations =        198
Routed  110/136 Partitions, Violations =        197
Routed  111/136 Partitions, Violations =        196
Routed  112/136 Partitions, Violations =        196
Routed  113/136 Partitions, Violations =        195
Routed  114/136 Partitions, Violations =        193
Routed  115/136 Partitions, Violations =        192
Routed  116/136 Partitions, Violations =        191
Routed  117/136 Partitions, Violations =        190
Routed  118/136 Partitions, Violations =        189
Routed  119/136 Partitions, Violations =        188
Routed  120/136 Partitions, Violations =        187
Routed  121/136 Partitions, Violations =        186
Routed  122/136 Partitions, Violations =        185
Routed  123/136 Partitions, Violations =        185
Routed  124/136 Partitions, Violations =        184
Routed  125/136 Partitions, Violations =        183
Routed  126/136 Partitions, Violations =        182
Routed  127/136 Partitions, Violations =        181
Routed  128/136 Partitions, Violations =        180
Routed  129/136 Partitions, Violations =        179
Routed  130/136 Partitions, Violations =        178
Routed  131/136 Partitions, Violations =        177
Routed  132/136 Partitions, Violations =        175
Routed  133/136 Partitions, Violations =        174
Routed  134/136 Partitions, Violations =        172
Routed  135/136 Partitions, Violations =        171
Routed  136/136 Partitions, Violations =        170

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      170
        Diff net spacing : 48
        Less than minimum area : 2
        Short : 99
        Internal-only types : 21

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   88  Alloctr   89  Proc 1836 

End DR iteration 0 with 136 parts

Start DR iteration 1: non-uniform partition
Routed  1/9 Partitions, Violations =    168
Routed  2/9 Partitions, Violations =    127
Routed  3/9 Partitions, Violations =    133
Routed  4/9 Partitions, Violations =    132
Routed  5/9 Partitions, Violations =    120
Routed  6/9 Partitions, Violations =    118
Routed  7/9 Partitions, Violations =    116
Routed  8/9 Partitions, Violations =    115
Routed  9/9 Partitions, Violations =    114

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      114
        Diff net spacing : 36
        Short : 76
        Internal-only types : 2

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   88  Alloctr   89  Proc 1836 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    16
Routed  2/3 Partitions, Violations =    113
Routed  3/3 Partitions, Violations =    111

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      111
        Diff net spacing : 35
        Less than minimum area : 1
        Same net spacing : 2
        Short : 61
        Internal-only types : 12

[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[Iter 2] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 2] Total (MB): Used   88  Alloctr   89  Proc 1836 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/6 Partitions, Violations =    33
Routed  2/6 Partitions, Violations =    17
Routed  3/6 Partitions, Violations =    15
Routed  4/6 Partitions, Violations =    13
Routed  5/6 Partitions, Violations =    12
Routed  6/6 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 3
        Short : 7
        Internal-only types : 1

[Iter 3] Elapsed real time: 0:00:09 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 3] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 3] Total (MB): Used   88  Alloctr   89  Proc 1836 

End DR iteration 3 with 6 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 4] Elapsed real time: 0:00:10 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[Iter 4] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 4] Total (MB): Used   88  Alloctr   89  Proc 1836 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1743183 micron
Total Number of Contacts =             288303
Total Number of Wires =                276323
Total Number of PtConns =              50486
Total Number of Routed Wires =       276323
Total Routed Wire Length =           1725530 micron
Total Number of Routed Contacts =       288303
        Layer       METAL :      21595 micron
        Layer      METAL2 :     473221 micron
        Layer      METAL3 :     572087 micron
        Layer      METAL4 :     302159 micron
        Layer      METAL5 :     221421 micron
        Layer      METAL6 :     152699 micron
        Via         VIA56 :       4287
        Via         VIA45 :       7262
        Via    VIA45(rot) :          1
        Via         VIA34 :      24517
        Via    VIA34(rot) :          3
        Via         VIA23 :     123710
        Via    VIA23(rot) :          1
        Via        VIA12A :      67882
        Via   VIA12A(rot) :        350
        Via        VIA12B :      59327
        Via        VIA12f :        963

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.33% (963 / 288303 vias)
 
    Layer VIA        =  0.75% (963    / 128522  vias)
        Weight 1     =  0.75% (963     vias)
        Un-optimized = 99.25% (127559  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
        Un-optimized = 100.00% (123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
        Un-optimized = 100.00% (24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
        Un-optimized = 100.00% (7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
        Un-optimized = 100.00% (4287    vias)
 
  Total double via conversion rate    =  0.00% (0 / 288303 vias)
 
    Layer VIA        =  0.00% (0      / 128522  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
 
  The optimized via conversion rate based on total routed via count =  0.33% (963 / 288303 vias)
 
    Layer VIA        =  0.75% (963    / 128522  vias)
        Weight 1     =  0.75% (963     vias)
        Un-optimized = 99.25% (127559  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
        Un-optimized = 100.00% (123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
        Un-optimized = 100.00% (24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
        Un-optimized = 100.00% (7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
        Un-optimized = 100.00% (4287    vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   87  Alloctr   88  Proc 1836 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   88  Alloctr   89  Proc 1836 
[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 1836 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   84  Alloctr   85  Proc 1836 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = MEM_WB_inst/dff2/n9
Net 2 = ID_EX_inst/dff10/n9
Net 3 = ID_EX_inst/dff8/n6
Net 4 = ID_EX_inst/dff4/n31
Net 5 = EX_inst/n1035
Net 6 = EX_inst/n1038
Net 7 = EX_inst/n1044
Net 8 = EX_inst/n1046
Net 9 = EX_inst/n1058
Net 10 = EX_inst/n1062
Net 11 = EX_inst/n1070
Net 12 = EX_inst/n983
Net 13 = EX_inst/n1004
Net 14 = EX_inst/n1016
Net 15 = EX_inst/n1022
Net 16 = EX_inst/n1028
Net 17 = EX_inst/n5
Net 18 = EX_inst/n7
Net 19 = EX_inst/n60
Net 20 = EX_inst/n881
Net 21 = MEM_inst/n148
Net 22 = ID_inst/n55
Net 23 = n464
Net 24 = n467
Net 25 = n468
Net 26 = n482
Net 27 = n488
Net 28 = n377
Net 29 = n393
Net 30 = n397
Net 31 = n414
Net 32 = n320
Net 33 = n324
Net 34 = n327
Net 35 = n328
Net 36 = n330
Net 37 = n334
Net 38 = n336
Net 39 = n338
Net 40 = n341
Net 41 = n351
Net 42 = n363
Net 43 = n255
Net 44 = n257
Net 45 = n259
Net 46 = n261
Net 47 = n263
Net 48 = n265
Net 49 = n294
Net 50 = n215
Net 51 = n247
Net 52 = n248
Net 53 = n62
Net 54 = n163
Net 55 = n166
Net 56 = n1
Net 57 = n21
Net 58 = mem_dcache_data_write[60]
Net 59 = n103
Net 60 = Multiplier_inst/multiplicand[16]
Net 61 = Multiplier_inst/add_104/n327
Net 62 = Multiplier_inst/sub_add_126_b0/n24
Net 63 = Divider_inst/n151
Net 64 = Divider_inst/gte_104/n3300
Net 65 = Divider_inst/r389/n125
Net 66 = Divider_inst/r388/n116
Net 67 = if_icache_req_addr[8]
Net 68 = if_icache_req_addr[5]
Net 69 = pc_inst_addr_o[10]
Net 70 = id_rs1_addr_o[2]
Net 71 = id_rs1_addr_o[4]
Net 72 = id_rs2_addr_o[4]
Net 73 = REGS_inst/clk_G1B6I304
Net 74 = n12
Net 75 = REGS_inst/clk_G1B6I469
Net 76 = REGS_inst/n1076
Net 77 = REGS_inst/regs[26][33]
Net 78 = REGS_inst/regs[23][21]
Net 79 = REGS_inst/regs[10][58]
Net 80 = REGS_inst/regs[26][37]
Net 81 = REGS_inst/regs[28][31]
Net 82 = REGS_inst/n4343
Net 83 = REGS_inst/n4289
Net 84 = REGS_inst/regs[11][58]
Net 85 = REGS_inst/n4092
Net 86 = REGS_inst/regs[30][34]
Net 87 = REGS_inst/regs[24][33]
Net 88 = REGS_inst/regs[5][24]
Net 89 = REGS_inst/regs[11][24]
Net 90 = REGS_inst/n6411
Net 91 = REGS_inst/n6376
Net 92 = REGS_inst/n6418
Net 93 = REGS_inst/n6408
Net 94 = REGS_inst/n4683
Net 95 = REGS_inst/n6780
Net 96 = REGS_inst/n6886
Net 97 = REGS_inst/n7043
Net 98 = REGS_inst/n7068
Net 99 = REGS_inst/n7091
Net 100 = REGS_inst/n7143
.... and 546 other nets
Total number of changed nets = 646 (out of 41740)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   84  Alloctr   85  Proc 1836 
[ECO: DR] Elapsed real time: 0:00:15 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:14 total=0:00:15
[ECO: DR] Stage (MB): Used   81  Alloctr   82  Proc    0 
[ECO: DR] Total (MB): Used   84  Alloctr   85  Proc 1836 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1743183 micron
Total Number of Contacts =             288303
Total Number of Wires =                276323
Total Number of PtConns =              50486
Total Number of Routed Wires =       276323
Total Routed Wire Length =           1725530 micron
Total Number of Routed Contacts =       288303
        Layer       METAL :      21595 micron
        Layer      METAL2 :     473221 micron
        Layer      METAL3 :     572087 micron
        Layer      METAL4 :     302159 micron
        Layer      METAL5 :     221421 micron
        Layer      METAL6 :     152699 micron
        Via         VIA56 :       4287
        Via         VIA45 :       7262
        Via    VIA45(rot) :          1
        Via         VIA34 :      24517
        Via    VIA34(rot) :          3
        Via         VIA23 :     123710
        Via    VIA23(rot) :          1
        Via        VIA12A :      67882
        Via   VIA12A(rot) :        350
        Via        VIA12B :      59327
        Via        VIA12f :        963

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.33% (963 / 288303 vias)
 
    Layer VIA        =  0.75% (963    / 128522  vias)
        Weight 1     =  0.75% (963     vias)
        Un-optimized = 99.25% (127559  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
        Un-optimized = 100.00% (123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
        Un-optimized = 100.00% (24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
        Un-optimized = 100.00% (7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
        Un-optimized = 100.00% (4287    vias)
 
  Total double via conversion rate    =  0.00% (0 / 288303 vias)
 
    Layer VIA        =  0.00% (0      / 128522  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
 
  The optimized via conversion rate based on total routed via count =  0.33% (963 / 288303 vias)
 
    Layer VIA        =  0.75% (963    / 128522  vias)
        Weight 1     =  0.75% (963     vias)
        Un-optimized = 99.25% (127559  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
        Un-optimized = 100.00% (123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
        Un-optimized = 100.00% (24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
        Un-optimized = 100.00% (7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
        Un-optimized = 100.00% (4287    vias)
 

Total number of nets = 41740
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1743183 micron
Total Number of Contacts =             288303
Total Number of Wires =                276323
Total Number of PtConns =              50486
Total Number of Routed Wires =       276323
Total Routed Wire Length =           1725530 micron
Total Number of Routed Contacts =       288303
        Layer       METAL :      21595 micron
        Layer      METAL2 :     473221 micron
        Layer      METAL3 :     572087 micron
        Layer      METAL4 :     302159 micron
        Layer      METAL5 :     221421 micron
        Layer      METAL6 :     152699 micron
        Via         VIA56 :       4287
        Via         VIA45 :       7262
        Via    VIA45(rot) :          1
        Via         VIA34 :      24517
        Via    VIA34(rot) :          3
        Via         VIA23 :     123710
        Via    VIA23(rot) :          1
        Via        VIA12A :      67882
        Via   VIA12A(rot) :        350
        Via        VIA12B :      59327
        Via        VIA12f :        963

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.33% (963 / 288303 vias)
 
    Layer VIA        =  0.75% (963    / 128522  vias)
        Weight 1     =  0.75% (963     vias)
        Un-optimized = 99.25% (127559  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
        Un-optimized = 100.00% (123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
        Un-optimized = 100.00% (24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
        Un-optimized = 100.00% (7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
        Un-optimized = 100.00% (4287    vias)
 
  Total double via conversion rate    =  0.00% (0 / 288303 vias)
 
    Layer VIA        =  0.00% (0      / 128522  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
 
  The optimized via conversion rate based on total routed via count =  0.33% (963 / 288303 vias)
 
    Layer VIA        =  0.75% (963    / 128522  vias)
        Weight 1     =  0.75% (963     vias)
        Un-optimized = 99.25% (127559  vias)
    Layer VIA2       =  0.00% (0      / 123711  vias)
        Un-optimized = 100.00% (123711  vias)
    Layer VIA3       =  0.00% (0      / 24520   vias)
        Un-optimized = 100.00% (24520   vias)
    Layer VIA4       =  0.00% (0      / 7263    vias)
        Un-optimized = 100.00% (7263    vias)
    Layer VIA5       =  0.00% (0      / 4287    vias)
        Un-optimized = 100.00% (4287    vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 646 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:14 total=0:00:16
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1836 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Thu Apr  4 13:13:08 2024

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Use working path as $TMPDIR for current extraction. (RCEX-209)
Information: Start rc extraction...
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ID_EX_inst/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'ID_EX_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'IF_ID_inst/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'IF_ID_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'PC_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'MEM_WB_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'EX_MEM_inst/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'EX_MEM_inst/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Thu Apr  4 13:13:20 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          4.87
  Critical Path Slack:           0.06
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         64
  Hierarchical Port Count:      15834
  Leaf Cell Count:              41193
  Buf/Inv Cell Count:            9425
  Buf Cell Count:                2846
  Inv Cell Count:                7007
  CT Buf/Inv Cell Count:         1005
  Combinational Cell Count:     36339
  Sequential Cell Count:         4854
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    55280.500000
  Noncombinational Area: 29463.000000
  Buf/Inv Area:          12516.250000
  Total Buffer Area:          6511.50
  Total Inverter Area:        8358.75
  Macro/Black Box Area:      0.000000
  Net Area:              28380.659001
  Net XLength        :      821458.00
  Net YLength        :      909197.44
  -----------------------------------
  Cell Area:             84743.500000
  Design Area:          113124.159001
  Net Length        :      1730655.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         42358
  Nets With Violations:           159
  Max Trans Violations:           159
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               37.11
  -----------------------------------------
  Overall Compile Time:               38.28
  Overall Compile Wall Clock Time:    40.01

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 159
ROPT:    Number of Route Violation: 0 
1
icc_shell> write_stream -format gds -lib_name /home/IC/Desktop/risc_cpu/syn/icc/april4_2024 -cells {TOP_RISCV } riscv_cpu
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: only one library can be opened as main library. (MWUI-209)
0
icc_shell> close_mw_lib
Removing physical design 'TOP_RISCV'
1
icc_shell> write_stream -cells simon_pad_after_filler /home/IC/Desktop/risc_cpu/syn/icc/april4_2024/ROUTE/TOP_RISCV.gds
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: No library is opened with read permission for write_gds! (MWSTRM-044)
0
icc_shell> open_mw_lib /home/IC/Desktop/risc_cpu/syn/icc/april4_2024
{april4_2024}
icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV
icc_shell> open_mw_cel TOP_RISCV
Warning: CEL does not have hierarchy preservation. (MWDC-133)
Preparing data for query................... 
Information: Opened "TOP_RISCV.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/april4_2024" library. (MWUI-068)
{TOP_RISCV}
icc_shell> 
icc_shell> close_mw_lib
1
icc_shell> open_mw_lib /home/IC/Desktop/risc_cpu/syn/icc/april4_2024
{april4_2024}
icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV_INIT_RT_itr1
icc_shell> open_mw_cel TOP_RISCV_INIT_RT_itr1
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Opened "TOP_RISCV_INIT_RT_itr1.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/april4_2024" library. (MWUI-068)
{TOP_RISCV_INIT_RT_itr1}
icc_shell> 
icc_shell> write_stream -format gds -lib_name /home/IC/Desktop/risc_cpu/syn/icc/april4_2024 -cells {TOP_RISCV_INIT_RT_itr1 } riscv_cpu
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: only one library can be opened as main library. (MWUI-209)
0
icc_shell> write_stream -format gds -lib_name /home/IC/Desktop/risc_cpu/syn/icc/april4_2024 -cells {} riscv_cpu
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: only one library can be opened as main library. (MWUI-209)
0
icc_shell> save_mw_cel -as riscv_cpu_final
Information: Saved design named riscv_cpu_final. (UIG-5)
1
icc_shell> close_mw_cel
1
icc_shell> write_stream -cells riscv_cpu_final orca.gdsii
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
No layer map file is used during stream out!
Skip layer map file
Outputting Cell riscv_cpu_final.CEL
====> TOTAL CELLS OUTPUT: 1 <====
Outputting Contact $$VIA12A
Outputting Contact $$VIA12B
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56
Outputting Contact $$VIA12f
Outputting Contact $$VIA56f_940_940_3_3
Outputting Contact $$VIA56f_940_940_3_1
Outputting Contact $$VIA45_800_800_4_1
Outputting Contact $$VIA34_410_410_7_1
Outputting Contact $$VIA23_410_410_7_1
Outputting Contact $$VIA12A_410_410_7_1
write_gds completed successfully!
1
icc_shell> close_mw_lib
1
icc_shell> open_mw_lib /home/IC/Desktop/risc_cpu/syn/icc/april4_2024
{april4_2024}
icc_shell> ::iccGUI::open_mw_cel  riscv_cpu_final
icc_shell> open_mw_cel riscv_cpu_final
Information: Opened "riscv_cpu_final.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/april4_2024" library. (MWUI-068)
{riscv_cpu_final}
icc_shell> 
icc_shell> verify_zrt_route
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)


Start checking for open nets ... 

net(ID_EX_inst/dff4/n31) has floating ports (dbId = 1585436 numNodes = 66 numEdges = 64 numCmps = 2)
net(REGS_inst/n7043) has floating ports (dbId = 912640 numNodes = 42 numEdges = 40 numCmps = 2)
net(REGS_inst/n9010) has floating ports (dbId = 853516 numNodes = 49 numEdges = 47 numCmps = 2)
Total number of nets = 41663, of which 0 are not extracted
Total number of open nets = 3, of which 0 are frozen

Check 41663 nets, 3 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   72  Alloctr   73  Proc 1836 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        TOP_RISCV_INIT_RT   
-timing_driven                                          :        true                


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/49 Partitions, Violations =   0
Checked 2/49 Partitions, Violations =   0
Checked 3/49 Partitions, Violations =   0
Checked 4/49 Partitions, Violations =   0
Checked 5/49 Partitions, Violations =   0
Checked 6/49 Partitions, Violations =   0
Checked 7/49 Partitions, Violations =   0
Checked 8/49 Partitions, Violations =   0
Checked 9/49 Partitions, Violations =   2
Checked 10/49 Partitions, Violations =  199
Checked 11/49 Partitions, Violations =  199
Checked 12/49 Partitions, Violations =  200
Checked 13/49 Partitions, Violations =  200
Checked 14/49 Partitions, Violations =  200
Checked 15/49 Partitions, Violations =  200
Checked 16/49 Partitions, Violations =  200
Checked 17/49 Partitions, Violations =  200
Checked 18/49 Partitions, Violations =  200
Checked 19/49 Partitions, Violations =  205
Checked 20/49 Partitions, Violations =  205
Checked 21/49 Partitions, Violations =  205
Checked 22/49 Partitions, Violations =  205
Checked 23/49 Partitions, Violations =  205
Checked 24/49 Partitions, Violations =  207
Checked 25/49 Partitions, Violations =  207
Checked 26/49 Partitions, Violations =  482
Checked 27/49 Partitions, Violations =  588
Checked 28/49 Partitions, Violations =  588
Checked 29/49 Partitions, Violations =  588
Checked 30/49 Partitions, Violations =  591
Checked 31/49 Partitions, Violations =  591
Checked 32/49 Partitions, Violations =  591
Checked 33/49 Partitions, Violations =  591
Checked 34/49 Partitions, Violations =  592
Checked 35/49 Partitions, Violations =  592
Checked 36/49 Partitions, Violations =  592
Checked 37/49 Partitions, Violations =  593
Checked 38/49 Partitions, Violations =  593
Checked 39/49 Partitions, Violations =  593
Checked 40/49 Partitions, Violations =  593
Checked 41/49 Partitions, Violations =  593
Checked 42/49 Partitions, Violations =  593
Checked 43/49 Partitions, Violations =  593
Checked 44/49 Partitions, Violations =  593
Checked 45/49 Partitions, Violations =  593
Checked 46/49 Partitions, Violations =  593
Checked 47/49 Partitions, Violations =  593
Checked 48/49 Partitions, Violations =  593
Checked 49/49 Partitions, Violations =  593
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   80  Alloctr   81  Proc 1837 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 226 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      367
        Diff net spacing : 165
        Less than minimum area : 8
        Less than minimum width : 1
        Same net spacing : 2
        Short : 191


Total Wire Length =                    1742291 micron
Total Number of Contacts =             288065
Total Number of Wires =                275448
Total Number of PtConns =              50414
Total Number of Routed Wires =       275448
Total Routed Wire Length =           1724664 micron
Total Number of Routed Contacts =       288065
        Layer       METAL :      21627 micron
        Layer      METAL2 :     472899 micron
        Layer      METAL3 :     572218 micron
        Layer      METAL4 :     302882 micron
        Layer      METAL5 :     220930 micron
        Layer      METAL6 :     151735 micron
        Via         VIA56 :       4254
        Via         VIA45 :       7220
        Via    VIA45(rot) :          1
        Via         VIA34 :      24543
        Via         VIA23 :     123697
        Via    VIA23(rot) :          1
        Via        VIA12A :      67682
        Via   VIA12A(rot) :        317
        Via        VIA12B :      59428
        Via        VIA12f :        922

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.32% (922 / 288065 vias)
 
    Layer VIA        =  0.72% (922    / 128349  vias)
        Weight 1     =  0.72% (922     vias)
        Un-optimized = 99.28% (127427  vias)
    Layer VIA2       =  0.00% (0      / 123698  vias)
        Un-optimized = 100.00% (123698  vias)
    Layer VIA3       =  0.00% (0      / 24543   vias)
        Un-optimized = 100.00% (24543   vias)
    Layer VIA4       =  0.00% (0      / 7221    vias)
        Un-optimized = 100.00% (7221    vias)
    Layer VIA5       =  0.00% (0      / 4254    vias)
        Un-optimized = 100.00% (4254    vias)
 
  Total double via conversion rate    =  0.00% (0 / 288065 vias)
 
    Layer VIA        =  0.00% (0      / 128349  vias)
    Layer VIA2       =  0.00% (0      / 123698  vias)
    Layer VIA3       =  0.00% (0      / 24543   vias)
    Layer VIA4       =  0.00% (0      / 7221    vias)
    Layer VIA5       =  0.00% (0      / 4254    vias)
 
  The optimized via conversion rate based on total routed via count =  0.32% (922 / 288065 vias)
 
    Layer VIA        =  0.72% (922    / 128349  vias)
        Weight 1     =  0.72% (922     vias)
        Un-optimized = 99.28% (127427  vias)
    Layer VIA2       =  0.00% (0      / 123698  vias)
        Un-optimized = 100.00% (123698  vias)
    Layer VIA3       =  0.00% (0      / 24543   vias)
        Un-optimized = 100.00% (24543   vias)
    Layer VIA4       =  0.00% (0      / 7221    vias)
        Un-optimized = 100.00% (7221    vias)
    Layer VIA5       =  0.00% (0      / 4254    vias)
        Un-optimized = 100.00% (4254    vias)
 


Verify Summary:

Total number of nets = 41663, of which 0 are not extracted
Total number of open nets = 3, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 367
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_lvs
Create error cell riscv_cpu_final_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
ERROR : area  [(383.995,194.590), (384.195,194.910)]    0.0640 um sqr.
ERROR : area  [(391.205,194.590), (391.405,194.910)]    0.0640 um sqr.
ERROR : area  [(821.950,555.755), (822.150,556.075)]    0.0640 um sqr.
Total area error in layer 2 is 3.  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : area  [(383.935,194.650), (384.255,194.850)]    0.0640 um sqr.
ERROR : area  [(660.490,434.455), (661.020,434.655)]    0.1060 um sqr.
Total area error in layer 3 is 2.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : OUTPUT PortInst ID_inst/add_203/U712 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_138/U688 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U671 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U479 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U654 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U370 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_138/U611 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U607 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U672 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_138/U648 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U701 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U468 CN doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_138/U353 CN doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U498 CN doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U708 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U656 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U551 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_138/U545 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_203/U476 C doesn't connect to any net.

ERROR : OUTPUT PortInst ID_inst/add_138/U607 C doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
ERROR : There are 2 nets short together.
        EX_inst/n3202 (304648).
        EX_inst/n3201 (315685).

ERROR : There are 2 nets short together.
        EX_inst/n312 (399632).
        EX_inst/n1082 (1585417).

ERROR : There are 2 nets short together.
        EX_inst/N974 (299300).
        EX_inst/n3252 (303105).

ERROR : There are 2 nets short together.
        EX_inst/n2117 (333313).
        EX_inst/n3172 (311301).

ERROR : There are 2 nets short together.
        EX_inst/N905 (333317).
        EX_inst/N2156 (343313).

ERROR : There are 2 nets short together.
        EX_inst/n2370 (326676).
        EX_inst/n2782 (310814).

ERROR : There are 2 nets short together.
        EX_inst/n1369 (345616).
        EX_inst/op1_i_and_op2_i[53] (345638).

ERROR : There are 2 nets short together.
        EX_inst/n3127 (305432).
        EX_inst/n1538 (338944).

ERROR : There are 2 nets short together.
        EX_inst/n1529 (369678).
        EX_inst/n2698 (319746).

ERROR : There are 2 nets short together.
        EX_inst/n2160 (331526).
        EX_inst/n2931 (309008).

ERROR : There are 2 nets short together.
        EX_inst/n2352 (326692).
        EX_inst/n3122 (330767).

ERROR : There are 3 nets short together.
        EX_inst/n2822 (309790).
        EX_inst/n2818 (310784).
        EX_inst/n2179 (330765).

ERROR : There are 2 nets short together.
        EX_inst/N1646 (317725).
        n68 (1568259).

ERROR : There are 3 nets short together.
        EX_inst/n2095 (332326).
        EX_inst/n1387 (350735).
        EX_inst/n1074 (1585409).

ERROR : There are 2 nets short together.
        EX_inst/n126 (404771).
        EX_inst/n1070 (1584677).

ERROR : There are 2 nets short together.
        EX_inst/N912 (333343).
        EX_inst/op1_i_add_op2_i[58] (261668).

ERROR : There are 2 nets short together.
        EX_inst/n2789 (310808).
        EX_inst/n11 (371490).

ERROR : There are 60 nets short together.
        REGS_inst/n3658 (965669).
        REGS_inst/n459 (965670).
        REGS_inst/n183 (1572354).
        EX_inst/n3156 (304669).
        EX_inst/n3155 (304670).
        EX_inst/n402 (395023).
        REGS_inst/n10499 (809745).
        REGS_inst/n10525 (808467).
        REGS_inst/n10498 (809744).
        EX_inst/n3041 (306970).
        EX_inst/n2244 (329223).
        EX_inst/n2245 (329219).
        EX_inst/op1_i_shift_left_op2_i[43] (320268).
        EX_inst/n3044 (306969).
        EX_inst/n3042 (306971).
        EX_inst/n21 (1582852).
        EX_inst/n2894 (320269).
        EX_inst/op1_i_sub_op2_i[10] (245252).
        EX_inst/n72 (319756).
        REGS_inst/n1623 (548609).
        EX_inst/n1666 (337938).
        EX_inst/n1869 (371475).
        EX_inst/n1664 (331536).
        EX_inst/n1540 (357395).
        EX_inst/n68 (409106).
        n345 (1570333).
        REGS_inst/n6422 (930849).
        REGS_inst/n6423 (930847).
        REGS_inst/n6425 (930843).
        REGS_inst/n6426 (930840).
        REGS_inst/n6428 (930834).
        REGS_inst/n6410 (930848).
        REGS_inst/n6416 (930841).
        REGS_inst/n6418 (930839).
        REGS_inst/n6421 (930851).
        n333 (1570321).
        n330 (1570318).
        REGS_inst/n1235 (932110).
        n325 (1570313).
        EX_inst/n2246 (329222).
        EX_inst/n3043 (323328).
        EX_inst/n3151 (327714).
        EX_inst/n2280 (328465).
        EX_inst/n3153 (327701).
        EX_inst/n2278 (328466).
        EX_inst/n1044 (1584651).
        EX_inst/n2676 (330756).
        EX_inst/n2240 (331529).
        EX_inst/n2262 (379147).
        EX_inst/n1521 (371471).
        EX_inst/n1535 (353798).
        EX_inst/n3166 (304665).
        EX_inst/sub_113/n477 (239372).
        EX_inst/sub_113/n445 (245251).
        EX_inst/sub_113/n480 (239373).
        EX_inst/n1520 (368641).
        id_ex_op2_o[50] (222741).
        NULL (0).
        VSS (1476384).
        VDD (1476383).

** Total SHORT Nets are 18.
ERROR : Logical Net REGS_inst/n9010 is open.
        Node 9990 is in the region ((39,698),(71,768)).
        Node 6597 is in the region ((34,764),(68,783)).
        Total seperated nodes are 2.
        Potential connection region ((38, 763), (69, 769)).
ERROR : Logical Net REGS_inst/n7043 is open.
        Node 11742 is in the region ((135,653),(140,677)).
        Node 11390 is in the region ((80,660),(148,735)).
        Total seperated nodes are 2.
        Potential connection region ((134, 659), (141, 678)).
ERROR : Logical Net ID_EX_inst/dff4/n31 is open.
        Node 28683 is in the region ((626,302),(733,377)).
        Node 26912 is in the region ((709,339),(727,355)).
        Total seperated nodes are 2.
        Potential connection region ((708, 338), (728, 356)).
** Total OPEN Nets are 3.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:02
Update error cell ...
1
icc_shell> save_mw_cel  -design "riscv_cpu_final.CEL;1"
Information: Saved design named riscv_cpu_final.CEL;1. (UIG-5)
icc_shell> 
Updating preference file: /home/IC/.synopsys_icc_prefs.tcl

Memory usage for main task 716 Mbytes.
Memory usage for this session 716 Mbytes.
CPU usage for this session 520 seconds ( 0.14 hours ).

Thank you...

