# RISC-_V_SOC_Tapeout-Program-VSD
This program guides participants through designing a System-on-Chip (SoC) from RTL to GDSII using open-source tools. It is part of India’s largest collaborative RISC-V tapeout initiative, enabling over 3500 participants to create silicon and contribute to strengthening the nation’s semiconductor ecosystem. 
