T_1 F_1 ( T_1 V_1 )\r\n{\r\nT_1 V_2 ;\r\nif ( F_2 ( F_3 ( V_1 , & V_2 ) , F_4 ( 0 ) ) )\r\nreturn F_5 ( V_2 , F_6 ( 0 ) ) ;\r\nelse\r\nreturn V_2 ;\r\n}\r\nT_1 F_7 ( T_1 V_1 )\r\n{\r\nT_1 V_2 ;\r\nif ( F_8 ( F_3 ( V_1 , & V_2 ) , F_4 ( 0 ) ) )\r\nreturn F_9 ( V_2 , F_6 ( 0 ) ) ;\r\nelse\r\nreturn V_2 ;\r\n}\r\nT_1 F_10 ( T_1 V_1 )\r\n{\r\nT_1 V_2 ;\r\n( void ) F_3 ( V_1 , & V_2 ) ;\r\nreturn V_2 ;\r\n}
