Timing Analyzer report for cpu
Mon Dec  2 18:19:39 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Recovery: 'clk'
 15. Slow 1200mV 85C Model Removal: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Recovery: 'clk'
 26. Slow 1200mV 0C Model Removal: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Recovery: 'clk'
 36. Fast 1200mV 0C Model Removal: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cpu                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.75 MHz ; 95.75 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -9.117 ; -468.970           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.388 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.684 ; -80.249               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.946 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -140.864                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.117 ; processor:processador|reg1[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 10.048     ;
; -9.038 ; processor:processador|reg1[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.969      ;
; -9.016 ; processor:processador|reg1[1]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.938      ;
; -8.974 ; processor:processador|reg1[1]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.905      ;
; -8.968 ; processor:processador|registers[0][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.901      ;
; -8.930 ; processor:processador|reg1[0]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.852      ;
; -8.910 ; processor:processador|reg1[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.841      ;
; -8.871 ; processor:processador|registers[0][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.804      ;
; -8.860 ; processor:processador|registers[0][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.784      ;
; -8.840 ; processor:processador|registers[1][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.775      ;
; -8.840 ; processor:processador|registers[0][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.773      ;
; -8.829 ; processor:processador|registers[0][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.762      ;
; -8.828 ; processor:processador|registers[2][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.757      ;
; -8.803 ; processor:processador|registers[2][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.723      ;
; -8.790 ; processor:processador|registers[2][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.710      ;
; -8.763 ; processor:processador|registers[0][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.687      ;
; -8.743 ; processor:processador|registers[0][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.676      ;
; -8.732 ; processor:processador|registers[1][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.658      ;
; -8.728 ; processor:processador|registers[1][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.663      ;
; -8.721 ; processor:processador|registers[0][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.645      ;
; -8.721 ; processor:processador|registers[0][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.654      ;
; -8.720 ; processor:processador|registers[2][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.640      ;
; -8.712 ; processor:processador|registers[1][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.647      ;
; -8.701 ; processor:processador|registers[0][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.634      ;
; -8.700 ; processor:processador|registers[0][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.633      ;
; -8.700 ; processor:processador|registers[2][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.629      ;
; -8.695 ; processor:processador|registers[2][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.087     ; 9.606      ;
; -8.683 ; processor:processador|registers[2][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.603      ;
; -8.682 ; processor:processador|registers[2][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.087     ; 9.593      ;
; -8.675 ; processor:processador|registers[2][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.595      ;
; -8.671 ; processor:processador|registers[1][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.606      ;
; -8.662 ; processor:processador|registers[2][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.582      ;
; -8.635 ; processor:processador|registers[2][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.058     ; 9.575      ;
; -8.632 ; processor:processador|registers[1][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.567      ;
; -8.630 ; processor:processador|reg2[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.561      ;
; -8.629 ; processor:processador|registers[1][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.564      ;
; -8.620 ; processor:processador|registers[1][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.546      ;
; -8.613 ; processor:processador|registers[0][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.537      ;
; -8.600 ; processor:processador|registers[1][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.535      ;
; -8.593 ; processor:processador|registers[0][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.526      ;
; -8.592 ; processor:processador|registers[0][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.516      ;
; -8.591 ; processor:processador|reg1[1]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.522      ;
; -8.575 ; processor:processador|registers[2][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.087     ; 9.486      ;
; -8.572 ; processor:processador|registers[0][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.505      ;
; -8.563 ; processor:processador|registers[1][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.489      ;
; -8.557 ; processor:processador|reg2[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.488      ;
; -8.555 ; processor:processador|registers[2][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.475      ;
; -8.543 ; processor:processador|registers[1][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.478      ;
; -8.542 ; processor:processador|registers[1][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.477      ;
; -8.541 ; processor:processador|registers[0][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.474      ;
; -8.539 ; processor:processador|reg1[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.461      ;
; -8.535 ; processor:processador|reg1[0]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.466      ;
; -8.529 ; processor:processador|reg2[1]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.451      ;
; -8.527 ; processor:processador|registers[2][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.458      ;
; -8.527 ; processor:processador|registers[1][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.462      ;
; -8.524 ; processor:processador|registers[1][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.450      ;
; -8.521 ; processor:processador|registers[1][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.447      ;
; -8.507 ; processor:processador|registers[2][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.058     ; 9.447      ;
; -8.504 ; processor:processador|registers[1][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.439      ;
; -8.501 ; processor:processador|registers[1][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.436      ;
; -8.494 ; processor:processador|registers[0][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.427      ;
; -8.487 ; processor:processador|reg2[1]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.418      ;
; -8.479 ; processor:processador|reg1[1]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.410      ;
; -8.465 ; processor:processador|registers[0][3] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.398      ;
; -8.456 ; processor:processador|reg2[0]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.378      ;
; -8.445 ; processor:processador|reg1[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.367      ;
; -8.440 ; processor:processador|registers[0][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.364      ;
; -8.434 ; processor:processador|registers[1][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.360      ;
; -8.432 ; processor:processador|registers[0][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.092     ; 9.338      ;
; -8.422 ; processor:processador|reg1[0]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.353      ;
; -8.419 ; processor:processador|registers[1][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.345      ;
; -8.414 ; processor:processador|registers[1][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.349      ;
; -8.414 ; processor:processador|reg2[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.345      ;
; -8.407 ; processor:processador|registers[0][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.340      ;
; -8.399 ; processor:processador|registers[1][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.334      ;
; -8.398 ; processor:processador|registers[0][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.092     ; 9.304      ;
; -8.393 ; processor:processador|registers[0][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.317      ;
; -8.375 ; processor:processador|registers[0][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.299      ;
; -8.372 ; processor:processador|registers[2][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.105     ; 9.265      ;
; -8.368 ; processor:processador|registers[0][4] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.301      ;
; -8.352 ; processor:processador|registers[0][3] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.285      ;
; -8.351 ; processor:processador|registers[0][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.284      ;
; -8.347 ; processor:processador|registers[2][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.050     ; 9.295      ;
; -8.337 ; processor:processador|registers[1][1] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.063     ; 9.272      ;
; -8.336 ; processor:processador|reg1[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.094     ; 9.240      ;
; -8.326 ; processor:processador|registers[0][7] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.259      ;
; -8.325 ; processor:processador|registers[2][1] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.254      ;
; -8.300 ; processor:processador|registers[2][7] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.220      ;
; -8.291 ; processor:processador|registers[2][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.211      ;
; -8.287 ; processor:processador|registers[2][3] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.207      ;
; -8.286 ; processor:processador|registers[0][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.210      ;
; -8.265 ; processor:processador|reg1[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.094     ; 9.169      ;
; -8.255 ; processor:processador|registers[0][4] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.065     ; 9.188      ;
; -8.252 ; processor:processador|registers[1][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.090     ; 9.160      ;
; -8.247 ; processor:processador|registers[1][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.173      ;
; -8.243 ; processor:processador|reg2[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.094     ; 9.147      ;
; -8.240 ; processor:processador|registers[1][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.090     ; 9.148      ;
; -8.239 ; processor:processador|registers[2][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.059     ; 9.178      ;
; -8.236 ; processor:processador|registers[0][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.160      ;
; -8.235 ; processor:processador|registers[2][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.078     ; 9.155      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; processor:processador|regI[0]         ; processor:processador|regI[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; processor:processador|regI[2]         ; processor:processador|regI[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.095      ; 0.669      ;
; 0.390 ; processor:processador|regI[6]         ; processor:processador|regI[6]                                                                              ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.405 ; processor:processador|regI[7]         ; processor:processador|regI[7]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|regI[1]         ; processor:processador|regI[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|regI[3]         ; processor:processador|regI[3]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|regI[5]         ; processor:processador|regI[5]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|var             ; processor:processador|var                                                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; processor:processador|regI[4]         ; processor:processador|regI[4]                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|mem_step        ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|stmem           ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|state.RINST     ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|reseted         ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|state.RESET     ; processor:processador|state.RESET                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.468 ; processor:processador|state.RESET     ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.731      ;
; 0.750 ; processor:processador|reg1[1]         ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.078      ; 1.014      ;
; 0.751 ; processor:processador|reg1[1]         ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.078      ; 1.015      ;
; 0.868 ; processor:processador|state.RINST     ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.529      ; 1.583      ;
; 0.869 ; processor:processador|state.RINST     ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.529      ; 1.584      ;
; 0.872 ; processor:processador|mem_step        ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.075      ; 1.133      ;
; 0.908 ; processor:processador|address[0]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.095      ; 1.189      ;
; 0.974 ; processor:processador|state.RESET     ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; processor:processador|state.RESET     ; processor:processador|command[8]                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.241      ;
; 0.980 ; processor:processador|state.RESET     ; processor:processador|command[12]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.246      ;
; 0.993 ; processor:processador|state.RINST     ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.529      ; 1.708      ;
; 0.994 ; processor:processador|state.RINST     ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.529      ; 1.709      ;
; 0.995 ; processor:processador|state.RINST     ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.529      ; 1.710      ;
; 1.002 ; processor:processador|address[5]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.344      ; 1.088      ;
; 1.006 ; processor:processador|command[3]      ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; -0.297     ; 0.895      ;
; 1.011 ; processor:processador|registers[2][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 1.285      ;
; 1.013 ; processor:processador|command[4]      ; processor:processador|state.MEM                                                                            ; clk          ; clk         ; 0.000        ; -0.300     ; 0.899      ;
; 1.016 ; processor:processador|address[1]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.344      ; 1.102      ;
; 1.026 ; processor:processador|state.RESET     ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.523      ; 1.735      ;
; 1.026 ; processor:processador|state.RESET     ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.523      ; 1.735      ;
; 1.026 ; processor:processador|state.RESET     ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.523      ; 1.735      ;
; 1.026 ; processor:processador|state.RESET     ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.523      ; 1.735      ;
; 1.026 ; processor:processador|state.RESET     ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.523      ; 1.735      ;
; 1.039 ; processor:processador|address[5]~reg0 ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.507      ; 1.732      ;
; 1.040 ; processor:processador|address[3]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.507      ; 1.733      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[4]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[5]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[6]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.047 ; processor:processador|state.RESET     ; processor:processador|command[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.470      ; 1.703      ;
; 1.060 ; processor:processador|reg1[0]         ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.078      ; 1.324      ;
; 1.060 ; processor:processador|registers[2][6] ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.313      ;
; 1.062 ; processor:processador|address[1]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.507      ; 1.755      ;
; 1.093 ; processor:processador|registers[1][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.354      ;
; 1.098 ; processor:processador|registers[0][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.357      ;
; 1.104 ; processor:processador|reg1[0]         ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.078      ; 1.368      ;
; 1.113 ; processor:processador|address[4]~reg0 ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.095      ; 1.394      ;
; 1.118 ; processor:processador|address[2]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.095      ; 1.399      ;
; 1.141 ; processor:processador|command[1]      ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; -0.297     ; 1.030      ;
; 1.164 ; processor:processador|address[3]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.507      ; 1.857      ;
; 1.166 ; processor:processador|address[5]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.507      ; 1.859      ;
; 1.170 ; processor:processador|op_type[1]      ; processor:processador|registers[2][3]                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 1.450      ;
; 1.175 ; processor:processador|op_type[1]      ; processor:processador|registers[2][6]                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 1.455      ;
; 1.176 ; processor:processador|op_type[1]      ; processor:processador|registers[2][5]                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 1.456      ;
; 1.179 ; processor:processador|op_type[1]      ; processor:processador|registers[2][7]                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 1.459      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|command[9]                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.453      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|command[10]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.453      ;
; 1.193 ; processor:processador|state.RESET     ; processor:processador|command[11]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.459      ;
; 1.193 ; processor:processador|state.RESET     ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.459      ;
; 1.194 ; processor:processador|state.RESET     ; processor:processador|command[13]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.460      ;
; 1.195 ; processor:processador|state.RESET     ; processor:processador|command[14]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.461      ;
; 1.196 ; processor:processador|state.RESET     ; processor:processador|command[15]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.462      ;
; 1.202 ; processor:processador|address[6]~reg0 ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.095      ; 1.483      ;
; 1.204 ; processor:processador|m_w[7]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.373      ; 1.319      ;
; 1.204 ; processor:processador|m_w[1]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.304      ;
; 1.225 ; processor:processador|address[3]~reg0 ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 1.488      ;
; 1.226 ; processor:processador|address[5]~reg0 ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 1.489      ;
; 1.229 ; processor:processador|registers[1][5] ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.496      ;
; 1.235 ; processor:processador|address[7]~reg0 ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.095      ; 1.516      ;
; 1.240 ; processor:processador|registers[1][6] ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; processor:processador|regI[5]         ; processor:processador|registers[2][5]                                                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 1.504      ;
; 1.250 ; processor:processador|address[1]~reg0 ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 1.513      ;
; 1.265 ; processor:processador|m_w[5]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.352      ; 1.359      ;
; 1.273 ; processor:processador|command[9]      ; processor:processador|int[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 1.547      ;
; 1.287 ; processor:processador|state.RESET     ; processor:processador|iinstruction[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.547      ;
; 1.289 ; processor:processador|registers[2][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 1.536      ;
; 1.290 ; processor:processador|address[5]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.507      ; 1.983      ;
; 1.291 ; processor:processador|m_w[0]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.391      ;
; 1.296 ; processor:processador|state.RINST     ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.099      ; 1.581      ;
; 1.297 ; processor:processador|state.RINST     ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.099      ; 1.582      ;
; 1.298 ; processor:processador|state.RINST     ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.099      ; 1.583      ;
; 1.305 ; processor:processador|state.RINST     ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 1.570      ;
; 1.306 ; processor:processador|command[13]     ; processor:processador|int[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 1.580      ;
; 1.313 ; processor:processador|registers[1][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.574      ;
; 1.323 ; processor:processador|state.RINST     ; processor:processador|state.IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.589      ;
; 1.324 ; processor:processador|registers[0][6] ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 1.589      ;
; 1.336 ; processor:processador|command[15]     ; processor:processador|int[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 1.610      ;
; 1.339 ; processor:processador|state.MEM       ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.598      ;
; 1.349 ; processor:processador|registers[2][5] ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.602      ;
; 1.350 ; processor:processador|address[2]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.068     ; 1.024      ;
; 1.369 ; processor:processador|reseted         ; processor:processador|var                                                                                  ; clk          ; clk         ; 0.000        ; 0.094      ; 1.649      ;
; 1.371 ; processor:processador|address[6]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.068     ; 1.045      ;
; 1.372 ; processor:processador|reg1[0]         ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.630      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.684 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.052     ; 2.630      ;
; -1.684 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.052     ; 2.630      ;
; -1.684 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.052     ; 2.630      ;
; -1.684 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.052     ; 2.630      ;
; -1.615 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 1.000        ; -0.084     ; 2.529      ;
; -1.615 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 1.000        ; -0.084     ; 2.529      ;
; -1.606 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.534      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.593 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.525      ;
; -1.433 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.370      ;
; -1.433 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.370      ;
; -1.418 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 1.000        ; -0.063     ; 2.353      ;
; -1.418 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 1.000        ; -0.063     ; 2.353      ;
; -1.418 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 1.000        ; -0.063     ; 2.353      ;
; -1.418 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 1.000        ; -0.063     ; 2.353      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.416 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.350      ;
; -1.408 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 1.000        ; -0.082     ; 2.324      ;
; -1.387 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 1.000        ; -0.080     ; 2.305      ;
; -1.387 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 1.000        ; -0.080     ; 2.305      ;
; -1.387 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 1.000        ; -0.080     ; 2.305      ;
; -1.387 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 1.000        ; -0.080     ; 2.305      ;
; -1.383 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.071     ; 2.310      ;
; -1.359 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.296      ;
; -1.359 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.296      ;
; -1.359 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.296      ;
; -1.344 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.079     ; 2.263      ;
; -1.270 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 1.000        ; -0.081     ; 2.187      ;
; -1.257 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 1.000        ; -0.083     ; 2.172      ;
; -1.070 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -1.070 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.993      ;
; -0.947 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.296      ;
; -0.947 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.296      ;
; -0.947 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.296      ;
; -0.947 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.296      ;
; -0.947 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.296      ;
; -0.814 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 1.000        ; -0.077     ; 1.735      ;
; -0.814 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 1.000        ; -0.077     ; 1.735      ;
; -0.814 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 1.000        ; -0.077     ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
; -0.437 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 1.000        ; 0.300      ; 1.735      ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.946 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 0.946 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.470      ; 1.602      ;
; 1.339 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.077      ; 1.602      ;
; 1.339 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.077      ; 1.602      ;
; 1.339 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.077      ; 1.602      ;
; 1.423 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.523      ; 2.132      ;
; 1.423 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.523      ; 2.132      ;
; 1.423 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.523      ; 2.132      ;
; 1.423 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.523      ; 2.132      ;
; 1.423 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.523      ; 2.132      ;
; 1.571 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.785 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.071      ; 2.042      ;
; 1.792 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.073      ; 2.051      ;
; 1.853 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.093      ; 2.132      ;
; 1.853 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.093      ; 2.132      ;
; 1.853 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.093      ; 2.132      ;
; 1.858 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.119      ;
; 1.870 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.139      ;
; 1.882 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 0.000        ; 0.074      ; 2.142      ;
; 1.882 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.074      ; 2.142      ;
; 1.882 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.074      ; 2.142      ;
; 1.882 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 2.142      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.905 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 0.000        ; 0.090      ; 2.181      ;
; 1.906 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 0.000        ; 0.092      ; 2.184      ;
; 1.906 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 0.000        ; 0.092      ; 2.184      ;
; 1.906 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 0.000        ; 0.092      ; 2.184      ;
; 1.906 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 0.000        ; 0.092      ; 2.184      ;
; 1.918 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.094      ; 2.198      ;
; 1.918 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.094      ; 2.198      ;
; 1.918 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.072      ; 2.176      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.092 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.366      ;
; 2.111 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.084      ; 2.381      ;
; 2.121 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.070      ; 2.377      ;
; 2.121 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.070      ; 2.377      ;
; 2.176 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.465      ;
; 2.176 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.465      ;
; 2.176 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.465      ;
; 2.176 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.465      ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 104.67 MHz ; 104.67 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -8.265 ; -422.936          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.342 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.411 ; -65.536              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.869 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -140.732                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.265 ; processor:processador|reg1[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.060     ; 9.204      ;
; -8.214 ; processor:processador|reg1[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.060     ; 9.153      ;
; -8.177 ; processor:processador|reg1[1]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.108      ;
; -8.151 ; processor:processador|registers[0][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 9.093      ;
; -8.132 ; processor:processador|reg1[1]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.060     ; 9.071      ;
; -8.112 ; processor:processador|reg1[0]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.043      ;
; -8.104 ; processor:processador|reg1[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.060     ; 9.043      ;
; -8.063 ; processor:processador|registers[0][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 9.005      ;
; -8.049 ; processor:processador|registers[0][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.983      ;
; -8.041 ; processor:processador|registers[0][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.983      ;
; -8.033 ; processor:processador|registers[1][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.977      ;
; -8.029 ; processor:processador|registers[0][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.971      ;
; -8.025 ; processor:processador|registers[2][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.962      ;
; -8.009 ; processor:processador|registers[2][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.938      ;
; -7.996 ; processor:processador|registers[2][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.925      ;
; -7.975 ; processor:processador|registers[0][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.909      ;
; -7.950 ; processor:processador|registers[0][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.892      ;
; -7.939 ; processor:processador|registers[1][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.883      ;
; -7.935 ; processor:processador|registers[0][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.877      ;
; -7.931 ; processor:processador|registers[1][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.867      ;
; -7.927 ; processor:processador|registers[0][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.861      ;
; -7.923 ; processor:processador|registers[2][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.852      ;
; -7.923 ; processor:processador|registers[1][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.867      ;
; -7.919 ; processor:processador|registers[0][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.861      ;
; -7.915 ; processor:processador|registers[2][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.852      ;
; -7.913 ; processor:processador|registers[0][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.855      ;
; -7.907 ; processor:processador|registers[2][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.078     ; 8.828      ;
; -7.902 ; processor:processador|registers[2][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.831      ;
; -7.899 ; processor:processador|registers[2][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.828      ;
; -7.894 ; processor:processador|registers[2][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.078     ; 8.815      ;
; -7.886 ; processor:processador|registers[2][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.815      ;
; -7.883 ; processor:processador|registers[1][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.827      ;
; -7.870 ; processor:processador|reg2[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.809      ;
; -7.859 ; processor:processador|registers[1][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.803      ;
; -7.849 ; processor:processador|registers[2][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.049     ; 8.799      ;
; -7.848 ; processor:processador|registers[1][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.792      ;
; -7.837 ; processor:processador|registers[1][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.773      ;
; -7.833 ; processor:processador|registers[0][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.767      ;
; -7.829 ; processor:processador|registers[1][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.773      ;
; -7.825 ; processor:processador|registers[0][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.767      ;
; -7.811 ; processor:processador|registers[0][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.745      ;
; -7.803 ; processor:processador|registers[0][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.745      ;
; -7.800 ; processor:processador|registers[2][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.078     ; 8.721      ;
; -7.792 ; processor:processador|registers[2][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.721      ;
; -7.781 ; processor:processador|registers[1][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.717      ;
; -7.781 ; processor:processador|reg2[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.720      ;
; -7.773 ; processor:processador|registers[1][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.717      ;
; -7.771 ; processor:processador|registers[1][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.715      ;
; -7.768 ; processor:processador|reg1[1]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.707      ;
; -7.768 ; processor:processador|reg2[1]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.699      ;
; -7.763 ; processor:processador|registers[0][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.705      ;
; -7.760 ; processor:processador|reg2[1]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.699      ;
; -7.757 ; processor:processador|registers[1][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.693      ;
; -7.751 ; processor:processador|registers[1][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.695      ;
; -7.749 ; processor:processador|registers[1][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.693      ;
; -7.747 ; processor:processador|registers[2][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.689      ;
; -7.746 ; processor:processador|registers[1][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.682      ;
; -7.739 ; processor:processador|registers[2][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.049     ; 8.689      ;
; -7.738 ; processor:processador|registers[1][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.682      ;
; -7.735 ; processor:processador|reg1[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.666      ;
; -7.725 ; processor:processador|reg1[0]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.664      ;
; -7.679 ; processor:processador|reg2[0]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.610      ;
; -7.676 ; processor:processador|registers[0][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.085     ; 8.590      ;
; -7.673 ; processor:processador|registers[0][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.615      ;
; -7.671 ; processor:processador|reg2[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.610      ;
; -7.669 ; processor:processador|registers[1][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.605      ;
; -7.662 ; processor:processador|registers[0][3] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.604      ;
; -7.661 ; processor:processador|registers[0][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.595      ;
; -7.661 ; processor:processador|registers[1][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.605      ;
; -7.659 ; processor:processador|reg1[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.590      ;
; -7.656 ; processor:processador|registers[2][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.098     ; 8.557      ;
; -7.653 ; processor:processador|registers[0][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.595      ;
; -7.649 ; processor:processador|registers[1][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.585      ;
; -7.641 ; processor:processador|registers[1][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.585      ;
; -7.634 ; processor:processador|registers[0][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.085     ; 8.548      ;
; -7.633 ; processor:processador|reg1[1]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.572      ;
; -7.607 ; processor:processador|reg1[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.088     ; 8.518      ;
; -7.603 ; processor:processador|registers[2][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.040     ; 8.562      ;
; -7.603 ; processor:processador|reg1[0]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.542      ;
; -7.596 ; processor:processador|registers[0][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.530      ;
; -7.571 ; processor:processador|registers[0][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.505      ;
; -7.571 ; processor:processador|registers[0][4] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.513      ;
; -7.563 ; processor:processador|registers[0][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.505      ;
; -7.553 ; processor:processador|registers[1][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.083     ; 8.469      ;
; -7.547 ; processor:processador|registers[2][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.476      ;
; -7.544 ; processor:processador|registers[1][1] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.055     ; 8.488      ;
; -7.540 ; processor:processador|registers[0][7] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.482      ;
; -7.540 ; processor:processador|registers[0][3] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.057     ; 8.482      ;
; -7.536 ; processor:processador|registers[2][1] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.473      ;
; -7.533 ; processor:processador|registers[0][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.467      ;
; -7.526 ; processor:processador|reg2[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.088     ; 8.437      ;
; -7.520 ; processor:processador|registers[2][7] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.449      ;
; -7.512 ; processor:processador|registers[1][0] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.051     ; 8.460      ;
; -7.507 ; processor:processador|registers[2][3] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.436      ;
; -7.501 ; processor:processador|registers[2][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.048     ; 8.452      ;
; -7.493 ; processor:processador|registers[2][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.040     ; 8.452      ;
; -7.485 ; processor:processador|reg1[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.088     ; 8.396      ;
; -7.478 ; processor:processador|registers[1][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.063     ; 8.414      ;
; -7.474 ; processor:processador|registers[0][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.065     ; 8.408      ;
; -7.470 ; processor:processador|registers[2][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.399      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                 ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; processor:processador|regI[0]         ; processor:processador|regI[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; processor:processador|regI[2]         ; processor:processador|regI[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.343 ; processor:processador|regI[6]         ; processor:processador|regI[6]                                                                              ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.356 ; processor:processador|regI[5]         ; processor:processador|regI[5]                                                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; processor:processador|var             ; processor:processador|var                                                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; processor:processador|regI[7]         ; processor:processador|regI[7]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[1]         ; processor:processador|regI[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[3]         ; processor:processador|regI[3]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[4]         ; processor:processador|regI[4]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|state.RINST     ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; processor:processador|mem_step        ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; processor:processador|stmem           ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; processor:processador|reseted         ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; processor:processador|state.RESET     ; processor:processador|state.RESET                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.424 ; processor:processador|state.RESET     ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.663      ;
; 0.682 ; processor:processador|reg1[1]         ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.069      ; 0.922      ;
; 0.683 ; processor:processador|reg1[1]         ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.069      ; 0.923      ;
; 0.809 ; processor:processador|mem_step        ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.066      ; 1.046      ;
; 0.820 ; processor:processador|state.RINST     ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.469      ; 1.460      ;
; 0.820 ; processor:processador|state.RINST     ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.469      ; 1.460      ;
; 0.838 ; processor:processador|address[0]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.084      ; 1.093      ;
; 0.895 ; processor:processador|state.RESET     ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.136      ;
; 0.896 ; processor:processador|state.RESET     ; processor:processador|command[8]                                                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 1.137      ;
; 0.901 ; processor:processador|state.RESET     ; processor:processador|command[12]                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 1.142      ;
; 0.914 ; processor:processador|command[3]      ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; -0.263     ; 0.822      ;
; 0.920 ; processor:processador|state.RINST     ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.469      ; 1.560      ;
; 0.921 ; processor:processador|state.RINST     ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.469      ; 1.561      ;
; 0.922 ; processor:processador|state.RINST     ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.469      ; 1.562      ;
; 0.927 ; processor:processador|command[4]      ; processor:processador|state.MEM                                                                            ; clk          ; clk         ; 0.000        ; -0.265     ; 0.833      ;
; 0.943 ; processor:processador|registers[2][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.195      ;
; 0.962 ; processor:processador|address[5]~reg0 ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.447      ; 1.580      ;
; 0.963 ; processor:processador|address[3]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.447      ; 1.581      ;
; 0.968 ; processor:processador|address[5]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.325      ; 1.014      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[4]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[5]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[6]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.973 ; processor:processador|state.RESET     ; processor:processador|command[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.415      ; 1.559      ;
; 0.974 ; processor:processador|reg1[0]         ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.069      ; 1.214      ;
; 0.976 ; processor:processador|registers[0][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.065      ; 1.212      ;
; 0.977 ; processor:processador|address[1]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.325      ; 1.023      ;
; 0.982 ; processor:processador|registers[2][6] ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.060      ; 1.213      ;
; 0.982 ; processor:processador|address[1]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.447      ; 1.600      ;
; 1.001 ; processor:processador|state.RESET     ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.462      ; 1.634      ;
; 1.001 ; processor:processador|state.RESET     ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.462      ; 1.634      ;
; 1.001 ; processor:processador|state.RESET     ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.462      ; 1.634      ;
; 1.001 ; processor:processador|state.RESET     ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.462      ; 1.634      ;
; 1.001 ; processor:processador|state.RESET     ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.462      ; 1.634      ;
; 1.009 ; processor:processador|reg1[0]         ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.069      ; 1.249      ;
; 1.016 ; processor:processador|registers[1][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.254      ;
; 1.021 ; processor:processador|address[4]~reg0 ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.084      ; 1.276      ;
; 1.026 ; processor:processador|address[2]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.084      ; 1.281      ;
; 1.049 ; processor:processador|command[1]      ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; -0.263     ; 0.957      ;
; 1.072 ; processor:processador|address[3]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.447      ; 1.690      ;
; 1.073 ; processor:processador|address[5]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.447      ; 1.691      ;
; 1.080 ; processor:processador|op_type[1]      ; processor:processador|registers[2][3]                                                                      ; clk          ; clk         ; 0.000        ; 0.087      ; 1.338      ;
; 1.089 ; processor:processador|op_type[1]      ; processor:processador|registers[2][5]                                                                      ; clk          ; clk         ; 0.000        ; 0.087      ; 1.347      ;
; 1.089 ; processor:processador|op_type[1]      ; processor:processador|registers[2][6]                                                                      ; clk          ; clk         ; 0.000        ; 0.087      ; 1.347      ;
; 1.093 ; processor:processador|op_type[1]      ; processor:processador|registers[2][7]                                                                      ; clk          ; clk         ; 0.000        ; 0.087      ; 1.351      ;
; 1.100 ; processor:processador|state.RESET     ; processor:processador|command[9]                                                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 1.341      ;
; 1.101 ; processor:processador|state.RESET     ; processor:processador|command[10]                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 1.342      ;
; 1.102 ; processor:processador|address[6]~reg0 ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.084      ; 1.357      ;
; 1.103 ; processor:processador|regI[5]         ; processor:processador|registers[2][5]                                                                      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.343      ;
; 1.107 ; processor:processador|state.RESET     ; processor:processador|command[13]                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 1.348      ;
; 1.107 ; processor:processador|state.RESET     ; processor:processador|command[11]                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 1.348      ;
; 1.107 ; processor:processador|state.RESET     ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.348      ;
; 1.108 ; processor:processador|state.RESET     ; processor:processador|command[14]                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 1.349      ;
; 1.109 ; processor:processador|state.RESET     ; processor:processador|command[15]                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 1.350      ;
; 1.111 ; processor:processador|registers[1][5] ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.356      ;
; 1.121 ; processor:processador|address[3]~reg0 ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.361      ;
; 1.121 ; processor:processador|address[7]~reg0 ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.084      ; 1.376      ;
; 1.122 ; processor:processador|address[5]~reg0 ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.362      ;
; 1.142 ; processor:processador|address[1]~reg0 ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.382      ;
; 1.149 ; processor:processador|registers[1][6] ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.394      ;
; 1.151 ; processor:processador|m_w[7]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.353      ; 1.225      ;
; 1.158 ; processor:processador|registers[2][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.053      ; 1.382      ;
; 1.161 ; processor:processador|m_w[1]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.335      ; 1.217      ;
; 1.163 ; processor:processador|state.RESET     ; processor:processador|iinstruction[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.398      ;
; 1.175 ; processor:processador|command[9]      ; processor:processador|int[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.182 ; processor:processador|address[5]~reg0 ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.447      ; 1.800      ;
; 1.195 ; processor:processador|registers[0][6] ; processor:processador|m_w[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.438      ;
; 1.195 ; processor:processador|state.RINST     ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.091      ; 1.457      ;
; 1.196 ; processor:processador|command[13]     ; processor:processador|int[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.448      ;
; 1.196 ; processor:processador|state.RINST     ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.091      ; 1.458      ;
; 1.197 ; processor:processador|state.RINST     ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.091      ; 1.459      ;
; 1.202 ; processor:processador|state.MEM       ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.064      ; 1.437      ;
; 1.209 ; processor:processador|command[15]     ; processor:processador|int[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.461      ;
; 1.215 ; processor:processador|m_w[5]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.328      ; 1.264      ;
; 1.216 ; processor:processador|registers[1][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.454      ;
; 1.218 ; processor:processador|state.RINST     ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.460      ;
; 1.222 ; processor:processador|state.RINST     ; processor:processador|state.IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 1.464      ;
; 1.236 ; processor:processador|m_w[0]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_geq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.335      ; 1.292      ;
; 1.238 ; processor:processador|registers[2][5] ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.060      ; 1.469      ;
; 1.249 ; processor:processador|reg1[0]         ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 1.482      ;
; 1.255 ; processor:processador|regI[4]         ; processor:processador|registers[2][4]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.499      ;
; 1.257 ; processor:processador|reseted         ; processor:processador|var                                                                                  ; clk          ; clk         ; 0.000        ; 0.088      ; 1.516      ;
; 1.268 ; processor:processador|registers[0][5] ; processor:processador|m_w[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.511      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                 ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.411 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.368      ;
; -1.411 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.368      ;
; -1.411 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.368      ;
; -1.411 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.368      ;
; -1.355 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.278      ;
; -1.355 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.278      ;
; -1.338 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.277      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.325 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 1.000        ; -0.056     ; 2.268      ;
; -1.185 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.050     ; 2.134      ;
; -1.185 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.050     ; 2.134      ;
; -1.170 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 1.000        ; -0.051     ; 2.118      ;
; -1.170 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 1.000        ; -0.051     ; 2.118      ;
; -1.170 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 1.000        ; -0.051     ; 2.118      ;
; -1.170 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 1.000        ; -0.051     ; 2.118      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.169 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 1.000        ; -0.054     ; 2.114      ;
; -1.167 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 1.000        ; -0.074     ; 2.092      ;
; -1.148 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.075      ;
; -1.140 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.078      ;
; -1.119 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.065      ;
; -1.119 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.065      ;
; -1.119 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.065      ;
; -1.105 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.034      ;
; -1.041 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 1.000        ; -0.072     ; 1.968      ;
; -1.031 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 1.000        ; -0.075     ; 1.955      ;
; -0.860 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.860 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 1.000        ; -0.066     ; 1.793      ;
; -0.756 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 2.065      ;
; -0.756 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 2.065      ;
; -0.756 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 2.065      ;
; -0.756 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 2.065      ;
; -0.756 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 1.000        ; 0.310      ; 2.065      ;
; -0.638 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 1.000        ; -0.068     ; 1.569      ;
; -0.638 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 1.000        ; -0.068     ; 1.569      ;
; -0.638 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 1.000        ; -0.068     ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
; -0.305 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 1.000        ; 0.265      ; 1.569      ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                 ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.869 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 0.869 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.415      ; 1.455      ;
; 1.216 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.068      ; 1.455      ;
; 1.216 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.068      ; 1.455      ;
; 1.216 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.068      ; 1.455      ;
; 1.329 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.962      ;
; 1.329 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.962      ;
; 1.329 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.962      ;
; 1.329 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.962      ;
; 1.329 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.462      ; 1.962      ;
; 1.439 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.439 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.070      ; 1.680      ;
; 1.639 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.062      ; 1.872      ;
; 1.644 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.064      ; 1.879      ;
; 1.704 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 0.000        ; 0.066      ; 1.941      ;
; 1.707 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.084      ; 1.962      ;
; 1.714 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.960      ;
; 1.731 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 0.000        ; 0.064      ; 1.966      ;
; 1.731 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.064      ; 1.966      ;
; 1.731 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.064      ; 1.966      ;
; 1.731 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.064      ; 1.966      ;
; 1.747 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 0.000        ; 0.086      ; 2.004      ;
; 1.747 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 0.000        ; 0.086      ; 2.004      ;
; 1.747 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 0.000        ; 0.086      ; 2.004      ;
; 1.747 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 0.000        ; 0.086      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.750 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.004      ;
; 1.757 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.016      ;
; 1.757 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.088      ; 2.016      ;
; 1.761 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.994      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.922 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 0.000        ; 0.081      ; 2.174      ;
; 1.935 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.077      ; 2.183      ;
; 1.950 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.060      ; 2.181      ;
; 1.950 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.060      ; 2.181      ;
; 2.002 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.096      ; 2.269      ;
; 2.002 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.096      ; 2.269      ;
; 2.002 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.096      ; 2.269      ;
; 2.002 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.096      ; 2.269      ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.991 ; -179.574          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.172 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.380 ; -10.777              ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.433 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -118.189                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.991 ; processor:processador|reg1[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.946      ;
; -3.953 ; processor:processador|reg1[1]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.900      ;
; -3.913 ; processor:processador|reg1[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.868      ;
; -3.909 ; processor:processador|reg1[1]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.864      ;
; -3.886 ; processor:processador|reg1[0]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.833      ;
; -3.872 ; processor:processador|registers[0][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.830      ;
; -3.845 ; processor:processador|registers[0][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.795      ;
; -3.832 ; processor:processador|registers[2][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.777      ;
; -3.831 ; processor:processador|reg1[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.786      ;
; -3.828 ; processor:processador|registers[2][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.781      ;
; -3.819 ; processor:processador|registers[0][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.777      ;
; -3.814 ; processor:processador|registers[2][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.759      ;
; -3.810 ; processor:processador|registers[0][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.768      ;
; -3.805 ; processor:processador|registers[2][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.050     ; 4.742      ;
; -3.803 ; processor:processador|registers[1][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.763      ;
; -3.801 ; processor:processador|registers[2][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.746      ;
; -3.795 ; processor:processador|reg2[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.750      ;
; -3.792 ; processor:processador|registers[0][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.742      ;
; -3.790 ; processor:processador|registers[0][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.748      ;
; -3.787 ; processor:processador|registers[2][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.050     ; 4.724      ;
; -3.783 ; processor:processador|registers[0][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.733      ;
; -3.776 ; processor:processador|registers[1][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.728      ;
; -3.776 ; processor:processador|reg2[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.731      ;
; -3.760 ; processor:processador|registers[2][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.705      ;
; -3.757 ; processor:processador|reg2[0]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.704      ;
; -3.750 ; processor:processador|registers[2][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.695      ;
; -3.747 ; processor:processador|registers[1][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.707      ;
; -3.746 ; processor:processador|registers[2][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.699      ;
; -3.746 ; processor:processador|registers[1][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.706      ;
; -3.746 ; processor:processador|registers[0][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.704      ;
; -3.738 ; processor:processador|registers[0][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.696      ;
; -3.738 ; processor:processador|reg2[1]         ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.685      ;
; -3.737 ; processor:processador|registers[0][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.695      ;
; -3.736 ; processor:processador|registers[1][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.696      ;
; -3.733 ; processor:processador|registers[2][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.050     ; 4.670      ;
; -3.732 ; processor:processador|registers[2][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.677      ;
; -3.730 ; processor:processador|registers[0][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.688      ;
; -3.728 ; processor:processador|registers[0][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.686      ;
; -3.721 ; processor:processador|registers[2][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.687      ;
; -3.721 ; processor:processador|registers[1][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.681      ;
; -3.719 ; processor:processador|registers[1][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.671      ;
; -3.719 ; processor:processador|registers[0][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.669      ;
; -3.713 ; processor:processador|reg1[1]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.668      ;
; -3.713 ; processor:processador|reg2[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.668      ;
; -3.709 ; processor:processador|registers[1][7] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.661      ;
; -3.709 ; processor:processador|registers[1][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.661      ;
; -3.704 ; processor:processador|registers[0][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.633      ;
; -3.703 ; processor:processador|registers[0][1] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.653      ;
; -3.700 ; processor:processador|registers[1][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.660      ;
; -3.700 ; processor:processador|registers[0][2] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.650      ;
; -3.699 ; processor:processador|registers[0][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.657      ;
; -3.697 ; processor:processador|registers[1][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.657      ;
; -3.694 ; processor:processador|registers[2][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.652      ;
; -3.694 ; processor:processador|reg2[1]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.649      ;
; -3.678 ; processor:processador|registers[2][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.623      ;
; -3.673 ; processor:processador|registers[1][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.625      ;
; -3.671 ; processor:processador|reg1[1]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.626      ;
; -3.671 ; processor:processador|registers[2][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.616      ;
; -3.671 ; processor:processador|registers[2][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.587      ;
; -3.670 ; processor:processador|registers[1][3] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.622      ;
; -3.665 ; processor:processador|reg1[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.612      ;
; -3.665 ; processor:processador|registers[1][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.625      ;
; -3.664 ; processor:processador|registers[1][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.624      ;
; -3.664 ; processor:processador|registers[0][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.622      ;
; -3.661 ; processor:processador|registers[0][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.611      ;
; -3.660 ; processor:processador|registers[1][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.620      ;
; -3.656 ; processor:processador|registers[0][2] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.614      ;
; -3.654 ; processor:processador|registers[1][7] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.614      ;
; -3.649 ; processor:processador|registers[0][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.578      ;
; -3.648 ; processor:processador|registers[0][1] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.606      ;
; -3.645 ; processor:processador|reg1[0]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.600      ;
; -3.639 ; processor:processador|registers[2][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.605      ;
; -3.633 ; processor:processador|registers[1][5] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.585      ;
; -3.633 ; processor:processador|registers[2][6] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.050     ; 4.570      ;
; -3.622 ; processor:processador|reg1[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.548      ;
; -3.620 ; processor:processador|reg2[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.546      ;
; -3.618 ; processor:processador|registers[1][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.578      ;
; -3.618 ; processor:processador|registers[1][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.549      ;
; -3.617 ; processor:processador|registers[0][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.575      ;
; -3.615 ; processor:processador|registers[1][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.575      ;
; -3.605 ; processor:processador|registers[2][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.521      ;
; -3.604 ; processor:processador|registers[0][3] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.562      ;
; -3.603 ; processor:processador|registers[2][0] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.556      ;
; -3.601 ; processor:processador|reg2[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.527      ;
; -3.598 ; processor:processador|reg1[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.545      ;
; -3.589 ; processor:processador|registers[2][6] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.534      ;
; -3.585 ; processor:processador|reg1[0]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.540      ;
; -3.578 ; processor:processador|registers[1][5] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.538      ;
; -3.575 ; processor:processador|registers[1][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.506      ;
; -3.572 ; processor:processador|registers[1][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.056     ; 4.503      ;
; -3.569 ; processor:processador|registers[2][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.013     ; 4.543      ;
; -3.565 ; processor:processador|registers[2][0] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.510      ;
; -3.564 ; processor:processador|registers[2][7] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.509      ;
; -3.563 ; processor:processador|registers[0][2] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.058     ; 4.492      ;
; -3.560 ; processor:processador|registers[2][1] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.513      ;
; -3.557 ; processor:processador|registers[0][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.507      ;
; -3.555 ; processor:processador|reg1[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.481      ;
; -3.551 ; processor:processador|registers[0][4] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.509      ;
; -3.546 ; processor:processador|registers[2][3] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.042     ; 4.491      ;
; -3.544 ; processor:processador|registers[0][3] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.502      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; processor:processador|regI[0]         ; processor:processador|regI[0]         ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; processor:processador|regI[2]         ; processor:processador|regI[2]         ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; processor:processador|regI[6]         ; processor:processador|regI[6]         ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; processor:processador|regI[7]         ; processor:processador|regI[7]         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processor:processador|regI[1]         ; processor:processador|regI[1]         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processor:processador|regI[5]         ; processor:processador|regI[5]         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; processor:processador|regI[3]         ; processor:processador|regI[3]         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|regI[4]         ; processor:processador|regI[4]         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|mem_step        ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|state.RINST     ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|var             ; processor:processador|var             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; processor:processador|stmem           ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; processor:processador|reseted         ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; processor:processador|state.RESET     ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.216 ; processor:processador|state.RESET     ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.341      ;
; 0.346 ; processor:processador|reg1[1]         ; processor:processador|m_w[5]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.472      ;
; 0.346 ; processor:processador|reg1[1]         ; processor:processador|m_w[6]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.472      ;
; 0.371 ; processor:processador|state.RINST     ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.290      ; 0.745      ;
; 0.372 ; processor:processador|state.RINST     ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.290      ; 0.746      ;
; 0.392 ; processor:processador|mem_step        ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.516      ;
; 0.405 ; processor:processador|address[0]~reg0 ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.540      ;
; 0.417 ; processor:processador|state.RESET     ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 0.784      ;
; 0.417 ; processor:processador|state.RESET     ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 0.784      ;
; 0.417 ; processor:processador|state.RESET     ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 0.784      ;
; 0.417 ; processor:processador|state.RESET     ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 0.784      ;
; 0.417 ; processor:processador|state.RESET     ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 0.784      ;
; 0.427 ; processor:processador|state.RINST     ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.290      ; 0.801      ;
; 0.428 ; processor:processador|state.RINST     ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.290      ; 0.802      ;
; 0.429 ; processor:processador|state.RINST     ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.290      ; 0.803      ;
; 0.438 ; processor:processador|state.RESET     ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.565      ;
; 0.440 ; processor:processador|state.RESET     ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.567      ;
; 0.445 ; processor:processador|state.RESET     ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.572      ;
; 0.448 ; processor:processador|address[5]~reg0 ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.268      ; 0.800      ;
; 0.449 ; processor:processador|address[3]~reg0 ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.268      ; 0.801      ;
; 0.456 ; processor:processador|registers[2][2] ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.594      ;
; 0.461 ; processor:processador|address[1]~reg0 ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.268      ; 0.813      ;
; 0.465 ; processor:processador|command[3]      ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; -0.153     ; 0.396      ;
; 0.476 ; processor:processador|command[4]      ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; -0.155     ; 0.405      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|state.RESET     ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.808      ;
; 0.478 ; processor:processador|registers[0][2] ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.600      ;
; 0.480 ; processor:processador|reg1[0]         ; processor:processador|m_w[5]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.606      ;
; 0.483 ; processor:processador|registers[1][3] ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.607      ;
; 0.489 ; processor:processador|registers[2][6] ; processor:processador|m_w[6]          ; clk          ; clk         ; 0.000        ; 0.032      ; 0.605      ;
; 0.505 ; processor:processador|address[4]~reg0 ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.640      ;
; 0.506 ; processor:processador|reg1[0]         ; processor:processador|m_w[6]          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.632      ;
; 0.508 ; processor:processador|address[2]~reg0 ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.643      ;
; 0.514 ; processor:processador|address[3]~reg0 ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.268      ; 0.866      ;
; 0.515 ; processor:processador|address[5]~reg0 ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.268      ; 0.867      ;
; 0.530 ; processor:processador|command[1]      ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; -0.153     ; 0.461      ;
; 0.537 ; processor:processador|op_type[1]      ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.059      ; 0.680      ;
; 0.539 ; processor:processador|op_type[1]      ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.059      ; 0.682      ;
; 0.540 ; processor:processador|op_type[1]      ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.059      ; 0.683      ;
; 0.540 ; processor:processador|state.RESET     ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.667      ;
; 0.540 ; processor:processador|state.RESET     ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.667      ;
; 0.543 ; processor:processador|op_type[1]      ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.059      ; 0.686      ;
; 0.545 ; processor:processador|address[6]~reg0 ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.680      ;
; 0.545 ; processor:processador|state.RESET     ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.672      ;
; 0.546 ; processor:processador|state.RESET     ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.673      ;
; 0.546 ; processor:processador|registers[1][5] ; processor:processador|m_w[5]          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.677      ;
; 0.547 ; processor:processador|state.RESET     ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.674      ;
; 0.547 ; processor:processador|state.RESET     ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.674      ;
; 0.548 ; processor:processador|registers[1][6] ; processor:processador|m_w[6]          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.679      ;
; 0.549 ; processor:processador|state.RESET     ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.676      ;
; 0.558 ; processor:processador|address[5]~reg0 ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.685      ;
; 0.558 ; processor:processador|address[3]~reg0 ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.685      ;
; 0.560 ; processor:processador|regI[5]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.041      ; 0.685      ;
; 0.567 ; processor:processador|address[7]~reg0 ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.702      ;
; 0.571 ; processor:processador|command[9]      ; processor:processador|int[1]          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.709      ;
; 0.572 ; processor:processador|address[1]~reg0 ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.699      ;
; 0.578 ; processor:processador|state.RESET     ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.700      ;
; 0.580 ; processor:processador|registers[1][2] ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.704      ;
; 0.580 ; processor:processador|address[5]~reg0 ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.268      ; 0.932      ;
; 0.581 ; processor:processador|registers[0][6] ; processor:processador|m_w[6]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.710      ;
; 0.582 ; processor:processador|command[13]     ; processor:processador|int[5]          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.720      ;
; 0.586 ; processor:processador|state.RINST     ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.714      ;
; 0.592 ; processor:processador|command[15]     ; processor:processador|int[7]          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.730      ;
; 0.592 ; processor:processador|state.MEM       ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; processor:processador|registers[2][3] ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.025      ; 0.701      ;
; 0.594 ; processor:processador|state.RINST     ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.743      ;
; 0.595 ; processor:processador|state.RINST     ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.744      ;
; 0.595 ; processor:processador|state.RINST     ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.744      ;
; 0.597 ; processor:processador|state.RINST     ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.726      ;
; 0.616 ; processor:processador|registers[0][5] ; processor:processador|m_w[5]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.745      ;
; 0.617 ; processor:processador|reseted         ; processor:processador|var             ; clk          ; clk         ; 0.000        ; 0.060      ; 0.761      ;
; 0.628 ; processor:processador|registers[2][5] ; processor:processador|m_w[5]          ; clk          ; clk         ; 0.000        ; 0.032      ; 0.744      ;
; 0.635 ; processor:processador|registers[0][3] ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.757      ;
; 0.637 ; processor:processador|regI[4]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.767      ;
; 0.642 ; processor:processador|state.RESET     ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.784      ;
; 0.642 ; processor:processador|state.RESET     ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.784      ;
; 0.642 ; processor:processador|state.RESET     ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.784      ;
; 0.643 ; processor:processador|reg1[0]         ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.762      ;
; 0.649 ; processor:processador|reg1[0]         ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.768      ;
; 0.654 ; processor:processador|state.OP        ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.064      ; 0.802      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                 ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.380 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.015     ; 1.352      ;
; -0.380 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.015     ; 1.352      ;
; -0.380 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.015     ; 1.352      ;
; -0.380 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.015     ; 1.352      ;
; -0.340 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 1.000        ; -0.049     ; 1.278      ;
; -0.340 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 1.000        ; -0.049     ; 1.278      ;
; -0.336 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.289      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.325 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 1.000        ; -0.030     ; 1.282      ;
; -0.239 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.203      ;
; -0.239 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.023     ; 1.203      ;
; -0.230 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 1.000        ; -0.047     ; 1.170      ;
; -0.229 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 1.000        ; -0.025     ; 1.191      ;
; -0.229 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 1.000        ; -0.025     ; 1.191      ;
; -0.229 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 1.000        ; -0.025     ; 1.191      ;
; -0.229 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 1.000        ; -0.025     ; 1.191      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.228 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 1.000        ; -0.028     ; 1.187      ;
; -0.219 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 1.000        ; -0.045     ; 1.161      ;
; -0.219 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 1.000        ; -0.045     ; 1.161      ;
; -0.219 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 1.000        ; -0.045     ; 1.161      ;
; -0.219 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 1.000        ; -0.045     ; 1.161      ;
; -0.211 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.162      ;
; -0.198 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 1.000        ; -0.026     ; 1.159      ;
; -0.198 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 1.000        ; -0.026     ; 1.159      ;
; -0.198 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 1.000        ; -0.026     ; 1.159      ;
; -0.184 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.127      ;
; -0.149 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 1.000        ; -0.046     ; 1.090      ;
; -0.144 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 1.000        ; -0.048     ; 1.083      ;
; -0.036 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; -0.036 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 1.000        ; -0.039     ; 0.984      ;
; 0.019  ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.159      ;
; 0.019  ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.159      ;
; 0.019  ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.159      ;
; 0.019  ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.159      ;
; 0.019  ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.159      ;
; 0.102  ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 1.000        ; -0.041     ; 0.844      ;
; 0.102  ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 1.000        ; -0.041     ; 0.844      ;
; 0.102  ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 1.000        ; -0.041     ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
; 0.298  ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 1.000        ; 0.155      ; 0.844      ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                 ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.433 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.246      ; 0.763      ;
; 0.638 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.763      ;
; 0.638 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.763      ;
; 0.638 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.763      ;
; 0.654 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 1.021      ;
; 0.654 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 1.021      ;
; 0.654 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 1.021      ;
; 0.654 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 1.021      ;
; 0.654 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.283      ; 1.021      ;
; 0.743 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.743 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.870      ;
; 0.847 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.966      ;
; 0.849 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.970      ;
; 0.870 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.993      ;
; 0.879 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 1.021      ;
; 0.879 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 1.021      ;
; 0.879 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 1.021      ;
; 0.886 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.047      ; 1.017      ;
; 0.897 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 0.000        ; 0.038      ; 1.019      ;
; 0.897 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.038      ; 1.019      ;
; 0.897 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.019      ;
; 0.897 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.019      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.040      ;
; 0.901 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 0.000        ; 0.058      ; 1.043      ;
; 0.901 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 0.000        ; 0.058      ; 1.043      ;
; 0.901 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 0.000        ; 0.058      ; 1.043      ;
; 0.901 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 0.000        ; 0.058      ; 1.043      ;
; 0.905 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.060      ; 1.049      ;
; 0.905 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.060      ; 1.049      ;
; 0.912 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.035      ; 1.031      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.985 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.122      ;
; 0.998 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.131      ;
; 1.008 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.033      ; 1.125      ;
; 1.008 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.033      ; 1.125      ;
; 1.030 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.068      ; 1.182      ;
; 1.030 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.068      ; 1.182      ;
; 1.030 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.068      ; 1.182      ;
; 1.030 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.068      ; 1.182      ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.117   ; 0.172 ; -1.684   ; 0.433   ; -3.000              ;
;  clk             ; -9.117   ; 0.172 ; -1.684   ; 0.433   ; -3.000              ;
; Design-wide TNS  ; -468.97  ; 0.0   ; -80.249  ; 0.0     ; -140.864            ;
;  clk             ; -468.970 ; 0.000 ; -80.249  ; 0.000   ; -140.864            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 17       ; 40       ; 12851    ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 17       ; 40       ; 12851    ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 0        ; 0        ; 66       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 0        ; 0        ; 66       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 154   ; 154  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Dec  2 18:19:37 2024
Info: Command: quartus_sta cpu -c cpu
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.117            -468.970 clk 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 clk 
Info (332146): Worst-case recovery slack is -1.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.684             -80.249 clk 
Info (332146): Worst-case removal slack is 0.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.946               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -140.864 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.265            -422.936 clk 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk 
Info (332146): Worst-case recovery slack is -1.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.411             -65.536 clk 
Info (332146): Worst-case removal slack is 0.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.869               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -140.732 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.991            -179.574 clk 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk 
Info (332146): Worst-case recovery slack is -0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.380             -10.777 clk 
Info (332146): Worst-case removal slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -118.189 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Mon Dec  2 18:19:39 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


