<stg><name>fc</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="19">
<condition id="32">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="10" to="16">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="11" to="12">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="13">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="13" to="14">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="14" to="15">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="15" to="10">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="16" to="17">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="17" to="18">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="18" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="19" to="20">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="20" to="21">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="21" to="22">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %output_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 1000, [18 x i8]* @p_str45, [6 x i8]* @p_str46, [1 x i8]* @p_str44, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 5120, [19 x i8]* @p_str47, [6 x i8]* @p_str46, [1 x i8]* @p_str44, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %fc_output_V15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fc_output_V15)

]]></Node>
<StgValue><ssdm name="fc_output_V15_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %fc_weight_V11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fc_weight_V11)

]]></Node>
<StgValue><ssdm name="fc_weight_V11_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext2 = sext i32 %fc_output_V15_read to i64

]]></Node>
<StgValue><ssdm name="sext2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %output_V_addr = getelementptr i8* %output_V, i64 %sext2

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="33" op_0_bw="32">
<![CDATA[
:6  %sext_cast = sext i32 %fc_weight_V11_read to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %output_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %output_V_addr, i32 10)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_req"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %co = phi i4 [ 0, %0 ], [ %co_34, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond24 = icmp eq i4 %co, -6

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %co_34 = add i4 %co, 1

]]></Node>
<StgValue><ssdm name="co_34"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond24, label %3, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %tmp_527 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %co, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="13">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %tmp_545 = zext i13 %tmp_527 to i33

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_546 = add i33 %tmp_545, %sext_cast

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_547 = sext i33 %tmp_546 to i64

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %weight_V_addr = getelementptr i8* %weight_V, i64 %tmp_547

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp = zext i4 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 512)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %ci = phi i10 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %ci_6, %_ifconv ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond = icmp eq i10 %ci, -512

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %ci_6 = add i10 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_6"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:0  %tmp_244 = zext i10 %ci to i64

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %avgpool_output_V_add = getelementptr [512 x i8]* @avgpool_output_V, i64 0, i64 %tmp_244

]]></Node>
<StgValue><ssdm name="avgpool_output_V_add"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:4  %avgpool_output_V_loa = load i8* %avgpool_output_V_add, align 1

]]></Node>
<StgValue><ssdm name="avgpool_output_V_loa"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:1  %bias_V_addr = getelementptr [10 x i8]* %bias_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
_ifconv1:2  %p_Val2_63 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:4  %avgpool_output_V_loa = load i8* %avgpool_output_V_add, align 1

]]></Node>
<StgValue><ssdm name="avgpool_output_V_loa"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2  %OP1_V = sext i8 %weight_V_addr_read to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:5  %OP2_V = sext i8 %avgpool_output_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:6  %p_Val2_66 = mul i16 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_66"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_66, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:7  %tmp_245 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:8  %tmp_253_cast = sext i14 %tmp_245 to i16

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:9  %p_Val2_67 = add i16 %p_Val2_66, %tmp_253_cast

]]></Node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:10  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_67, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %p_Val2_68 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_67, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_68"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:13  %tmp_246 = zext i1 %tmp_551 to i8

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:14  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_67, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %p_Val2_69 = add i8 %tmp_246, %p_Val2_68

]]></Node>
<StgValue><ssdm name="p_Val2_69"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:16  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_69, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %tmp_247 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %carry = and i1 %tmp_552, %tmp_247

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_250 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_67, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:19  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_67, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:21  %Range1_all_ones = icmp eq i2 %tmp_250, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="carry" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:22  %Range1_all_zeros = icmp eq i2 %tmp_250, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:23  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %tmp_248 = xor i1 %tmp_554, true

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %p_41_i_i = and i1 %signbit, %tmp_248

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:26  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %brmerge_i_i7 = or i1 %newsignbit, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %tmp_249 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %overflow = and i1 %brmerge_i_i7, %tmp_249

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp2_demorgan"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %tmp2 = xor i1 %tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %underflow = and i1 %signbit, %tmp2

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %underflow_not = or i1 %tmp3, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:39  %p_Val2_78_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_69

]]></Node>
<StgValue><ssdm name="p_Val2_78_mux"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:40  %p_Val2_s_170 = select i1 %underflow, i8 -128, i8 %p_Val2_69

]]></Node>
<StgValue><ssdm name="p_Val2_s_170"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:41  %sum_V = select i1 %underflow_not, i8 %p_Val2_78_mux, i8 %p_Val2_s_170

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:42  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
_ifconv1:2  %p_Val2_63 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_s = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:3  %tmp_242 = sext i8 %p_Val2_63 to i9

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:4  %p_Val2_64 = add i9 %tmp_242, %tmp_s

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:5  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_64, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:6  %result_V = add i8 %p_Val2_63, %p_Val2_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:7  %newsignbit_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_10"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %tmp_243 = xor i1 %newsignbit_10, true

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %underflow_10 = and i1 %isneg, %tmp_243

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %brmerge_i_i = xor i1 %isneg, %newsignbit_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:12  %brmerge1 = or i1 %newsignbit_10, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

]]></Node>
<StgValue><ssdm name="result_V_mux"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %p_result_V = select i1 %underflow_10, i8 -128, i8 %result_V

]]></Node>
<StgValue><ssdm name="p_result_V"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:15  %result_1 = select i1 %brmerge1, i8 %result_V_mux, i8 %p_result_V

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="119" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
_ifconv1:16  call void @_ssdm_op_Write.m_axi.i8P(i8* %output_V_addr, i8 %result_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="122" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="124" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %output_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %output_V_addr)

]]></Node>
<StgValue><ssdm name="output_V_addr_wr_res"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="153" name="weight_V" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="weight_V"/></StgValue>
</port>
<port id="154" name="fc_weight_V11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fc_weight_V11"/></StgValue>
</port>
<port id="155" name="bias_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="output_V" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="output_V"/></StgValue>
</port>
<port id="157" name="fc_output_V15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fc_output_V15"/></StgValue>
</port>
<port id="158" name="avgpool_output_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="avgpool_output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="160" from="_ssdm_op_SpecInterface" to="StgValue_23" fromId="159" toId="23">
</dataflow>
<dataflow id="161" from="output_V" to="StgValue_23" fromId="156" toId="23">
</dataflow>
<dataflow id="163" from="p_str" to="StgValue_23" fromId="162" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_164" to="StgValue_23" fromId="164" toId="23">
</dataflow>
<dataflow id="166" from="StgValue_164" to="StgValue_23" fromId="164" toId="23">
</dataflow>
<dataflow id="168" from="p_str44" to="StgValue_23" fromId="167" toId="23">
</dataflow>
<dataflow id="169" from="StgValue_164" to="StgValue_23" fromId="164" toId="23">
</dataflow>
<dataflow id="171" from="StgValue_170" to="StgValue_23" fromId="170" toId="23">
</dataflow>
<dataflow id="173" from="p_str45" to="StgValue_23" fromId="172" toId="23">
</dataflow>
<dataflow id="175" from="p_str46" to="StgValue_23" fromId="174" toId="23">
</dataflow>
<dataflow id="176" from="p_str44" to="StgValue_23" fromId="167" toId="23">
</dataflow>
<dataflow id="178" from="StgValue_177" to="StgValue_23" fromId="177" toId="23">
</dataflow>
<dataflow id="179" from="StgValue_177" to="StgValue_23" fromId="177" toId="23">
</dataflow>
<dataflow id="180" from="StgValue_177" to="StgValue_23" fromId="177" toId="23">
</dataflow>
<dataflow id="181" from="StgValue_177" to="StgValue_23" fromId="177" toId="23">
</dataflow>
<dataflow id="182" from="p_str44" to="StgValue_23" fromId="167" toId="23">
</dataflow>
<dataflow id="183" from="p_str44" to="StgValue_23" fromId="167" toId="23">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecInterface" to="StgValue_24" fromId="159" toId="24">
</dataflow>
<dataflow id="185" from="weight_V" to="StgValue_24" fromId="153" toId="24">
</dataflow>
<dataflow id="186" from="p_str" to="StgValue_24" fromId="162" toId="24">
</dataflow>
<dataflow id="187" from="StgValue_164" to="StgValue_24" fromId="164" toId="24">
</dataflow>
<dataflow id="188" from="StgValue_164" to="StgValue_24" fromId="164" toId="24">
</dataflow>
<dataflow id="189" from="p_str44" to="StgValue_24" fromId="167" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_164" to="StgValue_24" fromId="164" toId="24">
</dataflow>
<dataflow id="192" from="StgValue_191" to="StgValue_24" fromId="191" toId="24">
</dataflow>
<dataflow id="194" from="p_str47" to="StgValue_24" fromId="193" toId="24">
</dataflow>
<dataflow id="195" from="p_str46" to="StgValue_24" fromId="174" toId="24">
</dataflow>
<dataflow id="196" from="p_str44" to="StgValue_24" fromId="167" toId="24">
</dataflow>
<dataflow id="197" from="StgValue_177" to="StgValue_24" fromId="177" toId="24">
</dataflow>
<dataflow id="198" from="StgValue_177" to="StgValue_24" fromId="177" toId="24">
</dataflow>
<dataflow id="199" from="StgValue_177" to="StgValue_24" fromId="177" toId="24">
</dataflow>
<dataflow id="200" from="StgValue_177" to="StgValue_24" fromId="177" toId="24">
</dataflow>
<dataflow id="201" from="p_str44" to="StgValue_24" fromId="167" toId="24">
</dataflow>
<dataflow id="202" from="p_str44" to="StgValue_24" fromId="167" toId="24">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.ap_auto.i32" to="fc_output_V15_read" fromId="203" toId="25">
</dataflow>
<dataflow id="205" from="fc_output_V15" to="fc_output_V15_read" fromId="157" toId="25">
</dataflow>
<dataflow id="206" from="_ssdm_op_Read.ap_auto.i32" to="fc_weight_V11_read" fromId="203" toId="26">
</dataflow>
<dataflow id="207" from="fc_weight_V11" to="fc_weight_V11_read" fromId="154" toId="26">
</dataflow>
<dataflow id="208" from="fc_output_V15_read" to="sext2" fromId="25" toId="27">
</dataflow>
<dataflow id="209" from="output_V" to="output_V_addr" fromId="156" toId="28">
</dataflow>
<dataflow id="210" from="sext2" to="output_V_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="211" from="fc_weight_V11_read" to="sext_cast" fromId="26" toId="29">
</dataflow>
<dataflow id="213" from="_ssdm_op_WriteReq.m_axi.i8P" to="output_V_addr_wr_req" fromId="212" toId="30">
</dataflow>
<dataflow id="214" from="output_V_addr" to="output_V_addr_wr_req" fromId="28" toId="30">
</dataflow>
<dataflow id="216" from="StgValue_215" to="output_V_addr_wr_req" fromId="215" toId="30">
</dataflow>
<dataflow id="218" from="StgValue_217" to="co" fromId="217" toId="32">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="StgValue_31" to="co" fromId="31" toId="32">
</dataflow>
<dataflow id="220" from="co_34" to="co" fromId="35" toId="32">
<BackEdge/>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="StgValue_120" to="co" fromId="120" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="222" from="co" to="exitcond24" fromId="32" toId="33">
</dataflow>
<dataflow id="224" from="StgValue_223" to="exitcond24" fromId="223" toId="33">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="225" toId="34">
</dataflow>
<dataflow id="228" from="StgValue_227" to="empty" fromId="227" toId="34">
</dataflow>
<dataflow id="229" from="StgValue_227" to="empty" fromId="227" toId="34">
</dataflow>
<dataflow id="230" from="StgValue_227" to="empty" fromId="227" toId="34">
</dataflow>
<dataflow id="231" from="co" to="co_34" fromId="32" toId="35">
</dataflow>
<dataflow id="233" from="StgValue_232" to="co_34" fromId="232" toId="35">
</dataflow>
<dataflow id="234" from="exitcond24" to="StgValue_36" fromId="33" toId="36">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i13.i4.i9" to="tmp_527" fromId="235" toId="37">
</dataflow>
<dataflow id="237" from="co" to="tmp_527" fromId="32" toId="37">
</dataflow>
<dataflow id="239" from="StgValue_238" to="tmp_527" fromId="238" toId="37">
</dataflow>
<dataflow id="240" from="tmp_527" to="tmp_545" fromId="37" toId="38">
</dataflow>
<dataflow id="241" from="tmp_545" to="tmp_546" fromId="38" toId="39">
</dataflow>
<dataflow id="242" from="sext_cast" to="tmp_546" fromId="29" toId="39">
</dataflow>
<dataflow id="243" from="tmp_546" to="tmp_547" fromId="39" toId="40">
</dataflow>
<dataflow id="244" from="weight_V" to="weight_V_addr" fromId="153" toId="41">
</dataflow>
<dataflow id="245" from="tmp_547" to="weight_V_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="247" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="246" toId="42">
</dataflow>
<dataflow id="248" from="output_V_addr" to="output_V_addr_wr_res" fromId="28" toId="42">
</dataflow>
<dataflow id="250" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="43">
</dataflow>
<dataflow id="251" from="weight_V_addr" to="p_rd_req" fromId="41" toId="43">
</dataflow>
<dataflow id="253" from="StgValue_252" to="p_rd_req" fromId="252" toId="43">
</dataflow>
<dataflow id="254" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="44">
</dataflow>
<dataflow id="255" from="weight_V_addr" to="p_rd_req" fromId="41" toId="44">
</dataflow>
<dataflow id="256" from="StgValue_252" to="p_rd_req" fromId="252" toId="44">
</dataflow>
<dataflow id="257" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="45">
</dataflow>
<dataflow id="258" from="weight_V_addr" to="p_rd_req" fromId="41" toId="45">
</dataflow>
<dataflow id="259" from="StgValue_252" to="p_rd_req" fromId="252" toId="45">
</dataflow>
<dataflow id="260" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="46">
</dataflow>
<dataflow id="261" from="weight_V_addr" to="p_rd_req" fromId="41" toId="46">
</dataflow>
<dataflow id="262" from="StgValue_252" to="p_rd_req" fromId="252" toId="46">
</dataflow>
<dataflow id="263" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="47">
</dataflow>
<dataflow id="264" from="weight_V_addr" to="p_rd_req" fromId="41" toId="47">
</dataflow>
<dataflow id="265" from="StgValue_252" to="p_rd_req" fromId="252" toId="47">
</dataflow>
<dataflow id="266" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="48">
</dataflow>
<dataflow id="267" from="weight_V_addr" to="p_rd_req" fromId="41" toId="48">
</dataflow>
<dataflow id="268" from="StgValue_252" to="p_rd_req" fromId="252" toId="48">
</dataflow>
<dataflow id="269" from="co" to="tmp" fromId="32" toId="49">
</dataflow>
<dataflow id="270" from="_ssdm_op_ReadReq.m_axi.i8P" to="p_rd_req" fromId="249" toId="50">
</dataflow>
<dataflow id="271" from="weight_V_addr" to="p_rd_req" fromId="41" toId="50">
</dataflow>
<dataflow id="272" from="StgValue_252" to="p_rd_req" fromId="252" toId="50">
</dataflow>
<dataflow id="274" from="StgValue_273" to="p_Val2_s" fromId="273" toId="52">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="275" from="StgValue_51" to="p_Val2_s" fromId="51" toId="52">
</dataflow>
<dataflow id="276" from="sum_V" to="p_Val2_s" fromId="102" toId="52">
<BackEdge/>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="277" from="StgValue_103" to="p_Val2_s" fromId="103" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="279" from="StgValue_278" to="ci" fromId="278" toId="53">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="StgValue_51" to="ci" fromId="51" toId="53">
</dataflow>
<dataflow id="281" from="ci_6" to="ci" fromId="56" toId="53">
<BackEdge/>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="StgValue_103" to="ci" fromId="103" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="283" from="ci" to="exitcond" fromId="53" toId="54">
</dataflow>
<dataflow id="285" from="StgValue_284" to="exitcond" fromId="284" toId="54">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecLoopTripCount" to="empty_169" fromId="225" toId="55">
</dataflow>
<dataflow id="288" from="StgValue_287" to="empty_169" fromId="287" toId="55">
</dataflow>
<dataflow id="289" from="StgValue_287" to="empty_169" fromId="287" toId="55">
</dataflow>
<dataflow id="290" from="StgValue_287" to="empty_169" fromId="287" toId="55">
</dataflow>
<dataflow id="291" from="ci" to="ci_6" fromId="53" toId="56">
</dataflow>
<dataflow id="293" from="StgValue_292" to="ci_6" fromId="292" toId="56">
</dataflow>
<dataflow id="294" from="exitcond" to="StgValue_57" fromId="54" toId="57">
</dataflow>
<dataflow id="295" from="ci" to="tmp_244" fromId="53" toId="58">
</dataflow>
<dataflow id="296" from="avgpool_output_V" to="avgpool_output_V_add" fromId="158" toId="59">
</dataflow>
<dataflow id="298" from="StgValue_297" to="avgpool_output_V_add" fromId="297" toId="59">
</dataflow>
<dataflow id="299" from="tmp_244" to="avgpool_output_V_add" fromId="58" toId="59">
</dataflow>
<dataflow id="300" from="avgpool_output_V_add" to="avgpool_output_V_loa" fromId="59" toId="60">
</dataflow>
<dataflow id="301" from="bias_V" to="bias_V_addr" fromId="155" toId="61">
</dataflow>
<dataflow id="302" from="StgValue_297" to="bias_V_addr" fromId="297" toId="61">
</dataflow>
<dataflow id="303" from="tmp" to="bias_V_addr" fromId="49" toId="61">
</dataflow>
<dataflow id="304" from="bias_V_addr" to="p_Val2_63" fromId="61" toId="62">
</dataflow>
<dataflow id="306" from="_ssdm_op_Read.m_axi.i8P" to="weight_V_addr_read" fromId="305" toId="63">
</dataflow>
<dataflow id="307" from="weight_V_addr" to="weight_V_addr_read" fromId="41" toId="63">
</dataflow>
<dataflow id="308" from="avgpool_output_V_add" to="avgpool_output_V_loa" fromId="59" toId="64">
</dataflow>
<dataflow id="309" from="weight_V_addr_read" to="OP1_V" fromId="63" toId="65">
</dataflow>
<dataflow id="310" from="avgpool_output_V_loa" to="OP2_V" fromId="64" toId="66">
</dataflow>
<dataflow id="311" from="OP2_V" to="p_Val2_66" fromId="66" toId="67">
</dataflow>
<dataflow id="312" from="OP1_V" to="p_Val2_66" fromId="65" toId="67">
</dataflow>
<dataflow id="314" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_551" fromId="313" toId="68">
</dataflow>
<dataflow id="315" from="p_Val2_66" to="tmp_551" fromId="67" toId="68">
</dataflow>
<dataflow id="317" from="StgValue_316" to="tmp_551" fromId="316" toId="68">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_245" fromId="318" toId="69">
</dataflow>
<dataflow id="320" from="p_Val2_s" to="tmp_245" fromId="52" toId="69">
</dataflow>
<dataflow id="322" from="StgValue_321" to="tmp_245" fromId="321" toId="69">
</dataflow>
<dataflow id="323" from="tmp_245" to="tmp_253_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="324" from="p_Val2_66" to="p_Val2_67" fromId="67" toId="71">
</dataflow>
<dataflow id="325" from="tmp_253_cast" to="p_Val2_67" fromId="70" toId="71">
</dataflow>
<dataflow id="326" from="_ssdm_op_BitSelect.i1.i16.i32" to="signbit" fromId="313" toId="72">
</dataflow>
<dataflow id="327" from="p_Val2_67" to="signbit" fromId="71" toId="72">
</dataflow>
<dataflow id="329" from="StgValue_328" to="signbit" fromId="328" toId="72">
</dataflow>
<dataflow id="331" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="p_Val2_68" fromId="330" toId="73">
</dataflow>
<dataflow id="332" from="p_Val2_67" to="p_Val2_68" fromId="71" toId="73">
</dataflow>
<dataflow id="334" from="StgValue_333" to="p_Val2_68" fromId="333" toId="73">
</dataflow>
<dataflow id="336" from="StgValue_335" to="p_Val2_68" fromId="335" toId="73">
</dataflow>
<dataflow id="337" from="tmp_551" to="tmp_246" fromId="68" toId="74">
</dataflow>
<dataflow id="338" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_552" fromId="313" toId="75">
</dataflow>
<dataflow id="339" from="p_Val2_67" to="tmp_552" fromId="71" toId="75">
</dataflow>
<dataflow id="340" from="StgValue_335" to="tmp_552" fromId="335" toId="75">
</dataflow>
<dataflow id="341" from="tmp_246" to="p_Val2_69" fromId="74" toId="76">
</dataflow>
<dataflow id="342" from="p_Val2_68" to="p_Val2_69" fromId="73" toId="76">
</dataflow>
<dataflow id="344" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit" fromId="343" toId="77">
</dataflow>
<dataflow id="345" from="p_Val2_69" to="newsignbit" fromId="76" toId="77">
</dataflow>
<dataflow id="347" from="StgValue_346" to="newsignbit" fromId="346" toId="77">
</dataflow>
<dataflow id="348" from="newsignbit" to="tmp_247" fromId="77" toId="78">
</dataflow>
<dataflow id="350" from="StgValue_349" to="tmp_247" fromId="349" toId="78">
</dataflow>
<dataflow id="351" from="tmp_552" to="carry" fromId="75" toId="79">
</dataflow>
<dataflow id="352" from="tmp_247" to="carry" fromId="78" toId="79">
</dataflow>
<dataflow id="354" from="_ssdm_op_PartSelect.i2.i16.i32.i32" to="tmp_250" fromId="353" toId="80">
</dataflow>
<dataflow id="355" from="p_Val2_67" to="tmp_250" fromId="71" toId="80">
</dataflow>
<dataflow id="357" from="StgValue_356" to="tmp_250" fromId="356" toId="80">
</dataflow>
<dataflow id="358" from="StgValue_328" to="tmp_250" fromId="328" toId="80">
</dataflow>
<dataflow id="359" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_554" fromId="313" toId="81">
</dataflow>
<dataflow id="360" from="p_Val2_67" to="tmp_554" fromId="71" toId="81">
</dataflow>
<dataflow id="361" from="StgValue_356" to="tmp_554" fromId="356" toId="81">
</dataflow>
<dataflow id="362" from="tmp_250" to="Range1_all_ones" fromId="80" toId="82">
</dataflow>
<dataflow id="364" from="StgValue_363" to="Range1_all_ones" fromId="363" toId="82">
</dataflow>
<dataflow id="365" from="tmp_250" to="Range1_all_zeros" fromId="80" toId="83">
</dataflow>
<dataflow id="367" from="StgValue_366" to="Range1_all_zeros" fromId="366" toId="83">
</dataflow>
<dataflow id="368" from="carry" to="deleted_zeros" fromId="79" toId="84">
</dataflow>
<dataflow id="369" from="Range1_all_ones" to="deleted_zeros" fromId="82" toId="84">
</dataflow>
<dataflow id="370" from="Range1_all_zeros" to="deleted_zeros" fromId="83" toId="84">
</dataflow>
<dataflow id="371" from="tmp_554" to="tmp_248" fromId="81" toId="85">
</dataflow>
<dataflow id="372" from="StgValue_349" to="tmp_248" fromId="349" toId="85">
</dataflow>
<dataflow id="373" from="signbit" to="p_41_i_i" fromId="72" toId="86">
</dataflow>
<dataflow id="374" from="tmp_248" to="p_41_i_i" fromId="85" toId="86">
</dataflow>
<dataflow id="375" from="carry" to="deleted_ones" fromId="79" toId="87">
</dataflow>
<dataflow id="376" from="p_41_i_i" to="deleted_ones" fromId="86" toId="87">
</dataflow>
<dataflow id="377" from="Range1_all_ones" to="deleted_ones" fromId="82" toId="87">
</dataflow>
<dataflow id="378" from="carry" to="p_38_i_i" fromId="79" toId="88">
</dataflow>
<dataflow id="379" from="Range1_all_ones" to="p_38_i_i" fromId="82" toId="88">
</dataflow>
<dataflow id="380" from="deleted_zeros" to="p_not_i_i" fromId="84" toId="89">
</dataflow>
<dataflow id="381" from="StgValue_349" to="p_not_i_i" fromId="349" toId="89">
</dataflow>
<dataflow id="382" from="newsignbit" to="brmerge_i_i7" fromId="77" toId="90">
</dataflow>
<dataflow id="383" from="p_not_i_i" to="brmerge_i_i7" fromId="89" toId="90">
</dataflow>
<dataflow id="384" from="signbit" to="tmp_249" fromId="72" toId="91">
</dataflow>
<dataflow id="385" from="StgValue_349" to="tmp_249" fromId="349" toId="91">
</dataflow>
<dataflow id="386" from="brmerge_i_i7" to="overflow" fromId="90" toId="92">
</dataflow>
<dataflow id="387" from="tmp_249" to="overflow" fromId="91" toId="92">
</dataflow>
<dataflow id="388" from="newsignbit" to="brmerge40_demorgan_i" fromId="77" toId="93">
</dataflow>
<dataflow id="389" from="deleted_ones" to="brmerge40_demorgan_i" fromId="87" toId="93">
</dataflow>
<dataflow id="390" from="p_38_i_i" to="tmp2_demorgan" fromId="88" toId="94">
</dataflow>
<dataflow id="391" from="brmerge40_demorgan_i" to="tmp2_demorgan" fromId="93" toId="94">
</dataflow>
<dataflow id="392" from="tmp2_demorgan" to="tmp2" fromId="94" toId="95">
</dataflow>
<dataflow id="393" from="StgValue_349" to="tmp2" fromId="349" toId="95">
</dataflow>
<dataflow id="394" from="signbit" to="underflow" fromId="72" toId="96">
</dataflow>
<dataflow id="395" from="tmp2" to="underflow" fromId="95" toId="96">
</dataflow>
<dataflow id="396" from="underflow" to="brmerge_i_i_i" fromId="96" toId="97">
</dataflow>
<dataflow id="397" from="overflow" to="brmerge_i_i_i" fromId="92" toId="97">
</dataflow>
<dataflow id="398" from="brmerge40_demorgan_i" to="tmp3" fromId="93" toId="98">
</dataflow>
<dataflow id="399" from="tmp_249" to="tmp3" fromId="91" toId="98">
</dataflow>
<dataflow id="400" from="tmp3" to="underflow_not" fromId="98" toId="99">
</dataflow>
<dataflow id="401" from="p_38_i_i" to="underflow_not" fromId="88" toId="99">
</dataflow>
<dataflow id="402" from="brmerge_i_i_i" to="p_Val2_78_mux" fromId="97" toId="100">
</dataflow>
<dataflow id="404" from="StgValue_403" to="p_Val2_78_mux" fromId="403" toId="100">
</dataflow>
<dataflow id="405" from="p_Val2_69" to="p_Val2_78_mux" fromId="76" toId="100">
</dataflow>
<dataflow id="406" from="underflow" to="p_Val2_s_170" fromId="96" toId="101">
</dataflow>
<dataflow id="408" from="StgValue_407" to="p_Val2_s_170" fromId="407" toId="101">
</dataflow>
<dataflow id="409" from="p_Val2_69" to="p_Val2_s_170" fromId="76" toId="101">
</dataflow>
<dataflow id="410" from="underflow_not" to="sum_V" fromId="99" toId="102">
</dataflow>
<dataflow id="411" from="p_Val2_78_mux" to="sum_V" fromId="100" toId="102">
</dataflow>
<dataflow id="412" from="p_Val2_s_170" to="sum_V" fromId="101" toId="102">
</dataflow>
<dataflow id="413" from="bias_V_addr" to="p_Val2_63" fromId="61" toId="104">
</dataflow>
<dataflow id="414" from="p_Val2_s" to="tmp_s" fromId="52" toId="105">
</dataflow>
<dataflow id="415" from="p_Val2_63" to="tmp_242" fromId="104" toId="106">
</dataflow>
<dataflow id="416" from="tmp_242" to="p_Val2_64" fromId="106" toId="107">
</dataflow>
<dataflow id="417" from="tmp_s" to="p_Val2_64" fromId="105" toId="107">
</dataflow>
<dataflow id="419" from="_ssdm_op_BitSelect.i1.i9.i32" to="isneg" fromId="418" toId="108">
</dataflow>
<dataflow id="420" from="p_Val2_64" to="isneg" fromId="107" toId="108">
</dataflow>
<dataflow id="422" from="StgValue_421" to="isneg" fromId="421" toId="108">
</dataflow>
<dataflow id="423" from="p_Val2_63" to="result_V" fromId="104" toId="109">
</dataflow>
<dataflow id="424" from="p_Val2_s" to="result_V" fromId="52" toId="109">
</dataflow>
<dataflow id="425" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit_10" fromId="343" toId="110">
</dataflow>
<dataflow id="426" from="result_V" to="newsignbit_10" fromId="109" toId="110">
</dataflow>
<dataflow id="427" from="StgValue_346" to="newsignbit_10" fromId="346" toId="110">
</dataflow>
<dataflow id="428" from="newsignbit_10" to="tmp_243" fromId="110" toId="111">
</dataflow>
<dataflow id="429" from="StgValue_349" to="tmp_243" fromId="349" toId="111">
</dataflow>
<dataflow id="430" from="isneg" to="underflow_10" fromId="108" toId="112">
</dataflow>
<dataflow id="431" from="tmp_243" to="underflow_10" fromId="111" toId="112">
</dataflow>
<dataflow id="432" from="isneg" to="brmerge_i_i" fromId="108" toId="113">
</dataflow>
<dataflow id="433" from="newsignbit_10" to="brmerge_i_i" fromId="110" toId="113">
</dataflow>
<dataflow id="434" from="isneg" to="isneg_not" fromId="108" toId="114">
</dataflow>
<dataflow id="435" from="StgValue_349" to="isneg_not" fromId="349" toId="114">
</dataflow>
<dataflow id="436" from="newsignbit_10" to="brmerge1" fromId="110" toId="115">
</dataflow>
<dataflow id="437" from="isneg_not" to="brmerge1" fromId="114" toId="115">
</dataflow>
<dataflow id="438" from="brmerge_i_i" to="result_V_mux" fromId="113" toId="116">
</dataflow>
<dataflow id="439" from="StgValue_403" to="result_V_mux" fromId="403" toId="116">
</dataflow>
<dataflow id="440" from="result_V" to="result_V_mux" fromId="109" toId="116">
</dataflow>
<dataflow id="441" from="underflow_10" to="p_result_V" fromId="112" toId="117">
</dataflow>
<dataflow id="442" from="StgValue_407" to="p_result_V" fromId="407" toId="117">
</dataflow>
<dataflow id="443" from="result_V" to="p_result_V" fromId="109" toId="117">
</dataflow>
<dataflow id="444" from="brmerge1" to="result_1" fromId="115" toId="118">
</dataflow>
<dataflow id="445" from="result_V_mux" to="result_1" fromId="116" toId="118">
</dataflow>
<dataflow id="446" from="p_result_V" to="result_1" fromId="117" toId="118">
</dataflow>
<dataflow id="448" from="_ssdm_op_Write.m_axi.i8P" to="StgValue_119" fromId="447" toId="119">
</dataflow>
<dataflow id="449" from="output_V_addr" to="StgValue_119" fromId="28" toId="119">
</dataflow>
<dataflow id="450" from="result_1" to="StgValue_119" fromId="118" toId="119">
</dataflow>
<dataflow id="451" from="StgValue_349" to="StgValue_119" fromId="349" toId="119">
</dataflow>
<dataflow id="452" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="246" toId="121">
</dataflow>
<dataflow id="453" from="output_V_addr" to="output_V_addr_wr_res" fromId="28" toId="121">
</dataflow>
<dataflow id="454" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="246" toId="122">
</dataflow>
<dataflow id="455" from="output_V_addr" to="output_V_addr_wr_res" fromId="28" toId="122">
</dataflow>
<dataflow id="456" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="246" toId="123">
</dataflow>
<dataflow id="457" from="output_V_addr" to="output_V_addr_wr_res" fromId="28" toId="123">
</dataflow>
<dataflow id="458" from="_ssdm_op_WriteResp.m_axi.i8P" to="output_V_addr_wr_res" fromId="246" toId="124">
</dataflow>
<dataflow id="459" from="output_V_addr" to="output_V_addr_wr_res" fromId="28" toId="124">
</dataflow>
<dataflow id="460" from="exitcond24" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="461" from="exitcond" to="StgValue_10" fromId="54" toId="10">
</dataflow>
<dataflow id="462" from="carry" to="StgValue_14" fromId="79" toId="14">
</dataflow>
</dataflows>


</stg>
