/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for DISPLAY_BLK_CTRL_DISPLAYMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file DISPLAY_BLK_CTRL_DISPLAYMIX.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for DISPLAY_BLK_CTRL_DISPLAYMIX
 *
 * CMSIS Peripheral Access Layer for DISPLAY_BLK_CTRL_DISPLAYMIX
 */

#if !defined(DISPLAY_BLK_CTRL_DISPLAYMIX_H_)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_H_           /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- DISPLAY_BLK_CTRL_DISPLAYMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DISPLAY_BLK_CTRL_DISPLAYMIX_Peripheral_Access_Layer DISPLAY_BLK_CTRL_DISPLAYMIX Peripheral Access Layer
 * @{
 */

/** DISPLAY_BLK_CTRL_DISPLAYMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t DISPLAY_ENGINES_CLOCK_CONTROL;     /**< Display engines clock control, offset: 0x0 */
       uint8_t RESERVED_0[20];
  __IO uint32_t AXCACHE_CONTROL;                   /**< AxCache control, offset: 0x18 */
  __IO uint32_t QOS_SETTING;                       /**< QoS setting, offset: 0x1C */
       uint8_t RESERVED_1[4];
  __IO uint32_t PXP_BEAT_LIMIT_CTRL;               /**< PXP Beat Limiter control, offset: 0x24 */
  __IO uint32_t DCIF_BEAT_LIMIT_CTRL;              /**< DCIF Beat Limiter control, offset: 0x28 */
       uint8_t RESERVED_2[4];
  __IO uint32_t DISP_LPCG_CTRL_1;                  /**< Displaymix lpcg control register, offset: 0x30 */
  __IO uint32_t DISP_LPCG_CTRL_2;                  /**< Displaymix lpcg control register, offset: 0x34 */
  __IO uint32_t DISP_LPCG_CTRL_3;                  /**< Displaymix lpcg control register, offset: 0x38 */
  __IO uint32_t DISP_LPCG_CTRL_4;                  /**< Displaymix lpcg control register, offset: 0x3C */
} DISPLAY_BLK_CTRL_DISPLAYMIX_Type;

/* ----------------------------------------------------------------------------
   -- DISPLAY_BLK_CTRL_DISPLAYMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DISPLAY_BLK_CTRL_DISPLAYMIX_Register_Masks DISPLAY_BLK_CTRL_DISPLAYMIX Register Masks
 * @{
 */

/*! @name DISPLAY_ENGINES_CLOCK_CONTROL - Display engines clock control */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISPLAY_ENGINES_CLOCK_CONTROL_DSIP_CLK0_SEL_MASK (0x2U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISPLAY_ENGINES_CLOCK_CONTROL_DSIP_CLK0_SEL_SHIFT (1U)
/*! DSIP_CLK0_SEL - Select the clock feeding the display engine 0
 *  0b0..CCM DISP_PIX_CLK clock
 *  0b1..LVDS PLL Div/7 clock
 */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISPLAY_ENGINES_CLOCK_CONTROL_DSIP_CLK0_SEL(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISPLAY_ENGINES_CLOCK_CONTROL_DSIP_CLK0_SEL_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISPLAY_ENGINES_CLOCK_CONTROL_DSIP_CLK0_SEL_MASK)
/*! @} */

/*! @name AXCACHE_CONTROL - AxCache control */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_MASK (0xFU)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_SHIFT (0U)
/*! ArCache - Set the AXI ArCache signal for all AXI read master ports of DCIF IP */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_AwCache_PXP_MASK (0xF00U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_AwCache_PXP_SHIFT (8U)
/*! AwCache_PXP - Set the AXI AwCache signal for the AXI write master port of PXP IP */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_AwCache_PXP(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_AwCache_PXP_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_AwCache_PXP_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_PXP_MASK (0xF0000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_PXP_SHIFT (16U)
/*! ArCache_PXP - Set the AXI ArCache signal for the AXI read master port of PXP IP */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_PXP(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_PXP_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_AXCACHE_CONTROL_ArCache_PXP_MASK)
/*! @} */

/*! @name QOS_SETTING - QoS setting */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_ArQoS_MASK (0x7U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_ArQoS_SHIFT (0U)
/*! Display_ArQoS - Set the AXI ArQoS signal for all AXI read master ports of the DCIF IP. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_ArQoS(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_ArQoS_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_ArQoS_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_Panic_QoS_MASK (0x70U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_Panic_QoS_SHIFT (4U)
/*! Display_Panic_QoS - Set the AXI Hurry QoS signal for all AXI NIU connected to DCIF IP, when the LCD FIFO panic signal is active. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_Panic_QoS(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_Panic_QoS_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_Display_Panic_QoS_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_ArQoS_MASK (0x700U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_ArQoS_SHIFT (8U)
/*! PXP_ArQoS - Set the AXI ArQoS signal for the AXI read master port of the PXP IP . */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_ArQoS(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_ArQoS_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_ArQoS_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_ArQoS_MASK (0x7000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_ArQoS_SHIFT (12U)
/*! PXP_Panic_ArQoS - Set the AXI ArQoS signal for the AXI read master port of the PXP IP, when the
 *    Real-Time master(such as LCD FIFO) panic signal is active.
 */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_ArQoS(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_ArQoS_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_ArQoS_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_AwQoS_MASK (0x70000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_AwQoS_SHIFT (16U)
/*! PXP_AwQoS - Set the AXI AwQoS signal for the AXI write master port of the PXP IP . */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_AwQoS(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_AwQoS_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_AwQoS_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_AwQoS_MASK (0x700000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_AwQoS_SHIFT (20U)
/*! PXP_Panic_AwQoS - Set the AXI ArQoS signal for the AXI write master port of the PXP IP, when the
 *    Real-Time master(such as LCD FIFO) panic signal is active.
 */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_AwQoS(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_AwQoS_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_QOS_SETTING_PXP_Panic_AwQoS_MASK)
/*! @} */

/*! @name PXP_BEAT_LIMIT_CTRL - PXP Beat Limiter control */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_THRSD_MASK (0xFFFFU)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_THRSD_SHIFT (0U)
/*! PXP_Beat_Limit_THRSD - PXP Beat Limiter control beat threshold. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_THRSD(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_THRSD_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_THRSD_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_En_MASK (0x80000000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_En_SHIFT (31U)
/*! PXP_Beat_Limit_En - PXP Beat Limiter enable
 *  0b0..PXP Beat Limiter is disable.
 *  0b1..PXP Beat Limiter enable.
 */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_En(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_En_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_PXP_BEAT_LIMIT_CTRL_PXP_Beat_Limit_En_MASK)
/*! @} */

/*! @name DCIF_BEAT_LIMIT_CTRL - DCIF Beat Limiter control */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_THRSD_MASK (0xFFFFU)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_THRSD_SHIFT (0U)
/*! DCIF_Beat_Limit_THRSD - DCIF Beat Limiter control beat threshold. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_THRSD(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_THRSD_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_THRSD_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_En_MASK (0x80000000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_En_SHIFT (31U)
/*! DCIF_Beat_Limit_En - DCIF Beat Limiter enable
 *  0b0..DCIF Beat Limiter is disable.
 *  0b1..DCIF Beat Limiter enable.
 */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_En(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_En_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DCIF_BEAT_LIMIT_CTRL_DCIF_Beat_Limit_En_MASK)
/*! @} */

/*! @name DISP_LPCG_CTRL_1 - Displaymix lpcg control register */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_TCU_APB_CLK_MASK (0x1U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_TCU_APB_CLK_SHIFT (0U)
/*! FRC_ON_OFF_TCU_APB_CLK - ipc_clk LPCG bypass control for TCU APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_TCU_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_TCU_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_TCU_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_TCU_APB_CLK_MASK (0x2U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_TCU_APB_CLK_SHIFT (1U)
/*! FRC_ON_OFF_SEL_TCU_APB_CLK - ipc_clk LPCG bypass control select for TCU APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_TCU_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_TCU_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_TCU_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_NOC_APB_CLK_MASK (0x10U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_NOC_APB_CLK_SHIFT (4U)
/*! FRC_ON_OFF_NOC_APB_CLK - ipc_clk LPCG bypass control for NOC APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_NOC_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_NOC_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_NOC_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_NOC_APB_CLK_MASK (0x20U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_NOC_APB_CLK_SHIFT (5U)
/*! FRC_ON_OFF_SEL_NOC_APB_CLK - ipc_clk LPCG bypass control select for NOC APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_NOC_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_NOC_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_NOC_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_AON_APB_CLK_MASK (0x100U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_AON_APB_CLK_SHIFT (8U)
/*! FRC_ON_OFF_AON_APB_CLK - ipc_clk LPCG bypass control for AON APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_AON_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_AON_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_AON_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_AON_APB_CLK_MASK (0x200U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_AON_APB_CLK_SHIFT (9U)
/*! FRC_ON_OFF_SEL_AON_APB_CLK - ipc_clk LPCG bypass control select for AON APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_AON_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_AON_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_AON_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_DCIF_APB_CLK_MASK (0x1000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_DCIF_APB_CLK_SHIFT (12U)
/*! FRC_ON_OFF_DCIF_APB_CLK - ipc_clk LPCG bypass control for DCIF APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_DCIF_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_DCIF_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_DCIF_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_DCIF_APB_CLK_MASK (0x2000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_DCIF_APB_CLK_SHIFT (13U)
/*! FRC_ON_OFF_SEL_DCIF_APB_CLK - ipc_clk LPCG bypass control select for DCIF APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_DCIF_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_DCIF_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_DCIF_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_PXP_APB_CLK_MASK (0x10000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_PXP_APB_CLK_SHIFT (16U)
/*! FRC_ON_OFF_PXP_APB_CLK - ipc_clk LPCG bypass control for PXP APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_PXP_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_PXP_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_PXP_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_PXP_APB_CLK_MASK (0x20000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_PXP_APB_CLK_SHIFT (17U)
/*! FRC_ON_OFF_SEL_PXP_APB_CLK - ipc_clk LPCG bypass control select for PXP APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_PXP_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_PXP_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_1_FRC_ON_OFF_SEL_PXP_APB_CLK_MASK)
/*! @} */

/*! @name DISP_LPCG_CTRL_2 - Displaymix lpcg control register */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_NOC_AXI_CLK_MASK (0x1U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_NOC_AXI_CLK_SHIFT (0U)
/*! FRC_ON_OFF_NOC_AXI_CLK - ipc_clk LPCG bypass control for NOC AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_NOC_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_NOC_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_NOC_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_NOC_AXI_CLK_MASK (0x2U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_NOC_AXI_CLK_SHIFT (1U)
/*! FRC_ON_OFF_SEL_NOC_AXI_CLK - ipc_clk LPCG bypass control select for NOC AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_NOC_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_NOC_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_NOC_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SSI_AXI_CLK_MASK (0x10U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SSI_AXI_CLK_SHIFT (4U)
/*! FRC_ON_OFF_SSI_AXI_CLK - ipc_clk LPCG bypass control for SSI AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SSI_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SSI_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SSI_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_SSI_AXI_CLK_MASK (0x20U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_SSI_AXI_CLK_SHIFT (5U)
/*! FRC_ON_OFF_SEL_SSI_AXI_CLK - ipc_clk LPCG bypass control select for SSI AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_SSI_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_SSI_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_SSI_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_AON_AXI_CLK_MASK (0x100U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_AON_AXI_CLK_SHIFT (8U)
/*! FRC_ON_OFF_AON_AXI_CLK - ipc_clk LPCG bypass control for AON AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_AON_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_AON_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_AON_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_AON_AXI_CLK_MASK (0x200U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_AON_AXI_CLK_SHIFT (9U)
/*! FRC_ON_OFF_SEL_AON_AXI_CLK - ipc_clk LPCG bypass control select for AON AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_AON_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_AON_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_AON_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_DCIF_AXI_CLK_MASK (0x1000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_DCIF_AXI_CLK_SHIFT (12U)
/*! FRC_ON_OFF_DCIF_AXI_CLK - ipc_clk LPCG bypass control for DCIF AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_DCIF_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_DCIF_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_DCIF_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_DCIF_AXI_CLK_MASK (0x2000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_DCIF_AXI_CLK_SHIFT (13U)
/*! FRC_ON_OFF_SEL_DCIF_AXI_CLK - ipc_clk LPCG bypass control select for DCIF AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_DCIF_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_DCIF_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_DCIF_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_PXP_AXI_CLK_MASK (0x10000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_PXP_AXI_CLK_SHIFT (16U)
/*! FRC_ON_OFF_PXP_AXI_CLK - ipc_clk LPCG bypass control for PXP AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_PXP_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_PXP_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_PXP_AXI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_PXP_AXI_CLK_MASK (0x20000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_PXP_AXI_CLK_SHIFT (17U)
/*! FRC_ON_OFF_SEL_PXP_AXI_CLK - ipc_clk LPCG bypass control select for PXP AXI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_PXP_AXI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_PXP_AXI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_2_FRC_ON_OFF_SEL_PXP_AXI_CLK_MASK)
/*! @} */

/*! @name DISP_LPCG_CTRL_3 - Displaymix lpcg control register */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_DISP_PXL_CLK_MASK (0x1U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_DISP_PXL_CLK_SHIFT (0U)
/*! FRC_ON_OFF_DISP_PXL_CLK - ipc_clk LPCG bypass control for DisplayMix pixel clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_DISP_PXL_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_DISP_PXL_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_DISP_PXL_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_DISP_PXL_CLK_MASK (0x2U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_DISP_PXL_CLK_SHIFT (1U)
/*! FRC_ON_OFF_SEL_DISP_PXL_CLK - ipc_clk LPCG bypass control select for DisplayMix pixel clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_DISP_PXL_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_DISP_PXL_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_DISP_PXL_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_24MHZ_CLK_MASK (0x10U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_24MHZ_CLK_SHIFT (4U)
/*! FRC_ON_OFF_24MHZ_CLK - ipc_clk LPCG bypass control for 24MHz clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_24MHZ_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_24MHZ_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_24MHZ_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_24MHZ_CLK_MASK (0x20U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_24MHZ_CLK_SHIFT (5U)
/*! FRC_ON_OFF_SEL_24MHZ_CLK - ipc_clk LPCG bypass control select for 24MHz clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_24MHZ_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_24MHZ_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_24MHZ_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV1_CLK_MASK (0x100U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV1_CLK_SHIFT (8U)
/*! FRC_ON_OFF_SERIAL_DIV1_CLK - ipc_clk LPCG bypass control for serial div1 clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV1_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV1_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV1_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV1_CLK_MASK (0x200U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV1_CLK_SHIFT (9U)
/*! FRC_ON_OFF_SEL_SERIAL_DIV1_CLK - ipc_clk LPCG bypass control select for serial div1 clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV1_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV1_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV1_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_TRDC_MGR_APB_CLK_MASK (0x1000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_TRDC_MGR_APB_CLK_SHIFT (12U)
/*! FRC_ON_OFF_TRDC_MGR_APB_CLK - ipc_clk LPCG bypass control for trdc_mgr APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_TRDC_MGR_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_TRDC_MGR_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_TRDC_MGR_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_TRDC_MGR_APB_CLK_MASK (0x2000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_TRDC_MGR_APB_CLK_SHIFT (13U)
/*! FRC_ON_OFF_SEL_TRDC_MGR_APB_CLK - ipc_clk LPCG bypass control select for trdc_mgr APB clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_TRDC_MGR_APB_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_TRDC_MGR_APB_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_TRDC_MGR_APB_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV7_CLK_MASK (0x10000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV7_CLK_SHIFT (16U)
/*! FRC_ON_OFF_SERIAL_DIV7_CLK - ipc_clk LPCG bypass control for serial div7 clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV7_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV7_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SERIAL_DIV7_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV7_CLK_MASK (0x20000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV7_CLK_SHIFT (17U)
/*! FRC_ON_OFF_SEL_SERIAL_DIV7_CLK - ipc_clk LPCG bypass control select for serial div7 clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV7_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV7_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_SERIAL_DIV7_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_PLL_AI_CLK_MASK (0x100000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_PLL_AI_CLK_SHIFT (20U)
/*! FRC_ON_OFF_PLL_AI_CLK - ipc_clk LPCG bypass control for PLL AI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_PLL_AI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_PLL_AI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_PLL_AI_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_PLL_AI_CLK_MASK (0x200000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_PLL_AI_CLK_SHIFT (21U)
/*! FRC_ON_OFF_SEL_PLL_AI_CLK - ipc_clk LPCG bypass control select for PLL AI clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_PLL_AI_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_PLL_AI_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_3_FRC_ON_OFF_SEL_PLL_AI_CLK_MASK)
/*! @} */

/*! @name DISP_LPCG_CTRL_4 - Displaymix lpcg control register */
/*! @{ */

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_IJTAG_CLK_MASK (0x1U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_IJTAG_CLK_SHIFT (0U)
/*! FRC_ON_OFF_IJTAG_CLK - ipc_clk LPCG bypass control for ijtag tck clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_IJTAG_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_IJTAG_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_IJTAG_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_IJTAG_CLK_MASK (0x2U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_IJTAG_CLK_SHIFT (1U)
/*! FRC_ON_OFF_SEL_IJTAG_CLK - ipc_clk LPCG bypass control select for ijtag tck clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_IJTAG_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_IJTAG_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_IJTAG_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_TP_CLK_MASK (0x10U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_TP_CLK_SHIFT (4U)
/*! FRC_ON_OFF_DFT_TP_CLK - ipc_clk LPCG bypass control for dft tp clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_TP_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_TP_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_TP_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_TP_CLK_MASK (0x20U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_TP_CLK_SHIFT (5U)
/*! FRC_ON_OFF_SEL_DFT_TP_CLK - ipc_clk LPCG bypass control select for dft tp clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_TP_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_TP_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_TP_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_SCAN_CLK_MASK (0x100U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_SCAN_CLK_SHIFT (8U)
/*! FRC_ON_OFF_DFT_SSI_SCAN_CLK - ipc_clk LPCG bypass control for ssi scan_clk clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_SCAN_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_SCAN_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_SCAN_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_SCAN_CLK_MASK (0x200U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_SCAN_CLK_SHIFT (9U)
/*! FRC_ON_OFF_SEL_DFT_SSI_SCAN_CLK - ipc_clk LPCG bypass control select for ssi scan_clk clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_SCAN_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_SCAN_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_SCAN_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_REV_CLK_MASK (0x1000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_REV_CLK_SHIFT (12U)
/*! FRC_ON_OFF_DFT_SSI_REV_CLK - ipc_clk LPCG bypass control for ssi scan_clk clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_REV_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_REV_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_DFT_SSI_REV_CLK_MASK)

#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_REV_CLK_MASK (0x2000U)
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_REV_CLK_SHIFT (13U)
/*! FRC_ON_OFF_SEL_DFT_SSI_REV_CLK - ipc_clk LPCG bypass control select for ssi scan_clk clock. */
#define DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_REV_CLK(x) (((uint32_t)(((uint32_t)(x)) << DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_REV_CLK_SHIFT)) & DISPLAY_BLK_CTRL_DISPLAYMIX_DISP_LPCG_CTRL_4_FRC_ON_OFF_SEL_DFT_SSI_REV_CLK_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group DISPLAY_BLK_CTRL_DISPLAYMIX_Register_Masks */


/*!
 * @}
 */ /* end of group DISPLAY_BLK_CTRL_DISPLAYMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* DISPLAY_BLK_CTRL_DISPLAYMIX_H_ */

