#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: GGB
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Nov  3 23:40:54 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 278)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 281)] Identifier gpio_i is not declared
E: Verilog-4039: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 284)] Identifier gpio_i is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/ipcore/pll/pll.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov  3 23:40:56 2023
Action compile: Peak memory pool usage is 128 MB
