var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_2',['OB',['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'stm32f072xb.h']]],
  ['ob_5fbase_3',['OB_BASE',['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'stm32f072xb.h']]],
  ['ob_5fboot1_5freset_4',['OB_BOOT1_RESET',['../group___f_l_a_s_h_ex___o_b___b_o_o_t1.html#gafe362a7cea11cf64fa8a9de83b4c58fd',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fboot1_5fset_5',['OB_BOOT1_SET',['../group___f_l_a_s_h_ex___o_b___b_o_o_t1.html#gac7e604e3f2f7fb9513e54217bc5f2cdc',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_6',['OB_BOOT_ENTRY_FORCED_FLASH',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_7',['OB_BOOT_ENTRY_FORCED_NONE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fdata_5faddress_5fdata0_8',['OB_DATA_ADDRESS_DATA0',['../group___f_l_a_s_h_ex___o_b___data___address.html#gab29881e9575bfff3504b84afa20cafbe',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fdata_5faddress_5fdata1_9',['OB_DATA_ADDRESS_DATA1',['../group___f_l_a_s_h_ex___o_b___data___address.html#ga33cb1b378fd742c722f5bdce21c65b0e',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_10',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___o_b___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_11',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___o_b___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_12',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_13',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_14',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_15',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_16',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_17',['OB_RDP_LEVEL_0',['../group___f_l_a_s_h_ex___o_b___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f1_18',['OB_RDP_LEVEL_1',['../group___f_l_a_s_h_ex___o_b___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_19',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5frdp_5fnrdp_20',['OB_RDP_nRDP',['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'stm32f072xb.h']]],
  ['ob_5frdp_5fnrdp_5fmsk_21',['OB_RDP_nRDP_Msk',['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'stm32f072xb.h']]],
  ['ob_5frdp_5fnrdp_5fpos_22',['OB_RDP_nRDP_Pos',['../group___peripheral___registers___bits___definition.html#ga412eca338517af1921a5c82298fb208d',1,'stm32f072xb.h']]],
  ['ob_5frdp_5frdp_23',['OB_RDP_RDP',['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'stm32f072xb.h']]],
  ['ob_5frdp_5frdp_5fmsk_24',['OB_RDP_RDP_Msk',['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'stm32f072xb.h']]],
  ['ob_5frdp_5frdp_5fpos_25',['OB_RDP_RDP_Pos',['../group___peripheral___registers___bits___definition.html#gad978e9ed7356ee616d46422921df7fe1',1,'stm32f072xb.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_26',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_27',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fsram_5fparity_5freset_28',['OB_SRAM_PARITY_RESET',['../group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html#gab408447c5e7a9bd087e9346cc3b3021b',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fsram_5fparity_5fset_29',['OB_SRAM_PARITY_SET',['../group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html#gab108dcd65836f802216f11c238450cd6',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_30',['OB_STDBY_NO_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_31',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_32',['OB_STOP_NO_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_33',['OB_STOP_RST',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5ftypedef_34',['OB_TypeDef',['../struct_o_b___type_def.html',1,'']]],
  ['ob_5fuser_5fnuser_35',['OB_USER_nUSER',['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fnuser_5fmsk_36',['OB_USER_nUSER_Msk',['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fnuser_5fpos_37',['OB_USER_nUSER_Pos',['../group___peripheral___registers___bits___definition.html#gaf56590f1b9152fff97fb948aa90c0d14',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fuser_38',['OB_USER_USER',['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fuser_5fmsk_39',['OB_USER_USER_Msk',['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fuser_5fpos_40',['OB_USER_USER_Pos',['../group___peripheral___registers___bits___definition.html#gab1d858c5a349aab3db21f3f2a2d090af',1,'stm32f072xb.h']]],
  ['ob_5fvdda_5fanalog_5foff_41',['OB_VDDA_ANALOG_OFF',['../group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html#ga7c18e60ba77007074e6ac9b151a01b5e',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fvdda_5fanalog_5fon_42',['OB_VDDA_ANALOG_ON',['../group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html#ga4761fde7c57b2b54ca9801daeb50c323',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fwdg_5fhw_43',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_44',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrp0_5fnwrp0_45',['OB_WRP0_nWRP0',['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fnwrp0_5fmsk_46',['OB_WRP0_nWRP0_Msk',['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fnwrp0_5fpos_47',['OB_WRP0_nWRP0_Pos',['../group___peripheral___registers___bits___definition.html#ga4d22574f9ff1cad794d475879d8b70d1',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fwrp0_48',['OB_WRP0_WRP0',['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fwrp0_5fmsk_49',['OB_WRP0_WRP0_Msk',['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fwrp0_5fpos_50',['OB_WRP0_WRP0_Pos',['../group___peripheral___registers___bits___definition.html#ga7d4bf85e9c03a497c2e02994b8feaac0',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fnwrp1_51',['OB_WRP1_nWRP1',['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fnwrp1_5fmsk_52',['OB_WRP1_nWRP1_Msk',['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fnwrp1_5fpos_53',['OB_WRP1_nWRP1_Pos',['../group___peripheral___registers___bits___definition.html#ga76a3497513e28c294dc794ba6638d17b',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fwrp1_54',['OB_WRP1_WRP1',['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fwrp1_5fmsk_55',['OB_WRP1_WRP1_Msk',['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fwrp1_5fpos_56',['OB_WRP1_WRP1_Pos',['../group___peripheral___registers___bits___definition.html#ga2554ec5cca3a5e2e610ac0b586af0a48',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fnwrp2_57',['OB_WRP2_nWRP2',['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fnwrp2_5fmsk_58',['OB_WRP2_nWRP2_Msk',['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fnwrp2_5fpos_59',['OB_WRP2_nWRP2_Pos',['../group___peripheral___registers___bits___definition.html#ga98d5c04eaa0317bf879c9cc9d0db813c',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fwrp2_60',['OB_WRP2_WRP2',['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fwrp2_5fmsk_61',['OB_WRP2_WRP2_Msk',['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fwrp2_5fpos_62',['OB_WRP2_WRP2_Pos',['../group___peripheral___registers___bits___definition.html#ga116448d76a12886f2715af25fc1385d7',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fnwrp3_63',['OB_WRP3_nWRP3',['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fnwrp3_5fmsk_64',['OB_WRP3_nWRP3_Msk',['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fnwrp3_5fpos_65',['OB_WRP3_nWRP3_Pos',['../group___peripheral___registers___bits___definition.html#ga3767c50defa762315a6bd4a8795a7b2d',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fwrp3_66',['OB_WRP3_WRP3',['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fwrp3_5fmsk_67',['OB_WRP3_WRP3_Msk',['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fwrp3_5fpos_68',['OB_WRP3_WRP3_Pos',['../group___peripheral___registers___bits___definition.html#ga418cc8f1680840a4cd7fd81a1a7131f2',1,'stm32f072xb.h']]],
  ['ob_5fwrpstate_5fdisable_69',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___o_b___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f0xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_70',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___o_b___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f0xx_hal_flash_ex.h']]],
  ['obex_5fbootconfig_71',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_72',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['obr_73',['OBR',['../struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38',1,'FLASH_TypeDef']]],
  ['ocfastmode_74',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_75',['OCIdleState',['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState()'],['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState()']]],
  ['ocmode_76',['OCMode',['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode()'],['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode()']]],
  ['ocnidlestate_77',['OCNIdleState',['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_78',['OCNPolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_79',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['oden_5fbitnumber_80',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_81',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber_82',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['offstateidlemode_83',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_84',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['opamp_5finvertinginput_5fvinm_85',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_86',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_87',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_88',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_89',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_90',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_91',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_92',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_93',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_94',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_95',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_96',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_97',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_98',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_99',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_100',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['option_20byte_20boot1_101',['Option Byte BOOT1',['../group___f_l_a_s_h_ex___o_b___b_o_o_t1.html',1,'']]],
  ['option_20byte_20constants_102',['Option Byte Constants',['../group___f_l_a_s_h_ex___option_byte___constants.html',1,'']]],
  ['option_20byte_20data_20address_103',['Option Byte Data Address',['../group___f_l_a_s_h_ex___o_b___data___address.html',1,'']]],
  ['option_20byte_20iwatchdog_104',['Option Byte IWatchdog',['../group___f_l_a_s_h_ex___o_b___i_watchdog.html',1,'']]],
  ['option_20byte_20nrst_20stdby_105',['Option Byte nRST STDBY',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html',1,'']]],
  ['option_20byte_20nrst_20stop_106',['Option Byte nRST STOP',['../group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20byte_20read_20protection_107',['Option Byte Read Protection',['../group___f_l_a_s_h_ex___o_b___read___protection.html',1,'']]],
  ['option_20byte_20sram_20parity_20check_20enable_108',['Option Byte SRAM Parity Check Enable',['../group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html',1,'']]],
  ['option_20byte_20vdda_20analog_20monitoring_109',['Option Byte VDDA Analog Monitoring',['../group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html',1,'']]],
  ['option_20byte_20wrp_20state_110',['Option Byte WRP State',['../group___f_l_a_s_h_ex___o_b___w_r_p___state.html',1,'']]],
  ['option_20bytes_20type_111',['Option Bytes Type',['../group___f_l_a_s_h_ex___o_b___type.html',1,'']]],
  ['optionbyte_5fdata_112',['OPTIONBYTE_DATA',['../group___f_l_a_s_h_ex___o_b___type.html#gad0c29c84acfb46de1708a670529175a5',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_113',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_114',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_115',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f0xx_hal_flash_ex.h']]],
  ['optiontype_116',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_117',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or_118',['OR',['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef']]],
  ['orderedcpy_119',['orderedCpy',['../mpu__armv7_8h.html#a71ca7368cfeccb262823726de9985aa2',1,'orderedCpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv7.h'],['../mpu__armv8_8h.html#a71ca7368cfeccb262823726de9985aa2',1,'orderedCpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len):&#160;mpu_armv8.h']]],
  ['oscillator_20type_120',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_121',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_122',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otyper_123',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['output_5fod_124',['OUTPUT_OD',['../group___g_p_i_o___private___constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32f0xx_hal_gpio.h']]],
  ['output_5fpp_125',['OUTPUT_PP',['../group___g_p_i_o___private___constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32f0xx_hal_gpio.h']]],
  ['output_5ftype_126',['OUTPUT_TYPE',['../group___g_p_i_o___private___constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32f0xx_hal_gpio.h']]],
  ['output_5ftype_5fpos_127',['OUTPUT_TYPE_Pos',['../group___g_p_i_o___private___constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32f0xx_hal_gpio.h']]],
  ['ovr_5fdata_5foverwritten_128',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_129',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_130',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['ownaddress1_131',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_132',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_133',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef']]]
];
