`timescale 1ns / 1ps

module alu_16bit_tb;
    reg [15:0] A, B;
    reg [3:0] ALU_Sel;
    wire [15:0] ALU_Result;
    wire CarryOut;
    
    alu_16bit uut (
        .A(A), 
        .B(B), 
        .ALU_Sel(ALU_Sel),
        .ALU_Result(ALU_Result),
        .CarryOut(CarryOut)
    );
    
    initial begin
        $monitor("Time=%0t, A=%d, B=%d, ALU_Sel=%b, ALU_Result=%d, CarryOut=%b", 
                  $time, A, B, ALU_Sel, ALU_Result, CarryOut);
      
        // Test Case 1: Addition
        A = 16'd10; B = 16'd5; ALU_Sel = 4'b0000; #10;  
        
        // Test Case 2: Subtraction
        A = 16'd15; B = 16'd20; ALU_Sel = 4'b0001; #10;  
        
        // Test Case 3: AND Operation
        A = 16'hFF00; B = 16'h00FF; ALU_Sel = 4'b0010; #10;  
        
        // Test Case 4: Left Shift
        A = 16'd4; ALU_Sel = 4'b0110; #10;  
        
        $finish;
    end
endmodule
