{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514958848001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514958848001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 13:54:07 2018 " "Processing started: Wed Jan 03 13:54:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514958848001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514958848001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off obstacle -c obstacle " "Command: quartus_map --read_settings_files=on --write_settings_files=off obstacle -c obstacle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514958848001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1514958848279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "obstacle.v(33) " "Verilog HDL information at obstacle.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514958848330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacle.v 2 2 " "Found 2 design units, including 2 entities, in source file obstacle.v" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514958848331 ""} { "Info" "ISGN_ENTITY_NAME" "2 testtimer " "Found entity 2: testtimer" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514958848331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514958848331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "obstacle " "Elaborating entity \"obstacle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514958848359 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reset obstacle.v(12) " "Verilog HDL Always Construct warning at obstacle.v(12): variable \"Reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514958848386 "|obstacle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay obstacle.v(15) " "Verilog HDL Always Construct warning at obstacle.v(15): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514958848387 "|obstacle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay obstacle.v(17) " "Verilog HDL Always Construct warning at obstacle.v(17): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514958848387 "|obstacle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay obstacle.v(19) " "Verilog HDL Always Construct warning at obstacle.v(19): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514958848387 "|obstacle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "obstacle obstacle.v(10) " "Verilog HDL Always Construct warning at obstacle.v(10): inferring latch(es) for variable \"obstacle\", which holds its previous value in one or more paths through the always construct" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514958848387 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[0\] obstacle.v(14) " "Inferred latch for \"obstacle\[0\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848388 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[1\] obstacle.v(14) " "Inferred latch for \"obstacle\[1\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848388 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[2\] obstacle.v(14) " "Inferred latch for \"obstacle\[2\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848388 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[3\] obstacle.v(14) " "Inferred latch for \"obstacle\[3\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848388 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[4\] obstacle.v(14) " "Inferred latch for \"obstacle\[4\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848389 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[5\] obstacle.v(14) " "Inferred latch for \"obstacle\[5\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848389 "|obstacle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obstacle\[6\] obstacle.v(14) " "Inferred latch for \"obstacle\[6\]\" at obstacle.v(14)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514958848389 "|obstacle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testtimer testtimer:t1 " "Elaborating entity \"testtimer\" for hierarchy \"testtimer:t1\"" {  } { { "obstacle.v" "t1" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514958848487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 obstacle.v(42) " "Verilog HDL assignment warning at obstacle.v(42): truncated value with size 32 to match size of target (28)" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514958848487 "|obstacle|testtimer:t1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "obstacle\[1\]\$latch " "Latch obstacle\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Player\[0\] " "Ports D and ENA on the latch are fed by the same signal Player\[0\]" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514958849171 ""}  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514958849171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "obstacle\[3\]\$latch " "Latch obstacle\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Player\[2\] " "Ports D and ENA on the latch are fed by the same signal Player\[2\]" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514958849172 ""}  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514958849172 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "obstacle\[0\] GND " "Pin \"obstacle\[0\]\" is stuck at GND" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514958849190 "|obstacle|obstacle[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "obstacle\[2\] GND " "Pin \"obstacle\[2\]\" is stuck at GND" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514958849190 "|obstacle|obstacle[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "obstacle\[4\] GND " "Pin \"obstacle\[4\]\" is stuck at GND" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514958849190 "|obstacle|obstacle[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "obstacle\[6\] GND " "Pin \"obstacle\[6\]\" is stuck at GND" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514958849190 "|obstacle|obstacle[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514958849190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514958849328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hafizuddin/Desktop/dsd had/project/output_files/obstacle.map.smsg " "Generated suppressed messages file C:/Users/hafizuddin/Desktop/dsd had/project/output_files/obstacle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514958849604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514958849751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514958849751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player\[1\] " "No output dependent on input pin \"Player\[1\]\"" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514958849854 "|obstacle|Player[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player\[3\] " "No output dependent on input pin \"Player\[3\]\"" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514958849854 "|obstacle|Player[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player\[5\] " "No output dependent on input pin \"Player\[5\]\"" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514958849854 "|obstacle|Player[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player\[6\] " "No output dependent on input pin \"Player\[6\]\"" {  } { { "obstacle.v" "" { Text "C:/Users/hafizuddin/Desktop/dsd had/project/obstacle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514958849854 "|obstacle|Player[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1514958849854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514958849855 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514958849855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514958849855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514958849855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514958849903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 13:54:09 2018 " "Processing ended: Wed Jan 03 13:54:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514958849903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514958849903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514958849903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514958849903 ""}
