Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit width_trans
    Number of input ports   : 2
    Number of output ports  : 1
    Number of bidir ports   : 0
    Number of instances     : 6
    Number of nets          : 8

No design errors found in circuit width_trans

WriteBLIF ended normally.
