Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov 17 11:54:49 2025
| Host         : AUDPBSLAPPY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_unit_timing_summary_routed.rpt -pb mac_unit_timing_summary_routed.pb -rpx mac_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : mac_unit
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            mac_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.764ns  (logic 4.560ns (42.367%)  route 6.203ns (57.633%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    P21                  IBUF (Prop_ibuf_I_O)         0.825     0.825 f  a_IBUF[7]_inst/O
                         net (fo=13, routed)          1.993     2.818    a_IBUF[7]
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.053     2.871 r  mac_out_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.679     3.549    mac_out_OBUF[15]_inst_i_29_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.053     3.602 r  mac_out_OBUF[15]_inst_i_19/O
                         net (fo=2, routed)           0.558     4.160    mac_out_OBUF[15]_inst_i_19_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.065     4.225 r  mac_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.551     4.777    mac_out_OBUF[15]_inst_i_9_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.168     4.945 r  mac_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.945    mac_out_OBUF[15]_inst_i_13_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     5.216 r  mac_out_OBUF[15]_inst_i_2/O[1]
                         net (fo=2, routed)           0.663     5.879    product[13]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.155     6.034 r  mac_out_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.034    mac_out_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     6.413 r  mac_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           1.760     8.173    mac_out_OBUF[15]
    K26                  OBUF (Prop_obuf_I_O)         2.591    10.764 r  mac_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.764    mac_out[15]
    K26                                                               r  mac_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            mac_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.706ns  (logic 4.511ns (42.132%)  route 6.195ns (57.868%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    P21                  IBUF (Prop_ibuf_I_O)         0.825     0.825 f  a_IBUF[7]_inst/O
                         net (fo=13, routed)          1.993     2.818    a_IBUF[7]
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.053     2.871 r  mac_out_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.679     3.549    mac_out_OBUF[15]_inst_i_29_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.053     3.602 r  mac_out_OBUF[15]_inst_i_19/O
                         net (fo=2, routed)           0.558     4.160    mac_out_OBUF[15]_inst_i_19_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.065     4.225 r  mac_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.551     4.777    mac_out_OBUF[15]_inst_i_9_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.168     4.945 r  mac_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.945    mac_out_OBUF[15]_inst_i_13_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     5.216 r  mac_out_OBUF[15]_inst_i_2/O[1]
                         net (fo=2, routed)           0.663     5.879    product[13]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.155     6.034 r  mac_out_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.034    mac_out_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     6.379 r  mac_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           1.752     8.130    mac_out_OBUF[14]
    R26                  OBUF (Prop_obuf_I_O)         2.575    10.706 r  mac_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.706    mac_out[14]
    R26                                                               r  mac_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            mac_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.468ns  (logic 4.305ns (41.124%)  route 6.163ns (58.876%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    P21                  IBUF (Prop_ibuf_I_O)         0.825     0.825 f  a_IBUF[7]_inst/O
                         net (fo=13, routed)          1.993     2.818    a_IBUF[7]
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.053     2.871 r  mac_out_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.679     3.549    mac_out_OBUF[15]_inst_i_29_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.053     3.602 r  mac_out_OBUF[15]_inst_i_19/O
                         net (fo=2, routed)           0.558     4.160    mac_out_OBUF[15]_inst_i_19_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.065     4.225 r  mac_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.551     4.777    mac_out_OBUF[15]_inst_i_9_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.168     4.945 r  mac_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.945    mac_out_OBUF[15]_inst_i_13_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     5.216 r  mac_out_OBUF[15]_inst_i_2/O[1]
                         net (fo=2, routed)           0.663     5.879    product[13]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.155     6.034 r  mac_out_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.034    mac_out_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     6.167 r  mac_out_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           1.720     7.886    mac_out_OBUF[13]
    P26                  OBUF (Prop_obuf_I_O)         2.582    10.468 r  mac_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.468    mac_out[13]
    P26                                                               r  mac_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            mac_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.176ns  (logic 4.883ns (47.988%)  route 5.293ns (52.012%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=3 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 f  b_IBUF[3]_inst/O
                         net (fo=19, routed)          1.422     2.267    b_IBUF[3]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.068     2.335 r  mac_out_OBUF[11]_inst_i_45/O
                         net (fo=3, routed)           0.684     3.019    mac_out_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.172     3.191 r  mac_out_OBUF[7]_inst_i_18/O
                         net (fo=2, routed)           0.440     3.631    mac_out_OBUF[7]_inst_i_18_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.067     3.698 r  mac_out_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.610     4.308    mac_out_OBUF[7]_inst_i_8_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.168     4.476 r  mac_out_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.000     4.476    mac_out_OBUF[7]_inst_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     4.695 r  mac_out_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     4.703    mac_out_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     4.838 r  mac_out_OBUF[11]_inst_i_2/O[0]
                         net (fo=2, routed)           0.419     5.257    product[8]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.153     5.410 r  mac_out_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.410    mac_out_OBUF[11]_inst_i_6_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.723 r  mac_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    mac_out_OBUF[11]_inst_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     5.862 r  mac_out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           1.710     7.572    mac_out_OBUF[12]
    M25                  OBUF (Prop_obuf_I_O)         2.604    10.176 r  mac_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.176    mac_out[12]
    M25                                                               r  mac_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            mac_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.008ns  (logic 4.718ns (47.141%)  route 5.290ns (52.859%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 f  b_IBUF[3]_inst/O
                         net (fo=19, routed)          1.422     2.267    b_IBUF[3]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.068     2.335 r  mac_out_OBUF[11]_inst_i_45/O
                         net (fo=3, routed)           0.684     3.019    mac_out_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.172     3.191 r  mac_out_OBUF[7]_inst_i_18/O
                         net (fo=2, routed)           0.440     3.631    mac_out_OBUF[7]_inst_i_18_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.067     3.698 r  mac_out_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.610     4.308    mac_out_OBUF[7]_inst_i_8_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.168     4.476 r  mac_out_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.000     4.476    mac_out_OBUF[7]_inst_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     4.695 r  mac_out_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     4.703    mac_out_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     4.838 r  mac_out_OBUF[11]_inst_i_2/O[0]
                         net (fo=2, routed)           0.419     5.257    product[8]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.153     5.410 r  mac_out_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.410    mac_out_OBUF[11]_inst_i_6_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     5.733 r  mac_out_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           1.708     7.440    mac_out_OBUF[10]
    P24                  OBUF (Prop_obuf_I_O)         2.567    10.008 r  mac_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.008    mac_out[10]
    P24                                                               r  mac_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            mac_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.966ns  (logic 4.771ns (47.873%)  route 5.195ns (52.127%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 f  b_IBUF[3]_inst/O
                         net (fo=19, routed)          1.422     2.267    b_IBUF[3]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.068     2.335 r  mac_out_OBUF[11]_inst_i_45/O
                         net (fo=3, routed)           0.684     3.019    mac_out_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.172     3.191 r  mac_out_OBUF[7]_inst_i_18/O
                         net (fo=2, routed)           0.440     3.631    mac_out_OBUF[7]_inst_i_18_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.067     3.698 r  mac_out_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.610     4.308    mac_out_OBUF[7]_inst_i_8_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.168     4.476 r  mac_out_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.000     4.476    mac_out_OBUF[7]_inst_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     4.695 r  mac_out_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.008     4.703    mac_out_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     4.838 r  mac_out_OBUF[11]_inst_i_2/O[0]
                         net (fo=2, routed)           0.419     5.257    product[8]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.153     5.410 r  mac_out_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.410    mac_out_OBUF[11]_inst_i_6_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     5.767 r  mac_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           1.613     7.380    mac_out_OBUF[11]
    L25                  OBUF (Prop_obuf_I_O)         2.587     9.966 r  mac_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.966    mac_out[11]
    L25                                                               r  mac_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            mac_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.884ns  (logic 4.695ns (47.498%)  route 5.189ns (52.502%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 f  b_IBUF[3]_inst/O
                         net (fo=19, routed)          1.422     2.267    b_IBUF[3]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.068     2.335 r  mac_out_OBUF[11]_inst_i_45/O
                         net (fo=3, routed)           0.684     3.019    mac_out_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.172     3.191 r  mac_out_OBUF[7]_inst_i_18/O
                         net (fo=2, routed)           0.440     3.631    mac_out_OBUF[7]_inst_i_18_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.067     3.698 r  mac_out_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.610     4.308    mac_out_OBUF[7]_inst_i_8_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.168     4.476 r  mac_out_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.000     4.476    mac_out_OBUF[7]_inst_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.208     4.684 r  mac_out_OBUF[7]_inst_i_2/O[3]
                         net (fo=2, routed)           0.419     5.103    product[7]
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.142     5.245 r  mac_out_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.245    mac_out_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     5.478 r  mac_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.008     5.485    mac_out_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.698 r  mac_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           1.607     7.306    mac_out_OBUF[9]
    N24                  OBUF (Prop_obuf_I_O)         2.578     9.884 r  mac_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.884    mac_out[9]
    N24                                                               r  mac_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            mac_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.634ns (47.056%)  route 5.214ns (52.944%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=3 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 f  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    N23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 f  b_IBUF[3]_inst/O
                         net (fo=19, routed)          1.422     2.267    b_IBUF[3]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.068     2.335 r  mac_out_OBUF[11]_inst_i_45/O
                         net (fo=3, routed)           0.684     3.019    mac_out_OBUF[11]_inst_i_45_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.172     3.191 r  mac_out_OBUF[7]_inst_i_18/O
                         net (fo=2, routed)           0.440     3.631    mac_out_OBUF[7]_inst_i_18_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.067     3.698 r  mac_out_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.610     4.308    mac_out_OBUF[7]_inst_i_8_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.168     4.476 r  mac_out_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.000     4.476    mac_out_OBUF[7]_inst_i_12_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.208     4.684 r  mac_out_OBUF[7]_inst_i_2/O[3]
                         net (fo=2, routed)           0.419     5.103    product[7]
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.142     5.245 r  mac_out_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.245    mac_out_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     5.478 r  mac_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.008     5.485    mac_out_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     5.624 r  mac_out_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           1.632     7.256    mac_out_OBUF[8]
    N26                  OBUF (Prop_obuf_I_O)         2.592     9.848 r  mac_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.848    mac_out[8]
    N26                                                               r  mac_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            mac_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.609ns  (logic 4.292ns (44.666%)  route 5.317ns (55.334%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.826     0.826 f  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.504     2.330    a_IBUF[1]
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.053     2.383 r  mac_out_OBUF[7]_inst_i_21/O
                         net (fo=2, routed)           0.444     2.827    mac_out_OBUF[7]_inst_i_21_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.880 r  mac_out_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.556     3.437    mac_out_OBUF[7]_inst_i_19_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.053     3.490 r  mac_out_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.504     3.994    mac_out_OBUF[7]_inst_i_9_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.053     4.047 r  mac_out_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.047    mac_out_OBUF[7]_inst_i_13_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134     4.181 r  mac_out_OBUF[7]_inst_i_2/O[1]
                         net (fo=2, routed)           0.690     4.872    product[5]
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.155     5.027 r  mac_out_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.027    mac_out_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     5.406 r  mac_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           1.618     7.023    mac_out_OBUF[7]
    M26                  OBUF (Prop_obuf_I_O)         2.585     9.609 r  mac_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.609    mac_out[7]
    M26                                                               r  mac_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            mac_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.552ns  (logic 4.243ns (44.422%)  route 5.309ns (55.578%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.826     0.826 f  a_IBUF[1]_inst/O
                         net (fo=19, routed)          1.504     2.330    a_IBUF[1]
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.053     2.383 r  mac_out_OBUF[7]_inst_i_21/O
                         net (fo=2, routed)           0.444     2.827    mac_out_OBUF[7]_inst_i_21_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.053     2.880 r  mac_out_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.556     3.437    mac_out_OBUF[7]_inst_i_19_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.053     3.490 r  mac_out_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           0.504     3.994    mac_out_OBUF[7]_inst_i_9_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.053     4.047 r  mac_out_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     4.047    mac_out_OBUF[7]_inst_i_13_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134     4.181 r  mac_out_OBUF[7]_inst_i_2/O[1]
                         net (fo=2, routed)           0.690     4.872    product[5]
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.155     5.027 r  mac_out_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.027    mac_out_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     5.372 r  mac_out_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.609     6.981    mac_out_OBUF[6]
    R25                  OBUF (Prop_obuf_I_O)         2.571     9.552 r  mac_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.552    mac_out[6]
    R25                                                               r  mac_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.526ns (65.579%)  route 0.801ns (34.421%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     0.559 r  mac_out_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.435     0.994    mac_out_OBUF[3]
    M20                  OBUF (Prop_obuf_I_O)         1.333     2.327 r  mac_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.327    mac_out[3]
    M20                                                               r  mac_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.534ns (65.679%)  route 0.802ns (34.321%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.533 r  mac_out_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.435     0.968    mac_out_OBUF[1]
    L24                  OBUF (Prop_obuf_I_O)         1.367     2.336 r  mac_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.336    mac_out[1]
    L24                                                               r  mac_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.524ns (64.270%)  route 0.847ns (35.730%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.535 r  mac_out_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.481     1.016    mac_out_OBUF[2]
    M24                  OBUF (Prop_obuf_I_O)         1.356     2.372 r  mac_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.372    mac_out[2]
    M24                                                               r  mac_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.569ns (65.067%)  route 0.842ns (34.933%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.569 r  mac_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mac_out_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.610 r  mac_out_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.476     1.086    mac_out_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         1.325     2.412 r  mac_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.412    mac_out[4]
    N19                                                               r  mac_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.609ns (65.540%)  route 0.846ns (34.460%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.569 r  mac_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mac_out_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     0.631 r  mac_out_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.479     1.111    mac_out_OBUF[5]
    P25                  OBUF (Prop_obuf_I_O)         1.344     2.455 r  mac_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.455    mac_out[5]
    P25                                                               r  mac_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.596ns (64.770%)  route 0.868ns (35.230%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.569 r  mac_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mac_out_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.622 r  mac_out_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.501     1.124    mac_out_OBUF[6]
    R25                  OBUF (Prop_obuf_I_O)         1.340     2.463 r  mac_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.463    mac_out[6]
    R25                                                               r  mac_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            mac_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.527ns (61.395%)  route 0.960ns (38.605%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          0.524     0.620    a_IBUF[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I1_O)        0.028     0.648 r  mac_out_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.648    mac_out_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.703 r  mac_out_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.437     1.140    mac_out_OBUF[0]
    P19                  OBUF (Prop_obuf_I_O)         1.348     2.488 r  mac_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.488    mac_out[0]
    P19                                                               r  mac_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.626ns (65.077%)  route 0.872ns (34.923%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.569 r  mac_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mac_out_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.594 r  mac_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.602    mac_out_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.643 r  mac_out_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           0.498     1.141    mac_out_OBUF[8]
    N26                  OBUF (Prop_obuf_I_O)         1.357     2.498 r  mac_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.498    mac_out[8]
    N26                                                               r  mac_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.634ns (65.229%)  route 0.871ns (34.771%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.569 r  mac_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mac_out_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066     0.635 r  mac_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.505     1.140    mac_out_OBUF[7]
    M26                  OBUF (Prop_obuf_I_O)         1.365     2.505 r  mac_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.505    mac_out[7]
    M26                                                               r  mac_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            mac_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.636ns (65.269%)  route 0.871ns (34.731%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  b_IBUF[0]_inst/O
                         net (fo=17, routed)          0.367     0.456    b_IBUF[0]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.028     0.484 r  mac_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.484    mac_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.569 r  mac_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mac_out_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.594 r  mac_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.602    mac_out_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     0.664 r  mac_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           0.496     1.161    mac_out_OBUF[9]
    N24                  OBUF (Prop_obuf_I_O)         1.346     2.507 r  mac_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.507    mac_out[9]
    N24                                                               r  mac_out[9] (OUT)
  -------------------------------------------------------------------    -------------------





