#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 30 21:42:38 2023
# Process ID: 22184
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17008 C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.xpr
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0
endgroup
connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk] [get_bd_pins axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn] [get_bd_pins axi_interconnect_0/M02_ARESETN]
set_property location {5 1683 170} [get_bd_cells Sen_Seg_Display_0]
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
endgroup
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs Sen_Seg_Display_0/S00_AXI/S00_AXI_reg] -force
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
validate_bd_design
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M02_ARESETN]
connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
endgroup
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs Sen_Seg_Display_0/S00_AXI/S00_AXI_reg] -force
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run swerv_soc_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {2009 40} [get_bd_ports o_led]
set_property location {2013 -402} [get_bd_ports dmi_reg_rdata_0]
set_property location {2015 -367} [get_bd_intf_ports ram]
set_property location {2010 -378} [get_bd_intf_ports ram]
set_property location {2007 -18} [get_bd_ports o_led]
open_run impl_1
