<stg><name>dateport_C1_conv</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="5">
<condition id="137">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="2" to="3">
<condition id="139">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="2">
<condition id="141">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="143">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="3">
<condition id="145">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="4" to="4">
<condition id="147">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="5" to="40">
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="230">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="6" to="7">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="7" to="8">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="8" to="9">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="9" to="10">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="10" to="11">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="11" to="12">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="12" to="13">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="13" to="14">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="14" to="15">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="15" to="16">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="16" to="17">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="17" to="18">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="18" to="19">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="19" to="20">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="20" to="21">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="21" to="22">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="22" to="23">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="23" to="24">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="24" to="25">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="25" to="26">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="26" to="27">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="27" to="28">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="28" to="29">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="29" to="30">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="30" to="31">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="31" to="32">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="32" to="33">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="33" to="34">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="34" to="35">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="35" to="36">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="36" to="37">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="37" to="38">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="38" to="39">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="39" to="5">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_2, %.preheader12 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond7 = icmp eq i3 %i, -2

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_2 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond7, label %.preheader, label %.preheader12.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader12.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="9" op_0_bw="8">
<![CDATA[
.preheader12.preheader:1  %p_shl_cast = zext i8 %tmp to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader12.preheader:2  %tmp_307 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="9" op_0_bw="5">
<![CDATA[
.preheader12.preheader:3  %p_shl74_cast = zext i5 %tmp_307 to i9

]]></node>
<StgValue><ssdm name="p_shl74_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:4  %C1_v_addr8 = sub i9 %p_shl_cast, %p_shl74_cast

]]></node>
<StgValue><ssdm name="C1_v_addr8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="10" op_0_bw="9">
<![CDATA[
.preheader12.preheader:5  %C1_v_addr8_cast = sext i9 %C1_v_addr8 to i10

]]></node>
<StgValue><ssdm name="C1_v_addr8_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:6  br label %.preheader12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader12:0  %j = phi i5 [ 0, %.preheader12.preheader ], [ %j_2, %.preheader11 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:1  %exitcond6 = icmp eq i5 %j, -4

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:3  %j_2 = add i5 %j, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %exitcond6, label %.loopexit, label %.preheader11.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="10" op_0_bw="5">
<![CDATA[
.preheader11.preheader:0  %tmp_14_trn_cast = zext i5 %j to i10

]]></node>
<StgValue><ssdm name="tmp_14_trn_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11.preheader:1  %C1_v_addr10 = add i10 %C1_v_addr8_cast, %tmp_14_trn_cast

]]></node>
<StgValue><ssdm name="C1_v_addr10"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader11.preheader:2  %tmp_150 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr10, i5 0)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="15">
<![CDATA[
.preheader11.preheader:3  %p_shl51 = sext i15 %tmp_150 to i32

]]></node>
<StgValue><ssdm name="p_shl51"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader11.preheader:4  %tmp_151 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr10, i2 0)

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="12">
<![CDATA[
.preheader11.preheader:5  %p_shl52 = sext i12 %tmp_151 to i32

]]></node>
<StgValue><ssdm name="p_shl52"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:6  %C1_v_addr11 = sub i32 %p_shl51, %p_shl52

]]></node>
<StgValue><ssdm name="C1_v_addr11"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:7  br label %.preheader11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader11:0  %k = phi i5 [ %k_2, %1 ], [ 0, %.preheader11.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:1  %exitcond5 = icmp eq i5 %k, -4

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:3  %k_2 = add i5 %k, 1

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %exitcond5, label %.preheader12, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="5">
<![CDATA[
:0  %tmp_17_trn = zext i5 %k to i32

]]></node>
<StgValue><ssdm name="tmp_17_trn"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C1_v_addr12 = add i32 %C1_v_addr11, %tmp_17_trn

]]></node>
<StgValue><ssdm name="C1_v_addr12"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_328 = zext i32 %C1_v_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C1_v_addr = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_328

]]></node>
<StgValue><ssdm name="C1_v_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float 0.000000e+00, float* %C1_v_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten3 = phi i15 [ %indvar_flatten_next3, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %i_1 = phi i3 [ %i_1_mid2, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten4 = phi i13 [ %indvar_flatten_next4, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %j_1 = phi i5 [ %j_1_mid2, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:4  %indvar_flatten = phi i8 [ %indvar_flatten_next, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:5  %k_1 = phi i5 [ %k_1_mid2, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:6  %m = phi i3 [ %m_1, %ifFalse ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:7  %exitcond_flatten = icmp eq i15 %indvar_flatten3, -9248

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:8  %indvar_flatten_next3 = add i15 %indvar_flatten3, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond_flatten, label %2, label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10:2  %exitcond_flatten7 = icmp eq i13 %indvar_flatten4, 3920

]]></node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:3  %j_1_mid = select i1 %exitcond_flatten7, i5 0, i5 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:4  %not_exitcond_flatten = xor i1 %exitcond_flatten7, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:5  %exitcond = icmp eq i3 %m, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:6  %exitcond1_mid = and i1 %exitcond, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:7  %exitcond_flatten8 = icmp eq i8 %indvar_flatten, -116

]]></node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8  %exitcond_flatten_mid = and i1 %exitcond_flatten8, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14  %tmp_308 = or i1 %exitcond_flatten_mid, %exitcond_flatten7

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:15  %k_1_mid = select i1 %tmp_308, i5 0, i5 %k_1

]]></node>
<StgValue><ssdm name="k_1_mid"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:16  %exitcond_flatten_not = xor i1 %exitcond_flatten8, true

]]></node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:17  %not_exitcond_flatten_mid = or i1 %exitcond_flatten7, %exitcond_flatten_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:18  %exitcond1_mid3 = and i1 %exitcond1_mid, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond1_mid3"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifFalse:0  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ifFalse:1  %indvar_flatten_next = select i1 %tmp_308, i8 1, i8 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ifFalse:2  %indvar_flatten14_op = add i13 %indvar_flatten4, 1

]]></node>
<StgValue><ssdm name="indvar_flatten14_op"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ifFalse:3  %indvar_flatten_next4 = select i1 %exitcond_flatten7, i13 1, i13 %indvar_flatten14_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:9  %i_s = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader10:10  %i_1_mid2 = select i1 %exitcond_flatten7, i3 %i_s, i3 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:12  %j_3 = add i5 %j_1_mid, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:19  %j_1_mid2 = select i1 %exitcond_flatten_mid, i5 %j_3, i5 %j_1_mid

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond1_mid3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:20  %k_3 = add i5 %k_1_mid, 1

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:22  %tmp_309 = or i1 %exitcond1_mid3, %exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:23  %tmp_145 = or i1 %tmp_309, %exitcond_flatten7

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader10:24  %m_mid2 = select i1 %tmp_145, i3 0, i3 %m

]]></node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:25  %k_1_mid2 = select i1 %exitcond1_mid3, i5 %k_3, i5 %k_1_mid

]]></node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:26  %tmp_27_1 = add i5 %k_1_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="5" op_0_bw="3">
<![CDATA[
.preheader10:33  %tmp_21_cast1 = zext i3 %m_mid2 to i5

]]></node>
<StgValue><ssdm name="tmp_21_cast1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:34  %tmp_22 = add i5 %tmp_21_cast1, %j_1_mid2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:35  %tmp_24 = sub i3 -4, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="3">
<![CDATA[
.preheader10:36  %tmp_trn_cast = zext i3 %i_1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader10:40  %tmp_311 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="6" op_0_bw="5">
<![CDATA[
.preheader10:41  %p_shl82_cast1 = zext i5 %tmp_311 to i6

]]></node>
<StgValue><ssdm name="p_shl82_cast1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:56  %tmp_313 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %k_1_mid2)

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="10">
<![CDATA[
.preheader10:57  %tmp_314 = zext i10 %tmp_313 to i64

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:58  %inputimg_addr = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_314

]]></node>
<StgValue><ssdm name="inputimg_addr"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:59  %inputimg_load = load float* %inputimg_addr, align 4

]]></node>
<StgValue><ssdm name="inputimg_load"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="3">
<![CDATA[
.preheader10:60  %tmp_25_trn_cast = zext i3 %tmp_24 to i6

]]></node>
<StgValue><ssdm name="tmp_25_trn_cast"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:61  %C1_mapData_addr1 = add i6 %tmp_trn_cast, %p_shl82_cast1

]]></node>
<StgValue><ssdm name="C1_mapData_addr1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:62  %C1_mapData_addr2 = add i6 %C1_mapData_addr1, %tmp_25_trn_cast

]]></node>
<StgValue><ssdm name="C1_mapData_addr2"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:73  %tmp_316 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_1)

]]></node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="10">
<![CDATA[
.preheader10:74  %tmp_317 = zext i10 %tmp_316 to i64

]]></node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:75  %inputimg_addr_28 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_317

]]></node>
<StgValue><ssdm name="inputimg_addr_28"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:76  %inputimg_load_1 = load float* %inputimg_addr_28, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:114  %m_1 = add i3 %m_mid2, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:115  %ifzero = icmp eq i3 %m_1, -3

]]></node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:116  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:27  %tmp_27_2 = add i5 %k_1_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:28  %tmp_27_3 = add i5 %k_1_mid2, 3

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:59  %inputimg_load = load float* %inputimg_addr, align 4

]]></node>
<StgValue><ssdm name="inputimg_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
.preheader10:63  %C1_mapData_addr2_cast = zext i6 %C1_mapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C1_mapData_addr2_cast"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader10:64  %tmp_148 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %C1_mapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:65  %p_shl50 = zext i8 %tmp_148 to i32

]]></node>
<StgValue><ssdm name="p_shl50"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:66  %C1_mapData_addr3 = add i32 %C1_mapData_addr2_cast, %p_shl50

]]></node>
<StgValue><ssdm name="C1_mapData_addr3"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:67  %C1_mapData_addr4 = add i32 %C1_mapData_addr3, 4

]]></node>
<StgValue><ssdm name="C1_mapData_addr4"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:68  %tmp_315 = zext i32 %C1_mapData_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:69  %C1_mapData_addr = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_315

]]></node>
<StgValue><ssdm name="C1_mapData_addr"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:70  %C1_mapData_load = load float* %C1_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:76  %inputimg_load_1 = load float* %inputimg_addr_28, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:77  %C1_mapData_addr5 = add i32 %C1_mapData_addr3, 3

]]></node>
<StgValue><ssdm name="C1_mapData_addr5"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:78  %tmp_318 = zext i32 %C1_mapData_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:79  %C1_mapData_addr_1 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_318

]]></node>
<StgValue><ssdm name="C1_mapData_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:80  %C1_mapData_load_1 = load float* %C1_mapData_addr_1, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:83  %tmp_319 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_2)

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="10">
<![CDATA[
.preheader10:84  %tmp_320 = zext i10 %tmp_319 to i64

]]></node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:85  %inputimg_addr_29 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_320

]]></node>
<StgValue><ssdm name="inputimg_addr_29"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:86  %inputimg_load_2 = load float* %inputimg_addr_29, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_2"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:93  %tmp_322 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_3)

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="10">
<![CDATA[
.preheader10:94  %tmp_323 = zext i10 %tmp_322 to i64

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:95  %inputimg_addr_30 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_323

]]></node>
<StgValue><ssdm name="inputimg_addr_30"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:96  %inputimg_load_3 = load float* %inputimg_addr_30, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:29  %tmp_27_4 = add i5 %k_1_mid2, 4

]]></node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:70  %C1_mapData_load = load float* %C1_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:71  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:80  %C1_mapData_load_1 = load float* %C1_mapData_addr_1, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:86  %inputimg_load_2 = load float* %inputimg_addr_29, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:87  %C1_mapData_addr6 = add i32 %C1_mapData_addr3, 2

]]></node>
<StgValue><ssdm name="C1_mapData_addr6"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:88  %tmp_321 = zext i32 %C1_mapData_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:89  %C1_mapData_addr_2 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_321

]]></node>
<StgValue><ssdm name="C1_mapData_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:90  %C1_mapData_load_2 = load float* %C1_mapData_addr_2, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_2"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:96  %inputimg_load_3 = load float* %inputimg_addr_30, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_3"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:97  %C1_mapData_addr7 = add i32 %C1_mapData_addr3, 1

]]></node>
<StgValue><ssdm name="C1_mapData_addr7"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:98  %tmp_324 = zext i32 %C1_mapData_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:99  %C1_mapData_addr_3 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_324

]]></node>
<StgValue><ssdm name="C1_mapData_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:100  %C1_mapData_load_3 = load float* %C1_mapData_addr_3, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_3"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:103  %tmp_325 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_4)

]]></node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="10">
<![CDATA[
.preheader10:104  %tmp_326 = zext i10 %tmp_325 to i64

]]></node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:105  %inputimg_addr_31 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_326

]]></node>
<StgValue><ssdm name="inputimg_addr_31"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:106  %inputimg_load_4 = load float* %inputimg_addr_31, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:71  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:81  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:90  %C1_mapData_load_2 = load float* %C1_mapData_addr_2, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_2"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:100  %C1_mapData_load_3 = load float* %C1_mapData_addr_3, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_3"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:106  %inputimg_load_4 = load float* %inputimg_addr_31, align 4

]]></node>
<StgValue><ssdm name="inputimg_load_4"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:107  %tmp_327 = zext i32 %C1_mapData_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:108  %C1_mapData_addr_4 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_327

]]></node>
<StgValue><ssdm name="C1_mapData_addr_4"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:109  %C1_mapData_load_4 = load float* %C1_mapData_addr_4, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="10" op_0_bw="5">
<![CDATA[
.preheader10:37  %tmp_15_trn_cast = zext i5 %j_1_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_15_trn_cast"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader10:38  %tmp_310 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_1_mid2, i5 0)

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="9" op_0_bw="8">
<![CDATA[
.preheader10:39  %p_shl81_cast = zext i8 %tmp_310 to i9

]]></node>
<StgValue><ssdm name="p_shl81_cast"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="9" op_0_bw="5">
<![CDATA[
.preheader10:42  %p_shl82_cast = zext i5 %tmp_311 to i9

]]></node>
<StgValue><ssdm name="p_shl82_cast"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:43  %C1_v_addr9 = sub i9 %p_shl81_cast, %p_shl82_cast

]]></node>
<StgValue><ssdm name="C1_v_addr9"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="10" op_0_bw="9">
<![CDATA[
.preheader10:44  %C1_v_addr9_cast = sext i9 %C1_v_addr9 to i10

]]></node>
<StgValue><ssdm name="C1_v_addr9_cast"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:45  %C1_v_addr4 = add i10 %C1_v_addr9_cast, %tmp_15_trn_cast

]]></node>
<StgValue><ssdm name="C1_v_addr4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:71  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:81  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:91  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader10:109  %C1_mapData_load_4 = load float* %C1_mapData_addr_4, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="5">
<![CDATA[
.preheader10:46  %tmp_18_trn = zext i5 %k_1_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_18_trn"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader10:47  %tmp_146 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr4, i5 0)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="15">
<![CDATA[
.preheader10:48  %p_shl = sext i15 %tmp_146 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader10:49  %tmp_147 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr4, i2 0)

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="12">
<![CDATA[
.preheader10:50  %p_shl49 = sext i12 %tmp_147 to i32

]]></node>
<StgValue><ssdm name="p_shl49"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:51  %C1_v_addr5 = sub i32 %p_shl, %p_shl49

]]></node>
<StgValue><ssdm name="C1_v_addr5"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:52  %C1_v_addr6 = add i32 %C1_v_addr5, %tmp_18_trn

]]></node>
<StgValue><ssdm name="C1_v_addr6"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:53  %tmp_312 = zext i32 %C1_v_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:54  %C1_v_addr_7 = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_312

]]></node>
<StgValue><ssdm name="C1_v_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="13">
<![CDATA[
.preheader10:55  %C1_v_load = load float* %C1_v_addr_7, align 4

]]></node>
<StgValue><ssdm name="C1_v_load"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:71  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:81  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:91  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:101  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="210" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="13">
<![CDATA[
.preheader10:55  %C1_v_load = load float* %C1_v_addr_7, align 4

]]></node>
<StgValue><ssdm name="C1_v_load"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:72  %tmp_32 = fadd float %C1_v_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:81  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:91  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:101  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:110  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:72  %tmp_32 = fadd float %C1_v_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:91  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:101  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:110  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="220" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:72  %tmp_32 = fadd float %C1_v_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:101  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:110  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:72  %tmp_32 = fadd float %C1_v_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:110  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="225" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:72  %tmp_32 = fadd float %C1_v_load, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:82  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="227" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:82  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:82  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="229" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:82  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:82  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:92  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="232" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:92  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="233" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:92  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="234" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:92  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="235" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:92  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:102  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:102  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="238" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:102  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="239" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:102  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:102  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:111  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="242" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:111  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="243" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:111  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="3">
<![CDATA[
.preheader10:11  %tmp_s = zext i3 %i_1_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:111  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %C1_bias_addr = getelementptr [6 x float]* @C1_bias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C1_bias_addr"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="3">
<![CDATA[
ifTrue:1  %C1_bias_load = load float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_bias_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="248" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:111  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader10:112  store float %tmp_32_4, float* %C1_v_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="3">
<![CDATA[
ifTrue:1  %C1_bias_load = load float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_bias_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="251" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="252" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="253" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="254" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="255" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="256" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:3  %temp_to_int = bitcast float %temp to i32

]]></node>
<StgValue><ssdm name="temp_to_int"/></StgValue>
</operation>

<operation id="257" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:4  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="258" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:5  %tmp_149 = trunc i32 %temp_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="259" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:6  %notlhs = icmp ne i8 %tmp_80, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="260" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:7  %notrhs = icmp eq i23 %tmp_149, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:8  %tmp_82 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="262" st_id="38" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:9  %tmp_83 = fcmp ogt float %temp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="263" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:10  %tmp_84 = and i1 %tmp_82, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="264" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label0_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:1  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23520, i64 23520, i64 23520)

]]></node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:13  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label0_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:21  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C1_conv_label0_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:30  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader10:31  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader10:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:113  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_63)

]]></node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:11  %temp_9 = select i1 %tmp_84, float %temp, float 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:12  %C1_y_addr = getelementptr [4704 x float]* @C1_y, i64 0, i64 %tmp_312

]]></node>
<StgValue><ssdm name="C1_y_addr"/></StgValue>
</operation>

<operation id="274" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
ifTrue:13  store float %temp_9, float* %C1_y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:14  br label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
