{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709855507564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709855507597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 15:51:47 2024 " "Processing started: Thu Mar 07 15:51:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709855507597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855507597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855507597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1709855508579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709855508580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "U:/EE 271/Lab6 - Final Project/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855519959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855519959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver/leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file led_driver/leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "led_driver/LEDDriver.sv" "" { Text "U:/EE 271/Lab6 - Final Project/led_driver/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520186 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "led_driver/LEDDriver.sv" "" { Text "U:/EE 271/Lab6 - Final Project/led_driver/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520186 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "led_driver/LEDDriver.sv" "" { Text "U:/EE 271/Lab6 - Final Project/led_driver/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UserInput " "Found entity 1: UserInput" {  } { { "UserInput.sv" "" { Text "U:/EE 271/Lab6 - Final Project/UserInput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_speed.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_speed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_speed " "Found entity 1: clock_speed" {  } { { "clock_speed.sv" "" { Text "U:/EE 271/Lab6 - Final Project/clock_speed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normallight.sv 1 1 " "Found 1 design units, including 1 entities, in source file normallight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalLight " "Found entity 1: normalLight" {  } { { "normalLight.sv" "" { Text "U:/EE 271/Lab6 - Final Project/normalLight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centerlight.sv 1 1 " "Found 1 design units, including 1 entities, in source file centerlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 centerLight " "Found entity 1: centerLight" {  } { { "centerLight.sv" "" { Text "U:/EE 271/Lab6 - Final Project/centerLight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "U:/EE 271/Lab6 - Final Project/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner.sv 1 1 " "Found 1 design units, including 1 entities, in source file winner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 winner " "Found entity 1: winner" {  } { { "winner.sv" "" { Text "U:/EE 271/Lab6 - Final Project/winner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "U:/EE 271/Lab6 - Final Project/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855520958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855520958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatepattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file generatepattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generatePattern " "Found entity 1: generatePattern" {  } { { "generatePattern.sv" "" { Text "U:/EE 271/Lab6 - Final Project/generatePattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855521072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855521072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 move_obstacle " "Found entity 1: move_obstacle" {  } { { "move_obstacle.sv" "" { Text "U:/EE 271/Lab6 - Final Project/move_obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855521200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855521200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playgame.sv 1 1 " "Found 1 design units, including 1 entities, in source file playgame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playGame " "Found entity 1: playGame" {  } { { "playGame.sv" "" { Text "U:/EE 271/Lab6 - Final Project/playGame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855521313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855521313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.sv" "" { Text "U:/EE 271/Lab6 - Final Project/DFlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855521423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855521423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "birdlight.sv 1 1 " "Found 1 design units, including 1 entities, in source file birdlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdLight " "Found entity 1: birdLight" {  } { { "birdLight.sv" "" { Text "U:/EE 271/Lab6 - Final Project/birdLight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855521534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855521534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709855522162 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Final_Project.sv(3) " "Output port \"LEDR\" at Final_Project.sv(3) has no driver" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1709855522170 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "Final_Project.sv" "divider" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "Final_Project.sv" "Driver" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserInput UserInput:user " "Elaborating entity \"UserInput\" for hierarchy \"UserInput:user\"" {  } { { "Final_Project.sv" "user" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_speed clock_speed:avg " "Elaborating entity \"clock_speed\" for hierarchy \"clock_speed:avg\"" {  } { { "Final_Project.sv" "avg" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_speed clock_speed:fst " "Elaborating entity \"clock_speed\" for hierarchy \"clock_speed:fst\"" {  } { { "Final_Project.sv" "fst" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLight birdLight:birdy " "Elaborating entity \"birdLight\" for hierarchy \"birdLight:birdy\"" {  } { { "Final_Project.sv" "birdy" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalLight birdLight:birdy\|normalLight:b0 " "Elaborating entity \"normalLight\" for hierarchy \"birdLight:birdy\|normalLight:b0\"" {  } { { "birdLight.sv" "b0" { Text "U:/EE 271/Lab6 - Final Project/birdLight.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "centerLight birdLight:birdy\|centerLight:b8 " "Elaborating entity \"centerLight\" for hierarchy \"birdLight:birdy\|centerLight:b8\"" {  } { { "birdLight.sv" "b8" { Text "U:/EE 271/Lab6 - Final Project/birdLight.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "Final_Project.sv" "count" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winner winner:win1 " "Elaborating entity \"winner\" for hierarchy \"winner:win1\"" {  } { { "Final_Project.sv" "win1" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generatePattern generatePattern:pattern " "Elaborating entity \"generatePattern\" for hierarchy \"generatePattern:pattern\"" {  } { { "Final_Project.sv" "pattern" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR generatePattern:pattern\|LFSR:l1 " "Elaborating entity \"LFSR\" for hierarchy \"generatePattern:pattern\|LFSR:l1\"" {  } { { "generatePattern.sv" "l1" { Text "U:/EE 271/Lab6 - Final Project/generatePattern.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop generatePattern:pattern\|LFSR:l1\|DFlipFlop:dff1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"generatePattern:pattern\|LFSR:l1\|DFlipFlop:dff1\"" {  } { { "LFSR.sv" "dff1" { Text "U:/EE 271/Lab6 - Final Project/LFSR.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855522975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_obstacle move_obstacle:move " "Elaborating entity \"move_obstacle\" for hierarchy \"move_obstacle:move\"" {  } { { "Final_Project.sv" "move" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855523034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 move_obstacle.sv(37) " "Verilog HDL assignment warning at move_obstacle.sv(37): truncated value with size 16 to match size of target (1)" {  } { { "move_obstacle.sv" "" { Text "U:/EE 271/Lab6 - Final Project/move_obstacle.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709855523039 "|Final_Project|move_obstacle:move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playGame playGame:game " "Elaborating entity \"playGame\" for hierarchy \"playGame:game\"" {  } { { "Final_Project.sv" "game" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855523162 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "generatePattern:pattern\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"generatePattern:pattern\|Mod0\"" {  } { { "generatePattern.sv" "Mod0" { Text "U:/EE 271/Lab6 - Final Project/generatePattern.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855524304 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709855524304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "generatePattern:pattern\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"generatePattern:pattern\|lpm_divide:Mod0\"" {  } { { "generatePattern.sv" "" { Text "U:/EE 271/Lab6 - Final Project/generatePattern.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855524403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "generatePattern:pattern\|lpm_divide:Mod0 " "Instantiated megafunction \"generatePattern:pattern\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709855524403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709855524403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709855524403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709855524403 ""}  } { { "generatePattern.sv" "" { Text "U:/EE 271/Lab6 - Final Project/generatePattern.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709855524403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "U:/EE 271/Lab6 - Final Project/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855524554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855524554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "U:/EE 271/Lab6 - Final Project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855524772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855524772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "U:/EE 271/Lab6 - Final Project/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709855525038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855525038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709855525622 "|Final_Project|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1709855525622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709855525761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709855526174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE 271/Lab6 - Final Project/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE 271/Lab6 - Final Project/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855526308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709855526956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709855526956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Final_Project.sv" "" { Text "U:/EE 271/Lab6 - Final Project/Final_Project.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709855527769 "|Final_Project|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1709855527769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "504 " "Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709855527775 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709855527775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709855527775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709855527775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709855527946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 15:52:07 2024 " "Processing ended: Thu Mar 07 15:52:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709855527946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709855527946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709855527946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709855527946 ""}
