INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marco/VGA-Interface/VGA-Interface.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marco/VGA-Interface/VGA-Interface.srcs/sources_1/new/VGA_Sig_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sig_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marco/VGA-Interface/VGA-Interface.srcs/sim_1/new/Testbench_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marco/VGA-Interface/VGA-Interface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
