// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module LoopMatmulStCSpad(	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
  input         clock,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
  input         reset,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
  output        io_req_ready,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_req_valid,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [15:0] io_req_bits_max_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [15:0] io_req_bits_max_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [15:0] io_req_bits_max_i,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_req_bits_pad_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_req_bits_pad_i,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [11:0] io_req_bits_dst_addr,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [8:0]  io_req_bits_src_addr,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_req_bits_full_c,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [2:0]  io_req_bits_act,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_req_bits_loop_id,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_req_bits_is_resadd,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_cmd_ready,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  output        io_cmd_valid,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  output [63:0] io_cmd_bits_rs1,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  output [63:0] io_cmd_bits_rs2,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [15:0] io_ex_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [15:0] io_ex_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input  [15:0] io_ex_i,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_ex_completed,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  output        io_idle,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  input         io_rob_overloaded,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
  output        io_loop_id	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:711:14]
);

  reg         state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:733:22]
  reg  [15:0] req_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg  [15:0] req_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg  [15:0] req_max_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg         req_pad_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg         req_pad_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg  [11:0] req_dst_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg  [8:0]  req_src_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg         req_full_c;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg  [2:0]  req_act;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg         req_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  reg         req_is_resadd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
  wire [15:0] max_blocks = req_full_c | (|(req_max_j[15:1])) ? 16'h1 : req_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :737:{23,55}]
  reg  [15:0] j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14]
  reg  [15:0] i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:742:14]
  wire [27:0] _src_addr_T = {12'h0, i} * {12'h0, req_max_j};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :742:14, :746:39]
  wire [27:0] _GEN = {12'h0, j};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14, :746:51]
  wire [28:0] _dst_addr_T = {17'h0, req_dst_addr} + {req_full_c ? _src_addr_T + _GEN : _src_addr_T + _GEN, 1'h0};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :746:{23,39,51}, :747:20, :748:31]
  wire [28:0] _src_addr_T_4 = {20'h0, req_src_addr} + {_src_addr_T + _GEN, 1'h0};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :746:{39,51}, :750:{33,50}]
  wire [16:0] _next_j_T_4 = {1'h0, j} + {1'h0, max_blocks};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:737:23, :741:14, :751:22]
  wire [15:0] blocks = _next_j_T_4[15:0] <= req_max_j ? max_blocks : req_max_j - j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :737:23, :741:14, :751:{19,22,35,70}]
  wire [15:0] _ex_ahead_T_22 = j + blocks;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14, :751:19, :752:46]
  wire [15:0] _next_i_max_T = req_max_i - 16'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :753:48]
  wire        _ex_ahead_T_20 = io_ex_i > i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:742:14, :782:54]
  wire        io_cmd_valid_0 = state & ~io_rob_overloaded & (req_is_resadd ? io_ex_completed | _ex_ahead_T_20 | io_ex_i == i & io_ex_j >= _ex_ahead_T_22 : io_ex_completed | req_act != 3'h2 & req_act != 3'h4 & io_ex_k == req_max_k - 16'h1 & (io_ex_j >= _ex_ahead_T_22 | io_ex_j == _ex_ahead_T_22 - 16'h1 & _ex_ahead_T_20));	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :733:22, :735:16, :742:14, :752:46, :778:{26,43}, :779:{15,41,53,77}, :780:{16,30,36}, :781:{18,32}, :782:{21,36,43,54}, :783:22, :784:{14,33,49,61,67,78}, :787:{34,37,56}]
  wire        _GEN_0 = io_cmd_ready & io_cmd_valid_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:787:{34,56}, :791:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [16:0] _next_i_T_3 = {1'h0, i} + 17'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:742:14, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0] next_i = _next_i_T_3 > {1'h0, _next_i_max_T} ? 16'h0 : _next_i_T_3[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:753:48, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [15:0] _next_j_T_6 = _next_j_T_4 > {1'h0, req_max_j - 16'h1} ? 16'h0 : _next_j_T_4[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16, :751:22, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        _GEN_1 = ~state & io_req_valid;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:733:22, :772:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
    if (reset)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
      state <= 1'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:733:22]
    else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
      state <= _GEN_1 | ~(_GEN_0 & ~(|next_i) & ((|next_i) ? j : _next_j_T_6) == 16'h0) & state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:733:22, :741:14, :791:{21,38}, :794:60, :799:{25,35,44}, :800:13, :804:22, :806:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
    if (_GEN_1) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      req_max_k <= io_req_bits_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_max_j <= io_req_bits_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_max_i <= io_req_bits_max_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_pad_j <= io_req_bits_pad_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_pad_i <= io_req_bits_pad_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_dst_addr <= io_req_bits_dst_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_src_addr <= io_req_bits_src_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_full_c <= io_req_bits_full_c;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_act <= io_req_bits_act;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_loop_id <= io_req_bits_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      req_is_resadd <= io_req_bits_is_resadd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:735:16]
      j <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14]
      i <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:742:14]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (~_GEN_0 | (|next_i)) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14, :791:{21,38}, :794:60, :797:7, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      end
      else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14, :791:38, :797:7]
        j <= _next_j_T_6;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:741:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_GEN_0)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:791:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        i <= next_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:742:14, src/main/scala/chisel3/util/Mux.scala:126:16]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
    initial begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
        `INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
        for (logic [2:0] i_0 = 3'h0; i_0 < 3'h4; i_0 += 3'h1) begin
          _RANDOM[i_0[1:0]] = `RANDOM;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
        end	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
        state = _RANDOM[2'h0][0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :733:22]
        req_max_k = _RANDOM[2'h0][16:1];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :733:22, :735:16]
        req_max_j = {_RANDOM[2'h0][31:17], _RANDOM[2'h1][0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :733:22, :735:16]
        req_max_i = _RANDOM[2'h1][16:1];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_pad_j = _RANDOM[2'h1][17];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_pad_i = _RANDOM[2'h1][18];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_dst_addr = _RANDOM[2'h1][30:19];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_src_addr = {_RANDOM[2'h1][31], _RANDOM[2'h2][7:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_full_c = _RANDOM[2'h2][8];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_act = _RANDOM[2'h2][11:9];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_loop_id = _RANDOM[2'h2][12];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        req_is_resadd = _RANDOM[2'h2][13];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
        j = _RANDOM[2'h2][29:14];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16, :741:14]
        i = {_RANDOM[2'h2][31:30], _RANDOM[2'h3][13:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16, :742:14]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = ~state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :733:22, :772:25]
  assign io_cmd_valid = io_cmd_valid_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :787:{34,56}]
  assign io_cmd_bits_rs1 = {35'h8, _dst_addr_T[28:26], 13'h0, _dst_addr_T[12:0]};	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:108:37, generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :748:31, :763:34]
  assign io_cmd_bits_rs2 = {14'h0, 2'h2 - {1'h0, i == _next_i_max_T & req_pad_i}, 13'h0, {blocks[1:0], 1'h0} - {2'h0, _ex_ahead_T_22 >= req_max_j & req_pad_j}, 2'h2, req_full_c, _src_addr_T_4[28:26], 13'h0, _src_addr_T_4[12:0]};	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:108:37, generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16, :742:14, :750:33, :751:19, :752:{38,43,46,55}, :753:{27,32,35,48}, :770:34]
  assign io_idle = ~state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :733:22, :772:25]
  assign io_loop_id = req_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:707:7, :735:16]
endmodule

