# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Anomaly_Detection_in_Sensor_Data.srcs/sources_1/new/max.vhd" \
"../../../../Anomaly_Detection_in_Sensor_Data.srcs/sim_1/new/tb_max.vhd" \

# Do not sort compile order
nosort
