

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Sat Feb 24 13:49:19 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 8.335 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                    Instance                                    |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283  |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     360|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|    248|      513|    7668|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     123|    -|
|Register             |        -|      -|      613|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|    248|     1126|    8151|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      8|    ~0   |       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      4|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                    Instance                                    |                             Module                             | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+
    |call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283  |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0  |        0|    248|    0|  7412|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s        |        0|      0|  513|   256|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                           |                                                                |        0|    248|  513|  7668|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_505_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_517_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_455_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_467_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_437_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_443_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_431_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_482                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_90                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op141         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_385_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_2_fu_405_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_3_fu_425_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_375_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_449_p2              |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln317_fu_499_p2              |   icmp   |      0|  0|  20|          32|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_523_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_473_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 360|         330|          31|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_storemerge_reg_272  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_2_load               |   9|          2|   32|         64|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n              |   9|          2|    1|          2|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 123|         27|  168|        368|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_1047                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_272                                                 |  32|   0|   32|          0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln313_reg_1051                                                                     |   1|   0|    1|          0|
    |in_elem_data_0_V_read_2_reg_1042                                                        |  16|   0|   16|          0|
    |in_elem_data_1_V_read_2_reg_1037                                                        |  16|   0|   16|          0|
    |in_elem_data_2_V_read_2_reg_1032                                                        |  16|   0|   16|          0|
    |in_elem_data_3_V_read_2_reg_1027                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_10                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_11                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_16                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_17                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_18                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_19                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_20                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_21                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_22                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_23                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_28                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_29                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_30                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_31                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_32                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_33                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_34                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_35                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_5                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_6                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_9                                                                       |  16|   0|   16|          0|
    |pX_2                                                                                    |  32|   0|   32|          0|
    |pY_2                                                                                    |  32|   0|   32|          0|
    |sX_2                                                                                    |  32|   0|   32|          0|
    |sY_2                                                                                    |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 613|   0|  613|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|in_elem_data_0_V_read         |  in |   16|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |   16|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |   16|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |   16|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

