<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1691845055002">
  <ports id="1" name="input_r" type="PortType" originalName="input" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="32">
    <dataOutputObjs>load</dataOutputObjs>
    <dataOutputObjs>load</dataOutputObjs>
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="2" name="conv_out" type="PortType" originalName="conv_out" coreName="RAM" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="12"/>
  <edges id="194" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="197" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="198" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="199" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="200" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="203" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.2"/>
  <edges id="206" source_obj="//@blocks.1/@node_objs.1" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="207" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="208" edge_type="CtrlEdge" source_obj="//@blocks.21" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="215" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="217" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3/@node_objs.0"/>
  <edges id="218" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="219" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="220" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="222" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="224" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="225" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="226" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="238" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.4/@node_objs.2"/>
  <edges id="240" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.4/@node_objs.3"/>
  <edges id="242" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="243" source_obj="//@blocks.5/@node_objs.2" sink_obj="//@blocks.5/@node_objs.0" is_back_edge="1"/>
  <edges id="244" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.5/@node_objs.0" is_back_edge="1"/>
  <edges id="245" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="248" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.5/@node_objs.2"/>
  <edges id="250" source_obj="//@blocks.5/@node_objs.1" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="251" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="252" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="255" source_obj="//@blocks.4/@node_objs.1" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="262" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="264" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="265" source_obj="//@blocks.7/@node_objs.3" sink_obj="//@blocks.7/@node_objs.0" is_back_edge="1"/>
  <edges id="266" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.7/@node_objs.0" is_back_edge="1"/>
  <edges id="269" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="270" source_obj="//@blocks.15/@node_objs.0" sink_obj="//@blocks.7/@node_objs.1" is_back_edge="1"/>
  <edges id="271" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.7/@node_objs.1" is_back_edge="1"/>
  <edges id="272" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.7/@node_objs.2"/>
  <edges id="274" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.7/@node_objs.3"/>
  <edges id="276" source_obj="//@blocks.7/@node_objs.2" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="277" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="278" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="283" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="284" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="301" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="302" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.11/@node_objs.0"/>
  <edges id="303" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="304" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="305" source_obj="//@blocks.10/@node_objs.7" sink_obj="//@blocks.9/@node_objs.0" is_back_edge="1"/>
  <edges id="306" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.0" is_back_edge="1"/>
  <edges id="308" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="309" source_obj="//@blocks.9/@node_objs.3" sink_obj="//@blocks.9/@node_objs.1" is_back_edge="1"/>
  <edges id="310" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.1" is_back_edge="1"/>
  <edges id="311" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="313" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.9/@node_objs.3"/>
  <edges id="315" source_obj="//@blocks.9/@node_objs.2" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="316" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="317" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="329" source_obj="//@blocks.10/@node_objs.1" sink_obj="//@blocks.10/@node_objs.2"/>
  <edges id="343" source_obj="//@blocks.10/@node_objs.4" sink_obj="//@blocks.10/@node_objs.6"/>
  <edges id="344" source_obj="//@blocks.10/@node_objs.5" sink_obj="//@blocks.10/@node_objs.6"/>
  <edges id="345" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.10/@node_objs.7"/>
  <edges id="346" source_obj="//@blocks.10/@node_objs.6" sink_obj="//@blocks.10/@node_objs.7"/>
  <edges id="347" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.10/@node_objs.8"/>
  <edges id="348" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.14/@node_objs.0"/>
  <edges id="349" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.12/@node_objs.0"/>
  <edges id="350" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.12/@node_objs.0"/>
  <edges id="351" source_obj="//@blocks.13/@node_objs.7" sink_obj="//@blocks.12/@node_objs.0" is_back_edge="1"/>
  <edges id="352" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.12/@node_objs.0" is_back_edge="1"/>
  <edges id="354" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.12/@node_objs.1"/>
  <edges id="355" source_obj="//@blocks.12/@node_objs.3" sink_obj="//@blocks.12/@node_objs.1" is_back_edge="1"/>
  <edges id="356" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.12/@node_objs.1" is_back_edge="1"/>
  <edges id="357" source_obj="//@blocks.12/@node_objs.1" sink_obj="//@blocks.12/@node_objs.2"/>
  <edges id="359" source_obj="//@blocks.12/@node_objs.1" sink_obj="//@blocks.12/@node_objs.3"/>
  <edges id="361" source_obj="//@blocks.12/@node_objs.2" sink_obj="//@blocks.12/@node_objs.4"/>
  <edges id="362" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.12/@node_objs.4"/>
  <edges id="363" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.12/@node_objs.4"/>
  <edges id="374" source_obj="//@blocks.13/@node_objs.1" sink_obj="//@blocks.13/@node_objs.2"/>
  <edges id="388" source_obj="//@blocks.13/@node_objs.4" sink_obj="//@blocks.13/@node_objs.6"/>
  <edges id="389" source_obj="//@blocks.13/@node_objs.5" sink_obj="//@blocks.13/@node_objs.6"/>
  <edges id="390" source_obj="//@blocks.12/@node_objs.0" sink_obj="//@blocks.13/@node_objs.7"/>
  <edges id="391" source_obj="//@blocks.13/@node_objs.6" sink_obj="//@blocks.13/@node_objs.7"/>
  <edges id="392" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.13/@node_objs.8"/>
  <edges id="393" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.17/@node_objs.0"/>
  <edges id="394" source_obj="//@blocks.12/@node_objs.0" sink_obj="//@blocks.15/@node_objs.0"/>
  <edges id="395" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15/@node_objs.0"/>
  <edges id="396" source_obj="//@blocks.16/@node_objs.7" sink_obj="//@blocks.15/@node_objs.0" is_back_edge="1"/>
  <edges id="397" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15/@node_objs.0" is_back_edge="1"/>
  <edges id="399" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15/@node_objs.1"/>
  <edges id="400" source_obj="//@blocks.15/@node_objs.3" sink_obj="//@blocks.15/@node_objs.1" is_back_edge="1"/>
  <edges id="401" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15/@node_objs.1" is_back_edge="1"/>
  <edges id="402" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.15/@node_objs.2"/>
  <edges id="404" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.15/@node_objs.3"/>
  <edges id="406" source_obj="//@blocks.15/@node_objs.2" sink_obj="//@blocks.15/@node_objs.4"/>
  <edges id="407" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15/@node_objs.4"/>
  <edges id="408" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.15/@node_objs.4"/>
  <edges id="419" source_obj="//@blocks.16/@node_objs.1" sink_obj="//@blocks.16/@node_objs.2"/>
  <edges id="433" source_obj="//@blocks.16/@node_objs.4" sink_obj="//@blocks.16/@node_objs.6"/>
  <edges id="434" source_obj="//@blocks.16/@node_objs.5" sink_obj="//@blocks.16/@node_objs.6"/>
  <edges id="435" source_obj="//@blocks.15/@node_objs.0" sink_obj="//@blocks.16/@node_objs.7"/>
  <edges id="436" source_obj="//@blocks.16/@node_objs.6" sink_obj="//@blocks.16/@node_objs.7"/>
  <edges id="437" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.16/@node_objs.8"/>
  <edges id="438" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.18/@node_objs.0"/>
  <edges id="440" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.18/@node_objs.1"/>
  <edges id="442" source_obj="//@blocks.18/@node_objs.1" sink_obj="//@blocks.18/@node_objs.2"/>
  <edges id="447" source_obj="//@blocks.18/@node_objs.1" sink_obj="//@blocks.18/@node_objs.3"/>
  <edges id="448" source_obj="//@blocks.18/@node_objs.0" sink_obj="//@blocks.18/@node_objs.3"/>
  <edges id="449" source_obj="//@blocks.18/@node_objs.3" sink_obj="//@blocks.18/@node_objs.4"/>
  <edges id="450" source_obj="//@blocks.18/@node_objs.2" sink_obj="//@blocks.18/@node_objs.4"/>
  <edges id="453" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.18/@node_objs.5"/>
  <edges id="454" source_obj="//@blocks.18/@node_objs.4" sink_obj="//@blocks.18/@node_objs.5"/>
  <edges id="470" source_obj="//@blocks.18/@node_objs.7" sink_obj="//@blocks.18/@node_objs.8"/>
  <edges id="471" source_obj="//@blocks.18/@node_objs.6" sink_obj="//@blocks.18/@node_objs.8"/>
  <edges id="472" source_obj="//@blocks.18/@node_objs.5" sink_obj="//@blocks.18/@node_objs.9"/>
  <edges id="474" source_obj="//@blocks.18/@node_objs.8" sink_obj="//@blocks.18/@node_objs.10"/>
  <edges id="475" source_obj="//@blocks.18/@node_objs.9" sink_obj="//@blocks.18/@node_objs.10"/>
  <edges id="476" source_obj="//@blocks.18/@node_objs.10" sink_obj="//@blocks.18/@node_objs.11"/>
  <edges id="477" source_obj="//@blocks.18/@node_objs.5" sink_obj="//@blocks.18/@node_objs.11"/>
  <edges id="479" source_obj="//@blocks.18/@node_objs.11" sink_obj="//@blocks.18/@node_objs.12"/>
  <edges id="481" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.18/@node_objs.13"/>
  <edges id="482" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.19/@node_objs.0"/>
  <edges id="483" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.20/@node_objs.0"/>
  <edges id="584" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="585" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.21"/>
  <edges id="586" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="587" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3"/>
  <edges id="588" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.20"/>
  <edges id="589" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4"/>
  <edges id="590" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5"/>
  <edges id="591" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.19"/>
  <edges id="592" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.6"/>
  <edges id="593" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7"/>
  <edges id="594" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.18"/>
  <edges id="595" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.8"/>
  <edges id="596" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9"/>
  <edges id="597" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.11"/>
  <edges id="598" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.10"/>
  <edges id="599" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9" is_back_edge="1"/>
  <edges id="600" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.12"/>
  <edges id="601" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.14"/>
  <edges id="602" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.13"/>
  <edges id="603" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.12" is_back_edge="1"/>
  <edges id="604" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15"/>
  <edges id="605" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.17"/>
  <edges id="606" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.16"/>
  <edges id="607" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15" is_back_edge="1"/>
  <edges id="608" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.7" is_back_edge="1"/>
  <edges id="609" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.5" is_back_edge="1"/>
  <edges id="610" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.3" is_back_edge="1"/>
  <edges id="611" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.1" is_back_edge="1"/>
  <edges id="-1" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.10/@node_objs.2"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.13/@node_objs.2"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.16/@node_objs.2"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.18/@node_objs.12"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.13/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.16/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.13/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.13/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.4/@node_objs.2" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.2" sink_obj="//@blocks.10/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.3" sink_obj="//@blocks.10/@node_objs.5"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@blocks.10/@node_objs.5"/>
  <edges id="-1" source_obj="//@blocks.12/@node_objs.1" sink_obj="//@blocks.13/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.12/@node_objs.1" sink_obj="//@blocks.13/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.13/@node_objs.0" sink_obj="//@blocks.13/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.13/@node_objs.0" sink_obj="//@blocks.13/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.13/@node_objs.2" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.13/@node_objs.3" sink_obj="//@blocks.13/@node_objs.5"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@blocks.13/@node_objs.5"/>
  <edges id="-1" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.16/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.0" sink_obj="//@blocks.16/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.0" sink_obj="//@blocks.16/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.2" sink_obj="//@blocks.16/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.3" sink_obj="//@blocks.16/@node_objs.5"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@blocks.16/@node_objs.5"/>
  <edges id="-1" source_obj="//@blocks.18/@node_objs.5" sink_obj="//@blocks.18/@node_objs.6"/>
  <edges id="-1" source_obj="//@blocks.18/@node_objs.5" sink_obj="//@blocks.18/@node_objs.7"/>
  <blocks id="13" name="block_13" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_19</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="12" name="_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" m_display="0" m_delay="1.18" m_topoIndex="1" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_19</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>8</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="19" name="block_19" type="BlockType">
    <controlInputObjs>block_13</controlInputObjs>
    <controlInputObjs>Row_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_193</controlOutputObjs>
    <controlOutputObjs>Row_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="14" name="r_0" originalName="r" bitwidth="2" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>block_13</controlInputObjs>
      <controlInputObjs>Row_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="15" name="icmp_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln8_fu_317_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="0.61" m_topoIndex="3" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="r" lineNumber="8" originalName="r" fileName="conv.cpp" fileDirectory=".." rtlName="r_fu_323_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="1.0" m_display="0" m_delay="1.0" m_topoIndex="4" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="18" name="_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>Row_Loop_begin</controlInputObjs>
      <controlInputObjs>block_193</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>8</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="25" name="Row_Loop_begin" type="BlockType">
    <controlInputObjs>block_19</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_31</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="24" name="_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="1.0" m_display="0" m_delay="1.18" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_31</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>11</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="31" name="block_31" type="BlockType">
    <controlInputObjs>Row_Loop_begin</controlInputObjs>
    <controlInputObjs>Col_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>Row_Loop_end</controlOutputObjs>
    <controlOutputObjs>Col_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="26" name="c_0" originalName="c" bitwidth="2" opcode="phi" nodeLabel="2.0" m_display="0" m_topoIndex="10" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>Row_Loop_begin</controlInputObjs>
      <controlInputObjs>Col_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="27" name="icmp_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln11_fu_341_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="2.0" m_display="0" m_delay="0.61" m_topoIndex="11" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="29" name="c" lineNumber="26" originalName="c" fileName="conv.cpp" fileDirectory=".." rtlName="c_fu_347_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="2.0" m_display="0" m_delay="1.0" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="30" name="_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="13" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>Col_Loop_begin</controlInputObjs>
      <controlInputObjs>Row_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>11</validLinenumbers>
      <validLinenumbers>26</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="42" name="Col_Loop_begin" type="BlockType">
    <controlInputObjs>block_31</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_48</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="35" name="add_ln34" lineNumber="34" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln34_fu_357_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="2.0" m_display="0" m_delay="1.18" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="39" name="sub_ln34" lineNumber="34" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln34_fu_378_p2" contextFuncName="conv_1" bitwidth="5" opcode="sub" nodeLabel="2.0" m_display="0" m_delay="1.36" m_topoIndex="19" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="40" name="xor_ln26" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="xor_ln26_fu_384_p2" contextFuncName="conv_1" bitwidth="2" opcode="xor" nodeLabel="2.0" m_display="0" m_delay="0.61" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="2.0" m_display="0" m_delay="1.18" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_48</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>34</validLinenumbers>
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>14</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="48" name="block_48" type="BlockType">
    <controlInputObjs>Col_Loop_begin</controlInputObjs>
    <controlInputObjs>Filter1_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>Col_Loop_end</controlOutputObjs>
    <controlOutputObjs>Filter1_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="43" name="f_0" originalName="f" bitwidth="2" opcode="phi" nodeLabel="3.0" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>Col_Loop_begin</controlInputObjs>
      <controlInputObjs>Filter1_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="44" name="icmp_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln14_fu_390_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="3.0" m_display="0" m_delay="0.61" m_topoIndex="24" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="46" name="f" lineNumber="14" originalName="f" fileName="conv.cpp" fileDirectory=".." rtlName="f_fu_396_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="3.0" m_display="0" m_delay="1.0" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="47" name="_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="26" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>Filter1_Loop_begin</controlInputObjs>
      <controlInputObjs>Col_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>14</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="57" name="Filter1_Loop_begin" type="BlockType">
    <controlInputObjs>block_48</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_64</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="53" name="add_ln34_1" lineNumber="34" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln34_1_fu_410_p2" contextFuncName="conv_1" bitwidth="5" opcode="add" nodeLabel="3.0" m_display="0" m_delay="1.36" m_topoIndex="29" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="56" name="_ln18" lineNumber="18" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="3.0" m_display="0" m_delay="1.18" m_topoIndex="32" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_64</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>34</validLinenumbers>
      <validLinenumbers>18</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="64" name="block_64" type="BlockType">
    <controlInputObjs>Filter1_Loop_begin</controlInputObjs>
    <controlInputObjs>W_Col_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>Filter1_Loop_end</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="58" name="wr_0" originalName="wr" bitwidth="2" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="34" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>Filter1_Loop_begin</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="59" name="w_sum_0" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <controlInputObjs>Filter1_Loop_begin</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="60" name="icmp_ln18" lineNumber="18" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln18_fu_420_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="4.0" m_display="0" m_delay="0.61" m_topoIndex="36" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="62" name="wr" lineNumber="18" originalName="wr" fileName="conv.cpp" fileDirectory=".." rtlName="wr_fu_426_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.0" m_topoIndex="37" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="63" name="_ln18" lineNumber="18" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="4.0" m_display="0" m_topoIndex="38" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
      <controlInputObjs>Filter1_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>18</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="77" name="W_Col_Loop_begin" type="BlockType">
    <controlInputObjs>block_64</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_84</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="68" name="add_ln26" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_fu_444_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.0" m_topoIndex="41" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="76" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="4.0" m_display="0" m_delay="1.18" m_topoIndex="48" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_84</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="84" name="block_84" type="BlockType">
    <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
    <controlInputObjs>block_103</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop</controlOutputObjs>
    <controlOutputObjs>block_103</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="78" name="w_sum_2_0" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="5.0" m_display="0" m_topoIndex="55" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
      <controlInputObjs>block_103</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="79" name="ch_0_0" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="5.0" m_display="0" m_topoIndex="56" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
      <controlInputObjs>block_103</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="80" name="icmp_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln24_fu_525_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="5.0" m_display="0" m_delay="0.61" m_topoIndex="57" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="82" name="add_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln24_fu_531_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="5.0" m_display="0" m_delay="1.0" m_topoIndex="58" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="83" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="5.0" m_display="0" m_topoIndex="59" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_103</controlInputObjs>
      <controlInputObjs>W_Col_Loop</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="103" name="block_103" type="BlockType">
    <controlInputObjs>block_84</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_84</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="88" name="add_ln26_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_2_fu_545_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="5.0" m_display="0" m_delay="1.18" m_topoIndex="62" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="91" name="sub_ln26" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln26_fu_562_p2" contextFuncName="conv_1" bitwidth="6" opcode="sub" nodeLabel="5.0" m_display="0" m_topoIndex="65" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="92" name="add_ln26_3" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_3_fu_568_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="5.0" m_display="0" m_delay="2.27" m_topoIndex="66" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="95" name="add_ln26_4" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_4_fu_578_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="5.0" m_display="0" m_delay="1.36" m_topoIndex="69" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="98" name="conv_weights_0_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="5.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="72" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="99" name="input_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="5.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="73" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>input_r</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="100" name="tmp_s" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fmul_32ns_fYi_U2" contextFuncName="conv_1" bitwidth="32" opcode="fmul" nodeLabel="6.0" nodeLatency="1" m_display="0" m_delay="10.1" m_topoIndex="75" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="101" name="w_sum_3" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="7.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="76" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fmul</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="102" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="8.0" m_display="0" m_topoIndex="77" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_84</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="107" name="W_Col_Loop" type="BlockType">
    <controlInputObjs>block_84</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_114</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="106" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="5.0" m_display="0" m_delay="1.18" m_topoIndex="74" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_114</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="114" name="block_114" type="BlockType">
    <controlInputObjs>W_Col_Loop</controlInputObjs>
    <controlInputObjs>block_133</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop1</controlOutputObjs>
    <controlOutputObjs>block_133</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="108" name="w_sum_2_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="9.0" m_display="0" m_topoIndex="78" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <controlInputObjs>W_Col_Loop</controlInputObjs>
      <controlInputObjs>block_133</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="109" name="ch_0_1" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="9.0" m_display="0" m_topoIndex="79" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Col_Loop</controlInputObjs>
      <controlInputObjs>block_133</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="110" name="icmp_ln24_1" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln24_1_fu_588_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="9.0" m_display="0" m_delay="0.61" m_topoIndex="80" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="112" name="add_ln24_1" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln24_1_fu_594_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="9.0" m_display="0" m_delay="1.0" m_topoIndex="81" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="113" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="9.0" m_display="0" m_topoIndex="82" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_133</controlInputObjs>
      <controlInputObjs>W_Col_Loop1</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="133" name="block_133" type="BlockType">
    <controlInputObjs>block_114</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_114</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="118" name="add_ln26_5" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_5_fu_608_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="9.0" m_display="0" m_delay="1.18" m_topoIndex="85" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="121" name="sub_ln26_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln26_1_fu_625_p2" contextFuncName="conv_1" bitwidth="6" opcode="sub" nodeLabel="9.0" m_display="0" m_topoIndex="88" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="122" name="add_ln26_6" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_6_fu_631_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="9.0" m_display="0" m_delay="2.27" m_topoIndex="89" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="125" name="add_ln26_7" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_7_fu_641_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="9.0" m_display="0" m_delay="1.36" m_topoIndex="92" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="128" name="conv_weights_1_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="9.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="95" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="129" name="input_load_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="9.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="96" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>input_r</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="130" name="tmp_1_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fmul_32ns_fYi_U2" contextFuncName="conv_1" bitwidth="32" opcode="fmul" nodeLabel="10.0" nodeLatency="1" m_display="0" m_delay="10.1" m_topoIndex="98" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="131" name="w_sum_3_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="11.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="99" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fmul</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="132" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="12.0" m_display="0" m_topoIndex="100" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_114</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="137" name="W_Col_Loop1" type="BlockType">
    <controlInputObjs>block_114</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_144</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="136" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="9.0" m_display="0" m_delay="1.18" m_topoIndex="97" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_144</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="144" name="block_144" type="BlockType">
    <controlInputObjs>W_Col_Loop1</controlInputObjs>
    <controlInputObjs>block_163</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_end</controlOutputObjs>
    <controlOutputObjs>block_163</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="138" name="w_sum_2_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="13.0" m_display="0" m_topoIndex="101" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <controlInputObjs>W_Col_Loop1</controlInputObjs>
      <controlInputObjs>block_163</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="139" name="ch_0_2" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="13.0" m_display="0" m_topoIndex="102" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Col_Loop1</controlInputObjs>
      <controlInputObjs>block_163</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="140" name="icmp_ln24_2" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln24_2_fu_651_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="13.0" m_display="0" m_delay="0.61" m_topoIndex="103" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="142" name="add_ln24_2" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln24_2_fu_657_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="13.0" m_display="0" m_delay="1.0" m_topoIndex="104" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="143" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="13.0" m_display="0" m_topoIndex="105" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_163</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="163" name="block_163" type="BlockType">
    <controlInputObjs>block_144</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_144</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="148" name="add_ln26_8" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_8_fu_671_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="13.0" m_display="0" m_delay="1.18" m_topoIndex="108" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="151" name="sub_ln26_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln26_2_fu_688_p2" contextFuncName="conv_1" bitwidth="6" opcode="sub" nodeLabel="13.0" m_display="0" m_topoIndex="111" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="152" name="add_ln26_9" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_9_fu_694_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="13.0" m_display="0" m_delay="2.27" m_topoIndex="112" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="155" name="add_ln26_10" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_10_fu_704_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="13.0" m_display="0" m_delay="1.36" m_topoIndex="115" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="158" name="conv_weights_2_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="13.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="118" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="159" name="input_load_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="13.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="119" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>input_r</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="160" name="tmp_1_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fmul_32ns_fYi_U2" contextFuncName="conv_1" bitwidth="32" opcode="fmul" nodeLabel="14.0" nodeLatency="1" m_display="0" m_delay="10.1" m_topoIndex="121" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="161" name="w_sum_3_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="15.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="122" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fmul</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="162" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="16.0" m_display="0" m_topoIndex="123" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_144</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="166" name="W_Col_Loop_end" type="BlockType">
    <controlInputObjs>block_144</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_64</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="165" name="_ln18" lineNumber="18" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="13.0" m_display="0" m_topoIndex="120" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_64</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>18</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="185" name="Filter1_Loop_end" type="BlockType">
    <controlInputObjs>block_64</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_48</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="167" name="icmp_ln7" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="icmp_ln7_fu_490_p2" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="1" opcode="icmp" nodeLabel="4.0" m_display="0" m_delay="0.61" m_topoIndex="49" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="168" name="icmp_ln7_1" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="icmp_ln7_1_fu_496_p2" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="1" opcode="icmp" nodeLabel="4.0" m_display="0" m_delay="0.61" m_topoIndex="50" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="169" name="select_ln7_i" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="select_ln7_i_fu_502_p3" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="32" opcode="select" nodeLabel="4.0" m_display="0" m_topoIndex="51" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="170" name="empty_13" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="empty_13_fu_510_p2" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="1" opcode="or" nodeLabel="4.0" m_display="0" m_topoIndex="52" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="171" name="merge_i" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="merge_i_fu_516_p3" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="32" opcode="select" nodeLabel="4.0" m_display="0" m_delay="0.61" m_topoIndex="53" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="172" name="w_sum" lineNumber="30" originalName="w_sum" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="54" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="176" name="icmp_ln33" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln33_fu_732_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="17.0" m_display="0" m_delay="1.12" m_topoIndex="127" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="177" name="icmp_ln33_1" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln33_1_fu_738_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="17.0" m_display="0" m_delay="1.48" m_topoIndex="128" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="178" name="or_ln33" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="or_ln33_fu_744_p2" contextFuncName="conv_1" bitwidth="1" opcode="or" nodeLabel="17.0" m_display="0" m_topoIndex="129" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="179" name="tmp_4" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fcmp_32ns_g8j_U3" contextFuncName="conv_1" bitwidth="1" opcode="fcmp" nodeLabel="17.0" m_display="0" m_delay="15.7" m_topoIndex="130" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="180" name="and_ln33" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="and_ln33_fu_750_p2" contextFuncName="conv_1" bitwidth="1" opcode="and" nodeLabel="17.0" m_display="0" m_topoIndex="131" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="181" name="w_sum_1" lineNumber="33" originalName="w_sum" fileName="conv.cpp" fileDirectory=".." rtlName="conv_out_d0" contextFuncName="conv_1" bitwidth="32" opcode="select" nodeLabel="17.0" m_display="0" m_delay="0.61" m_topoIndex="132" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="182" name="conv_out_addr_write_ln34" lineNumber="34" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="store" nodeLabel="17.0" m_display="0" m_delay="1.42" m_topoIndex="133" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>select</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="184" name="_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="17.0" m_display="0" m_topoIndex="134" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_48</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="aesl_mux_load.3floatP.i2">
      <validLinenumbers>7</validLinenumbers>
    </fileValidLineNumbers>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>30</validLinenumbers>
      <validLinenumbers>33</validLinenumbers>
      <validLinenumbers>34</validLinenumbers>
      <validLinenumbers>14</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="188" name="Col_Loop_end" type="BlockType">
    <controlInputObjs>block_48</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_31</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="187" name="_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_31</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>11</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="191" name="Row_Loop_end" type="BlockType">
    <controlInputObjs>block_31</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_19</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="190" name="_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_19</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>8</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="193" name="block_193" type="BlockType">
    <controlInputObjs>block_19</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="192" name="_ln41" lineNumber="41" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="ret" nodeLabel="1.0" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="41" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>41</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <ScheduleInfo time="7"/>
  <ScheduleInfo time="8"/>
  <ScheduleInfo time="9"/>
  <ScheduleInfo time="10"/>
  <ScheduleInfo time="11"/>
  <ScheduleInfo time="12"/>
  <ScheduleInfo time="13"/>
  <ScheduleInfo time="14"/>
  <ScheduleInfo time="15"/>
  <ScheduleInfo time="16"/>
  <ScheduleInfo time="17"/>
  <regnodes realName="zext_ln34_2_reg_805">
    <nodeIds>51</nodeIds>
  </regnodes>
  <regnodes realName="r_reg_768">
    <nodeIds>17</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_3_reg_875">
    <nodeIds>101</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_1_addr_reg_888">
    <nodeIds>124</nodeIds>
  </regnodes>
  <regnodes realName="wr_reg_820">
    <nodeIds>62</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_1_reg_250">
    <nodeIds>109</nodeIds>
  </regnodes>
  <regnodes realName="input_addr_1_reg_893">
    <nodeIds>127</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_1_load_reg_898">
    <nodeIds>128</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln22_reg_842">
    <nodeIds>74</nodeIds>
  </regnodes>
  <regnodes realName="conv_out_addr_reg_812">
    <nodeIds>55</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_2_1_reg_239">
    <nodeIds>108</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_reg_825">
    <nodeIds>67</nodeIds>
  </regnodes>
  <regnodes realName="c_reg_781">
    <nodeIds>29</nodeIds>
  </regnodes>
  <regnodes realName="sub_ln34_reg_787">
    <nodeIds>39</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_0_reg_205">
    <nodeIds>59</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_2_0_reg_217">
    <nodeIds>78</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_0_load_reg_870">
    <nodeIds>98</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_3_1_reg_903">
    <nodeIds>131</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_2_reg_837">
    <nodeIds>72</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_2_addr_reg_916">
    <nodeIds>154</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_2_reg_273">
    <nodeIds>139</nodeIds>
  </regnodes>
  <regnodes realName="reg_312">
    <nodeIds>100</nodeIds>
    <nodeIds>130</nodeIds>
    <nodeIds>160</nodeIds>
  </regnodes>
  <regnodes realName="merge_i_reg_847">
    <nodeIds>171</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_2_2_reg_261">
    <nodeIds>138</nodeIds>
  </regnodes>
  <regnodes realName="f_0_reg_182">
    <nodeIds>43</nodeIds>
  </regnodes>
  <regnodes realName="wr_0_reg_194">
    <nodeIds>58</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_3_2_reg_931">
    <nodeIds>161</nodeIds>
  </regnodes>
  <regnodes realName="add_ln24_reg_855">
    <nodeIds>82</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_1_reg_832">
    <nodeIds>70</nodeIds>
  </regnodes>
  <regnodes realName="input_addr_2_reg_921">
    <nodeIds>157</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_2_load_reg_926">
    <nodeIds>158</nodeIds>
  </regnodes>
  <regnodes realName="add_ln24_1_reg_883">
    <nodeIds>112</nodeIds>
  </regnodes>
  <regnodes realName="input_addr_reg_865">
    <nodeIds>97</nodeIds>
  </regnodes>
  <regnodes realName="add_ln24_2_reg_911">
    <nodeIds>142</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_0_addr_reg_860">
    <nodeIds>94</nodeIds>
  </regnodes>
  <regnodes realName="reg_307">
    <nodeIds>99</nodeIds>
    <nodeIds>129</nodeIds>
    <nodeIds>159</nodeIds>
  </regnodes>
  <regnodes realName="c_0_reg_170">
    <nodeIds>26</nodeIds>
  </regnodes>
  <regnodes realName="r_0_reg_158">
    <nodeIds>14</nodeIds>
  </regnodes>
  <regnodes realName="xor_ln26_reg_792">
    <nodeIds>40</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln11_reg_773">
    <nodeIds>23</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_0_reg_228">
    <nodeIds>79</nodeIds>
  </regnodes>
  <regnodes realName="f_reg_800">
    <nodeIds>46</nodeIds>
  </regnodes>
  <expressionNodes realName="zext_ln26_8_fu_600">
    <nodeIds>116</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln34_fu_357">
    <nodeIds>35</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln18_fu_420">
    <nodeIds>60</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln33_fu_728">
    <nodeIds>175</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_2_0_phi_fu_220">
    <nodeIds>78</nodeIds>
  </expressionNodes>
  <expressionNodes realName="r_0_phi_fu_162">
    <nodeIds>14</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln24_2_fu_657">
    <nodeIds>142</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_2_1_phi_fu_242">
    <nodeIds>108</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_9_fu_604">
    <nodeIds>117</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln33_fu_732">
    <nodeIds>176</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_9_fu_694">
    <nodeIds>152</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_8_fu_671">
    <nodeIds>148</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_14_fu_667">
    <nodeIds>147</nodeIds>
  </expressionNodes>
  <expressionNodes realName="f_0_phi_fu_186">
    <nodeIds>43</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln14_fu_390">
    <nodeIds>44</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_2_phi_fu_277">
    <nodeIds>139</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_4_fu_415">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln8_fu_317">
    <nodeIds>15</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln24_2_fu_651">
    <nodeIds>140</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c_0_phi_fu_174">
    <nodeIds>26</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_0_phi_fu_232">
    <nodeIds>79</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_1_fu_362">
    <nodeIds>36</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln34_fu_378">
    <nodeIds>39</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_1_fu_460">
    <nodeIds>70</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_10_fu_704">
    <nodeIds>155</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln22_fu_486">
    <nodeIds>74</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_1_fu_756">
    <nodeIds>181</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_fu_444">
    <nodeIds>68</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_fu_718">
    <nodeIds>174</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_5_fu_608">
    <nodeIds>118</nodeIds>
  </expressionNodes>
  <expressionNodes realName="merge_i_fu_516">
    <nodeIds>171</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wr_0_phi_fu_198">
    <nodeIds>58</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_16_fu_699">
    <nodeIds>153</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_15_fu_676">
    <nodeIds>149</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln26_fu_384">
    <nodeIds>40</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln24_fu_531">
    <nodeIds>82</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_11_fu_636">
    <nodeIds>123</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_7_fu_641">
    <nodeIds>125</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln26_2_fu_688">
    <nodeIds>151</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl3_cast_fu_680">
    <nodeIds>150</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_out_addr_gep_fu_78">
    <nodeIds>55</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln11_fu_341">
    <nodeIds>27</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl1_cast_fu_554">
    <nodeIds>90</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln34_fu_366">
    <nodeIds>37</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_6_fu_631">
    <nodeIds>122</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln33_fu_714">
    <nodeIds>173</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln33_fu_750">
    <nodeIds>180</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_8_fu_329">
    <nodeIds>22</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln33_1_fu_738">
    <nodeIds>177</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln7_fu_490">
    <nodeIds>167</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln7_i_fu_502">
    <nodeIds>169</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_4_fu_301">
    <nodeIds>179</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_2_fu_473">
    <nodeIds>72</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_9_fu_432">
    <nodeIds>66</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_3_fu_537">
    <nodeIds>86</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl2_cast_fu_617">
    <nodeIds>120</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln24_fu_525">
    <nodeIds>80</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln33_fu_744">
    <nodeIds>178</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln7_1_fu_496">
    <nodeIds>168</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_7_fu_583">
    <nodeIds>96</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_2_fu_402">
    <nodeIds>51</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_1_addr_gep_fu_111">
    <nodeIds>124</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_11_fu_464">
    <nodeIds>71</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_10_fu_613">
    <nodeIds>119</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_4_fu_541">
    <nodeIds>87</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_addr_2_gep_fu_139">
    <nodeIds>157</nodeIds>
  </expressionNodes>
  <expressionNodes realName="f_fu_396">
    <nodeIds>46</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_0_phi_fu_209">
    <nodeIds>59</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_3_fu_406">
    <nodeIds>52</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln24_1_fu_594">
    <nodeIds>112</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c_fu_347">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_4_fu_578">
    <nodeIds>95</nodeIds>
  </expressionNodes>
  <expressionNodes realName="r_fu_323">
    <nodeIds>17</nodeIds>
  </expressionNodes>
  <expressionNodes realName="empty_13_fu_510">
    <nodeIds>170</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln24_1_fu_588">
    <nodeIds>110</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln26_1_fu_625">
    <nodeIds>121</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_fu_440">
    <nodeIds>67</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_12_fu_477">
    <nodeIds>73</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_2_addr_gep_fu_132">
    <nodeIds>154</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_13_fu_663">
    <nodeIds>146</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wr_fu_426">
    <nodeIds>62</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_1_phi_fu_254">
    <nodeIds>109</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_addr_1_gep_fu_118">
    <nodeIds>127</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln26_fu_562">
    <nodeIds>91</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_17_fu_709">
    <nodeIds>156</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln11_fu_337">
    <nodeIds>23</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_6_fu_573">
    <nodeIds>93</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln34_1_fu_410">
    <nodeIds>53</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_12_fu_646">
    <nodeIds>126</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_10_fu_450">
    <nodeIds>69</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_2_2_phi_fu_265">
    <nodeIds>138</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_5_fu_550">
    <nodeIds>89</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_addr_gep_fu_92">
    <nodeIds>97</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl_cast_fu_370">
    <nodeIds>38</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_2_fu_545">
    <nodeIds>88</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_3_fu_568">
    <nodeIds>92</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_0_addr_gep_fu_85">
    <nodeIds>94</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_fu_353">
    <nodeIds>34</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_fu_292">
    <nodeIds>100</nodeIds>
    <nodeIds>130</nodeIds>
    <nodeIds>160</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_284">
    <nodeIds>172</nodeIds>
    <nodeIds>101</nodeIds>
    <nodeIds>131</nodeIds>
    <nodeIds>161</nodeIds>
  </moduleNodes>
  <memoryPorts dataString="conv_out">
    <nodeIds>182</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_0">
    <nodeIds>98</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_1">
    <nodeIds>128</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_2">
    <nodeIds>158</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_r">
    <nodeIds>99</nodeIds>
    <nodeIds>129</nodeIds>
    <nodeIds>159</nodeIds>
  </memoryPorts>
  <ioPorts name="conv_out(p0)">
    <contents name="store">
      <nodeIds>182</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_r(p0)">
    <contents name="load">
      <nodeIds>99</nodeIds>
      <nodeIds>129</nodeIds>
      <nodeIds>159</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="9" stage="1" latency="1"/>
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="192" stage="1" latency="1"/>
    </states>
    <states id="3">
      <operations id="26" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="189" stage="1" latency="1"/>
      <operations id="190" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="186" stage="1" latency="1"/>
      <operations id="187" stage="1" latency="1"/>
    </states>
    <states id="5">
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="69" stage="1" latency="1"/>
      <operations id="70" stage="1" latency="1"/>
      <operations id="71" stage="1" latency="1"/>
      <operations id="72" stage="1" latency="1"/>
      <operations id="73" stage="1" latency="1"/>
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="76" stage="1" latency="1"/>
      <operations id="167" stage="1" latency="1"/>
      <operations id="168" stage="1" latency="1"/>
      <operations id="169" stage="1" latency="1"/>
      <operations id="170" stage="1" latency="1"/>
      <operations id="171" stage="1" latency="1"/>
      <operations id="172" stage="2" latency="2"/>
    </states>
    <states id="6">
      <operations id="78" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
      <operations id="80" stage="1" latency="1"/>
      <operations id="81" stage="1" latency="1"/>
      <operations id="82" stage="1" latency="1"/>
      <operations id="83" stage="1" latency="1"/>
      <operations id="86" stage="1" latency="1"/>
      <operations id="87" stage="1" latency="1"/>
      <operations id="88" stage="1" latency="1"/>
      <operations id="89" stage="1" latency="1"/>
      <operations id="90" stage="1" latency="1"/>
      <operations id="91" stage="1" latency="1"/>
      <operations id="92" stage="1" latency="1"/>
      <operations id="93" stage="1" latency="1"/>
      <operations id="94" stage="1" latency="1"/>
      <operations id="95" stage="1" latency="1"/>
      <operations id="96" stage="1" latency="1"/>
      <operations id="97" stage="1" latency="1"/>
      <operations id="98" stage="2" latency="2"/>
      <operations id="99" stage="2" latency="2"/>
      <operations id="104" stage="1" latency="1"/>
      <operations id="105" stage="1" latency="1"/>
      <operations id="106" stage="1" latency="1"/>
    </states>
    <states id="7">
      <operations id="98" stage="1" latency="2"/>
      <operations id="99" stage="1" latency="2"/>
      <operations id="100" stage="2" latency="2"/>
    </states>
    <states id="8">
      <operations id="100" stage="1" latency="2"/>
      <operations id="101" stage="2" latency="2"/>
    </states>
    <states id="9">
      <operations id="85" stage="1" latency="1"/>
      <operations id="101" stage="1" latency="2"/>
      <operations id="102" stage="1" latency="1"/>
    </states>
    <states id="10">
      <operations id="108" stage="1" latency="1"/>
      <operations id="109" stage="1" latency="1"/>
      <operations id="110" stage="1" latency="1"/>
      <operations id="111" stage="1" latency="1"/>
      <operations id="112" stage="1" latency="1"/>
      <operations id="113" stage="1" latency="1"/>
      <operations id="116" stage="1" latency="1"/>
      <operations id="117" stage="1" latency="1"/>
      <operations id="118" stage="1" latency="1"/>
      <operations id="119" stage="1" latency="1"/>
      <operations id="120" stage="1" latency="1"/>
      <operations id="121" stage="1" latency="1"/>
      <operations id="122" stage="1" latency="1"/>
      <operations id="123" stage="1" latency="1"/>
      <operations id="124" stage="1" latency="1"/>
      <operations id="125" stage="1" latency="1"/>
      <operations id="126" stage="1" latency="1"/>
      <operations id="127" stage="1" latency="1"/>
      <operations id="128" stage="2" latency="2"/>
      <operations id="129" stage="2" latency="2"/>
      <operations id="134" stage="1" latency="1"/>
      <operations id="135" stage="1" latency="1"/>
      <operations id="136" stage="1" latency="1"/>
    </states>
    <states id="11">
      <operations id="128" stage="1" latency="2"/>
      <operations id="129" stage="1" latency="2"/>
      <operations id="130" stage="2" latency="2"/>
    </states>
    <states id="12">
      <operations id="130" stage="1" latency="2"/>
      <operations id="131" stage="2" latency="2"/>
    </states>
    <states id="13">
      <operations id="115" stage="1" latency="1"/>
      <operations id="131" stage="1" latency="2"/>
      <operations id="132" stage="1" latency="1"/>
    </states>
    <states id="14">
      <operations id="138" stage="1" latency="1"/>
      <operations id="139" stage="1" latency="1"/>
      <operations id="140" stage="1" latency="1"/>
      <operations id="141" stage="1" latency="1"/>
      <operations id="142" stage="1" latency="1"/>
      <operations id="143" stage="1" latency="1"/>
      <operations id="146" stage="1" latency="1"/>
      <operations id="147" stage="1" latency="1"/>
      <operations id="148" stage="1" latency="1"/>
      <operations id="149" stage="1" latency="1"/>
      <operations id="150" stage="1" latency="1"/>
      <operations id="151" stage="1" latency="1"/>
      <operations id="152" stage="1" latency="1"/>
      <operations id="153" stage="1" latency="1"/>
      <operations id="154" stage="1" latency="1"/>
      <operations id="155" stage="1" latency="1"/>
      <operations id="156" stage="1" latency="1"/>
      <operations id="157" stage="1" latency="1"/>
      <operations id="158" stage="2" latency="2"/>
      <operations id="159" stage="2" latency="2"/>
      <operations id="164" stage="1" latency="1"/>
      <operations id="165" stage="1" latency="1"/>
    </states>
    <states id="15">
      <operations id="158" stage="1" latency="2"/>
      <operations id="159" stage="1" latency="2"/>
      <operations id="160" stage="2" latency="2"/>
    </states>
    <states id="16">
      <operations id="160" stage="1" latency="2"/>
      <operations id="161" stage="2" latency="2"/>
    </states>
    <states id="17">
      <operations id="145" stage="1" latency="1"/>
      <operations id="161" stage="1" latency="2"/>
      <operations id="162" stage="1" latency="1"/>
    </states>
    <states id="18">
      <operations id="172" stage="1" latency="2"/>
      <operations id="173" stage="1" latency="1"/>
      <operations id="174" stage="1" latency="1"/>
      <operations id="175" stage="1" latency="1"/>
      <operations id="176" stage="1" latency="1"/>
      <operations id="177" stage="1" latency="1"/>
      <operations id="178" stage="1" latency="1"/>
      <operations id="179" stage="1" latency="1"/>
      <operations id="180" stage="1" latency="1"/>
      <operations id="181" stage="1" latency="1"/>
      <operations id="182" stage="1" latency="1"/>
      <operations id="183" stage="1" latency="1"/>
      <operations id="184" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="18">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="-1"/>
    </transitions>
    <transitions inState="7" outState="8">
      <condition id="-1"/>
    </transitions>
    <transitions inState="8" outState="9">
      <condition id="-1"/>
    </transitions>
    <transitions inState="9" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="10">
      <condition id="-1"/>
    </transitions>
    <transitions inState="10" outState="11">
      <condition id="-1"/>
    </transitions>
    <transitions inState="11" outState="12">
      <condition id="-1"/>
    </transitions>
    <transitions inState="12" outState="13">
      <condition id="-1"/>
    </transitions>
    <transitions inState="13" outState="10">
      <condition id="-1"/>
    </transitions>
    <transitions inState="10" outState="14">
      <condition id="-1"/>
    </transitions>
    <transitions inState="14" outState="15">
      <condition id="-1"/>
    </transitions>
    <transitions inState="15" outState="16">
      <condition id="-1"/>
    </transitions>
    <transitions inState="16" outState="17">
      <condition id="-1"/>
    </transitions>
    <transitions inState="17" outState="14">
      <condition id="-1"/>
    </transitions>
    <transitions inState="14" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="18" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="conv_1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1057" mMaxLatency="1057">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>20</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>13</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Row_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="1056" mMaxLatency="1056" mType="1">
      <subRegions>4</subRegions>
      <subRegions>5</subRegions>
      <subRegions>19</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Region 1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>19</basicBlocks>
      <basicBlocks>25</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="5" mTag="Col_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="526" mMaxLatency="526" mType="1">
      <subRegions>6</subRegions>
      <subRegions>7</subRegions>
      <subRegions>18</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="6" mTag="Region 2" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>31</basicBlocks>
      <basicBlocks>42</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="7" mTag="Filter1_Loop" mII="-1" mDepth="-1" mMinTripCount="3" mMaxTripCount="3" mMinLatency="261" mMaxLatency="261" mType="1">
      <subRegions>8</subRegions>
      <subRegions>9</subRegions>
      <subRegions>17</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="8" mTag="Region 3" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>48</basicBlocks>
      <basicBlocks>57</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="9" mTag="W_Row_Loop" mII="-1" mDepth="-1" mMinTripCount="3" mMaxTripCount="3" mMinLatency="84" mMaxLatency="84" mType="1">
      <subRegions>10</subRegions>
      <subRegions>11</subRegions>
      <subRegions>12</subRegions>
      <subRegions>13</subRegions>
      <subRegions>14</subRegions>
      <subRegions>15</subRegions>
      <subRegions>16</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="10" mTag="Region 4" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>64</basicBlocks>
      <basicBlocks>77</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="11" mTag="Chan_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="8" mMaxLatency="8" mType="1">
      <basicBlocks>84</basicBlocks>
      <basicBlocks>103</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="12" mTag="Region 5" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>107</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="13" mTag="Chan_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="8" mMaxLatency="8" mType="1">
      <basicBlocks>114</basicBlocks>
      <basicBlocks>133</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="14" mTag="Region 6" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>137</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="15" mTag="Chan_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="8" mMaxLatency="8" mType="1">
      <basicBlocks>144</basicBlocks>
      <basicBlocks>163</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="16" mTag="Region 7" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>166</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="17" mTag="Region 8" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1" mMaxLatency="1">
      <basicBlocks>185</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="18" mTag="Region 9" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>188</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="19" mTag="Region 10" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>191</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="20" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>193</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
