#ifndef __VOLTPLAN_FUSE_HWIO_H__
#define __VOLTPLAN_FUSE_HWIO_H__
/*
===========================================================================
*/
/**
  @file voltplan_fuse_hwio.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    Amberwing v2 [amberwing_v2.0_p3r53.0]

  This file contains HWIO register definitions for the following modules:
    SECURITY_CONTROL_CORE

  'Exclude' filters applied: DUMMY RESERVED 

  Generation parameters: 
  { u'exclude-reserved': True,
    u'filename': u'voltplan_fuse_hwio.h',
    u'header': u'',
    u'module-filter-exclude': { },
    u'module-filter-include': { },
    u'modules': [u'SECURITY_CONTROL_CORE'],
    u'output-offsets': True}
*/
/*
  ===========================================================================

  Copyright (c) 2018 Qualcomm Datacenter Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Datacenter Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================


  $Header: $
  $DateTime: $
  $Author: $
*/
/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                                (SECURITY_CONTROL_BASE      + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_OFFS                                                           0x00000000

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_OFFS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                                  71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000120)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_RMSK                                                              0xffffffff
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR, HWIO_QFPROM_RAW_JTAG_ID_LSB_RMSK)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_JTAG_ID_LSB_ADDR,m,v,HWIO_QFPROM_RAW_JTAG_ID_LSB_IN)
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_RZVD0_BMSK                                                        0xf0000000
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_RZVD0_SHFT                                                              0x1c
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_FEATURE_ID_BMSK                                                    0xff00000
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_FEATURE_ID_SHFT                                                         0x14
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_JTAG_ID_BMSK                                                         0xfffff
#define HWIO_QFPROM_RAW_JTAG_ID_LSB_JTAG_ID_SHFT                                                             0x0

#define HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000124)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000124)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_RMSK                                                              0xffffffff
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR, HWIO_QFPROM_RAW_JTAG_ID_MSB_RMSK)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_JTAG_ID_MSB_ADDR,m,v,HWIO_QFPROM_RAW_JTAG_ID_MSB_IN)
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_RZVD0_BMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_JTAG_ID_MSB_RZVD0_SHFT                                                               0x0

#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000128)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000128)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR, HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CUST_PRIV_KEY1_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CUST_PRIV_KEY1_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CUST_PRIV_KEY0_BMSK                                            0x40000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CUST_PRIV_KEY0_SHFT                                                  0x1e
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE29_BMSK                                                   0x20000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE29_SHFT                                                         0x1d
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE28_BMSK                                                   0x10000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE28_SHFT                                                         0x1c
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE27_BMSK                                                    0x8000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE27_SHFT                                                         0x1b
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE26_BMSK                                                    0x4000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE26_SHFT                                                         0x1a
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_QC_SEC_BOOT_BMSK                                                0x2000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_QC_SEC_BOOT_SHFT                                                     0x19
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x1000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_PK_HASH_BMSK                                                 0x800000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_PK_HASH_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                      0x400000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                          0x16
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                      0x200000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x15
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                              0x100000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_REDUN_BMSK                                                    0x80000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_REDUN_SHFT                                                       0x13
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CPR_BMSK                                                          0x40000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CPR_SHFT                                                             0x12
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_TSENS_BMSK                                                        0x20000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_TSENS_SHFT                                                           0x11
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE16_BMSK                                                      0x10000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE16_SHFT                                                         0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PTE_BMSK                                                           0x8000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PTE_SHFT                                                              0xf
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CALIB_BMSK                                                         0x4000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CALIB_SHFT                                                            0xe
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ACC_PRIVATE_BMSK                                                   0x2000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ACC_PRIVATE_SHFT                                                      0xd
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_ACCEL_BMSK                                                     0x1000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_ACCEL_SHFT                                                        0xc
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_DEBUG_KEY_BMSK                                                      0x800
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_DEBUG_KEY_SHFT                                                        0xb
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_USB_VID_PID_BMSK                                                    0x400
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_USB_VID_PID_SHFT                                                      0xa
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_CONFIG_BMSK                                                     0x100
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_CONFIG_SHFT                                                       0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SERIAL_NUM_BMSK                                                      0x80
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SERIAL_NUM_SHFT                                                       0x7
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CUST_KEY_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CUST_KEY_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PARTIAL_GOOD_BMSK                                                    0x20
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PARTIAL_GOOD_SHFT                                                     0x5
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_BMSK                                                   0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_SHFT                                                    0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEC_EN_BMSK                                                           0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEC_EN_SHFT                                                           0x3
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RD_WR_PERM_BMSK                                                       0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RD_WR_PERM_SHFT                                                       0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_JTAG_ID_BMSK                                                          0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_JTAG_ID_SHFT                                                          0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CM_PRIVATE_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CM_PRIVATE_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000012c)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000012c)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR, HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CUST_PRIV_KEY1_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CUST_PRIV_KEY1_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CUST_PRIV_KEY0_BMSK                                            0x40000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CUST_PRIV_KEY0_SHFT                                                  0x1e
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE29_BMSK                                                   0x20000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE29_SHFT                                                         0x1d
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE28_BMSK                                                   0x10000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE28_SHFT                                                         0x1c
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE27_BMSK                                                    0x8000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE27_SHFT                                                         0x1b
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE26_BMSK                                                    0x4000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE26_SHFT                                                         0x1a
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_QC_SEC_BOOT_BMSK                                                0x2000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_QC_SEC_BOOT_SHFT                                                     0x19
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_SEC_BOOT_BMSK                                               0x1000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_SEC_BOOT_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_PK_HASH_BMSK                                                 0x800000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_PK_HASH_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                      0x400000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                          0x16
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                      0x200000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x15
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_BOOT_ROM_PATCH_BMSK                                              0x100000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_BOOT_ROM_PATCH_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_REDUN_BMSK                                                    0x80000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_REDUN_SHFT                                                       0x13
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CPR_BMSK                                                          0x40000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CPR_SHFT                                                             0x12
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_TSENS_BMSK                                                        0x20000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_TSENS_SHFT                                                           0x11
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE16_BMSK                                                      0x10000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE16_SHFT                                                         0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PTE_BMSK                                                           0x8000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PTE_SHFT                                                              0xf
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CALIB_BMSK                                                         0x4000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CALIB_SHFT                                                            0xe
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ACC_PRIVATE_BMSK                                                   0x2000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ACC_PRIVATE_SHFT                                                      0xd
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_ACCEL_BMSK                                                     0x1000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_ACCEL_SHFT                                                        0xc
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_DEBUG_KEY_BMSK                                                      0x800
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_DEBUG_KEY_SHFT                                                        0xb
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_USB_VID_PID_BMSK                                                    0x400
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_USB_VID_PID_SHFT                                                      0xa
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEAT_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEAT_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_CONFIG_BMSK                                                     0x100
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_CONFIG_SHFT                                                       0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SERIAL_NUM_BMSK                                                      0x80
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SERIAL_NUM_SHFT                                                       0x7
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CUST_KEY_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CUST_KEY_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PARTIAL_GOOD_BMSK                                                    0x20
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PARTIAL_GOOD_SHFT                                                     0x5
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_BMSK                                                   0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_SHFT                                                    0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEC_EN_BMSK                                                           0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEC_EN_SHFT                                                           0x3
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RD_WR_PERM_BMSK                                                       0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RD_WR_PERM_SHFT                                                       0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_JTAG_ID_BMSK                                                          0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_JTAG_ID_SHFT                                                          0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CM_PRIVATE_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CM_PRIVATE_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000130)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000130)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                               0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                               0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                     0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                               0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                     0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                               0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                     0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                                0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                     0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                                0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                     0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                                0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                     0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                                0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                     0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                                 0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                                 0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                     0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                                 0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                     0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                                 0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                                  0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                     0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                                  0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                     0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                                  0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                                   0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                      0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                                   0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                      0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                                   0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                      0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                                   0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                      0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                    0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                      0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                    0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                      0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                     0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                       0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                     0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                       0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                      0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                       0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                      0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                       0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                      0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                       0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                      0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                       0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                       0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                       0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                       0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                       0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                       0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000134)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000134)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                               0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_QFPROM_RAW_FEC_EN_MSB_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_QFPROM_RAW_FEC_EN_MSB_SHFT                                                0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000138)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000138)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_LOADER_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_LSB_LOADER_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000013c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000013c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_CORE_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW0_MSB_CORE_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000140)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000140)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ACPI_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_LSB_ACPI_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000144)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000144)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_PMIC_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW1_MSB_PMIC_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000148)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000148)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_TFW_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_LSB_TFW_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000014c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000014c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_IMC_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW2_MSB_IMC_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000150)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_LOADER_RECOVERY_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_LSB_LOADER_RECOVERY_SHFT                                          0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000154)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_CORE_RECOVERY_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW3_MSB_CORE_RECOVERY_SHFT                                            0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000158)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_TFW_RECOVERY_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_LSB_TFW_RECOVERY_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000015c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_PMIC_RECOVERY_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW4_MSB_PMIC_RECOVERY_SHFT                                            0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000160)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_IMC_RECOVERY_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_LSB_IMC_RECOVERY_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000164)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_RESERVE_BMSK                                           0xfffffff0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_RESERVE_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_OEM_PK_HASH_REVOCATION_LIST_BMSK                              0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_ROW5_MSB_OEM_PK_HASH_REVOCATION_LIST_SHFT                              0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000168)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_31_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_31_SHFT                             0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_30_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_30_SHFT                             0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_29_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_29_SHFT                             0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_28_BMSK                       0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_28_SHFT                             0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_27_BMSK                        0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_27_SHFT                             0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_26_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_26_SHFT                             0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_25_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_25_SHFT                             0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_24_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_24_SHFT                             0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_23_BMSK                         0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_23_SHFT                             0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_22_BMSK                         0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_22_SHFT                             0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_21_BMSK                         0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_21_SHFT                             0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_20_BMSK                         0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_20_SHFT                             0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_19_BMSK                          0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_19_SHFT                             0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_18_BMSK                          0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_18_SHFT                             0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_17_BMSK                          0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_17_SHFT                             0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_16_BMSK                          0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_16_SHFT                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_15_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_15_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_14_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_14_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_13_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_13_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_12_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_12_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_11_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_11_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_10_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_10_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_9_BMSK                             0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_9_SHFT                               0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_8_BMSK                             0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_8_SHFT                               0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_7_BMSK                              0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_7_SHFT                               0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_6_BMSK                              0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_6_SHFT                               0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_5_BMSK                              0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_5_SHFT                               0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_4_BMSK                              0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_4_SHFT                               0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_3_BMSK                               0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_3_SHFT                               0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_2_BMSK                               0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_2_SHFT                               0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_1_BMSK                               0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_1_SHFT                               0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_0_BMSK                               0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_0_SHFT                               0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_1_BMSK                0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_1_SHFT                      0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_0_BMSK                0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_0_SHFT                      0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_1_BMSK                0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_1_SHFT                      0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_0_BMSK                0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_0_SHFT                      0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_1_BMSK                 0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_1_SHFT                      0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_0_BMSK                 0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_0_SHFT                      0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_1_BMSK                 0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_1_SHFT                      0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_0_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_0_SHFT                      0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_1_BMSK                  0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_1_SHFT                      0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_0_BMSK                  0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_0_SHFT                      0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_1_BMSK                  0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_1_SHFT                      0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_0_BMSK                  0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_0_SHFT                      0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_1_BMSK                   0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_1_SHFT                      0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_0_BMSK                   0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_0_SHFT                      0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_1_BMSK                   0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_1_SHFT                      0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_0_BMSK                   0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_0_SHFT                      0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_47_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_47_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_46_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_46_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_45_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_45_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_44_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_44_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_43_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_43_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_42_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_42_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_41_BMSK                            0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_41_SHFT                              0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_40_BMSK                            0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_40_SHFT                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_39_BMSK                             0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_39_SHFT                              0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_38_BMSK                             0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_38_SHFT                              0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_37_BMSK                             0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_37_SHFT                              0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_36_BMSK                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_36_SHFT                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_35_BMSK                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_35_SHFT                              0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_34_BMSK                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_34_SHFT                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_33_BMSK                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_33_SHFT                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_32_BMSK                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_32_SHFT                              0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000170)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_23_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_23_SHFT                             0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_22_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_22_SHFT                             0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_21_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_21_SHFT                             0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_20_BMSK                       0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_20_SHFT                             0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_19_BMSK                        0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_19_SHFT                             0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_18_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_18_SHFT                             0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_17_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_17_SHFT                             0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_16_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_16_SHFT                             0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_15_BMSK                         0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_15_SHFT                             0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_14_BMSK                         0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_14_SHFT                             0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_13_BMSK                         0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_13_SHFT                             0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_12_BMSK                         0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_12_SHFT                             0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_11_BMSK                          0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_11_SHFT                             0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_10_BMSK                          0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_10_SHFT                             0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_9_BMSK                           0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_9_SHFT                              0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_8_BMSK                           0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_8_SHFT                              0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_7_BMSK                            0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_7_SHFT                               0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_6_BMSK                            0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_6_SHFT                               0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_5_BMSK                            0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_5_SHFT                               0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_4_BMSK                            0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_4_SHFT                               0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_3_BMSK                             0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_3_SHFT                               0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_2_BMSK                             0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_2_SHFT                               0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_1_BMSK                             0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_1_SHFT                               0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_0_BMSK                             0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_0_SHFT                               0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_1_BMSK                     0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_1_SHFT                      0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_0_BMSK                     0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_0_SHFT                      0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_1_BMSK                     0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_1_SHFT                      0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_0_BMSK                     0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_0_SHFT                      0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_1_BMSK                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_1_SHFT                       0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_0_BMSK                       0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_0_SHFT                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_1_BMSK                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_1_SHFT                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_0_BMSK                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000174)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_1_BMSK                0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_1_SHFT                      0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_0_BMSK                0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_0_SHFT                      0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_1_BMSK                0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_1_SHFT                      0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_0_BMSK                0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_0_SHFT                      0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_1_BMSK                 0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_1_SHFT                      0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_0_BMSK                 0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_0_SHFT                      0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_1_BMSK                 0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_1_SHFT                      0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_0_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_0_SHFT                      0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_47_BMSK                         0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_47_SHFT                             0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_46_BMSK                         0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_46_SHFT                             0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_45_BMSK                         0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_45_SHFT                             0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_44_BMSK                         0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_44_SHFT                             0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_43_BMSK                          0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_43_SHFT                             0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_42_BMSK                          0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_42_SHFT                             0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_41_BMSK                          0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_41_SHFT                             0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_40_BMSK                          0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_40_SHFT                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_39_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_39_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_38_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_38_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_37_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_37_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_36_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_36_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_35_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_35_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_34_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_34_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_33_BMSK                            0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_33_SHFT                              0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_32_BMSK                            0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_32_SHFT                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_31_BMSK                             0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_31_SHFT                              0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_30_BMSK                             0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_30_SHFT                              0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_29_BMSK                             0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_29_SHFT                              0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_28_BMSK                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_28_SHFT                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_27_BMSK                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_27_SHFT                              0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_26_BMSK                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_26_SHFT                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_25_BMSK                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_25_SHFT                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_24_BMSK                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_24_SHFT                              0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000178)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_15_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_15_SHFT                             0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_14_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_14_SHFT                             0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_13_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_13_SHFT                             0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_12_BMSK                       0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_12_SHFT                             0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_11_BMSK                        0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_11_SHFT                             0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_10_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_10_SHFT                             0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_9_BMSK                         0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_9_SHFT                              0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_8_BMSK                         0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_8_SHFT                              0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_7_BMSK                          0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_7_SHFT                              0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_6_BMSK                          0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_6_SHFT                              0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_5_BMSK                          0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_5_SHFT                              0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_4_BMSK                          0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_4_SHFT                              0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_3_BMSK                           0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_3_SHFT                              0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_2_BMSK                           0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_2_SHFT                              0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_1_BMSK                           0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_1_SHFT                              0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_0_BMSK                           0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_0_SHFT                              0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_1_BMSK                   0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_1_SHFT                      0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_0_BMSK                   0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_0_SHFT                      0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_1_BMSK                   0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_1_SHFT                      0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_0_BMSK                   0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_0_SHFT                      0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_1_BMSK                     0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_1_SHFT                       0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_0_BMSK                     0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_0_SHFT                       0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_1_BMSK                     0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_1_SHFT                       0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_0_BMSK                     0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_0_SHFT                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_1_BMSK                      0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_1_SHFT                       0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_0_BMSK                      0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_0_SHFT                       0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_1_BMSK                      0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_1_SHFT                       0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_0_BMSK                      0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_0_SHFT                       0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_1_BMSK                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_1_SHFT                       0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_0_BMSK                       0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_0_SHFT                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_1_BMSK                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_1_SHFT                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_0_BMSK                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_47_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_47_SHFT                             0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_46_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_46_SHFT                             0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_45_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_45_SHFT                             0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_44_BMSK                       0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_44_SHFT                             0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_43_BMSK                        0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_43_SHFT                             0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_42_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_42_SHFT                             0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_41_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_41_SHFT                             0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_40_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_40_SHFT                             0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_39_BMSK                         0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_39_SHFT                             0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_38_BMSK                         0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_38_SHFT                             0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_37_BMSK                         0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_37_SHFT                             0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_36_BMSK                         0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_36_SHFT                             0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_35_BMSK                          0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_35_SHFT                             0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_34_BMSK                          0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_34_SHFT                             0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_33_BMSK                          0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_33_SHFT                             0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_32_BMSK                          0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_32_SHFT                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_31_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_31_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_30_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_30_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_29_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_29_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_28_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_28_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_27_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_27_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_26_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_26_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_25_BMSK                            0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_25_SHFT                              0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_24_BMSK                            0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_24_SHFT                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_23_BMSK                             0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_23_SHFT                              0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_22_BMSK                             0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_22_SHFT                              0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_21_BMSK                             0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_21_SHFT                              0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_20_BMSK                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_20_SHFT                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_19_BMSK                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_19_SHFT                              0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_18_BMSK                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_18_SHFT                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_17_BMSK                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_17_SHFT                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_16_BMSK                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_16_SHFT                              0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000180)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_7_BMSK                        0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_7_SHFT                              0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_6_BMSK                        0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_6_SHFT                              0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_5_BMSK                        0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_5_SHFT                              0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_4_BMSK                        0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_4_SHFT                              0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_3_BMSK                         0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_3_SHFT                              0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_2_BMSK                         0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_2_SHFT                              0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_1_BMSK                         0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_1_SHFT                              0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_0_BMSK                         0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_0_SHFT                              0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_1_BMSK                 0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_1_SHFT                     0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_0_BMSK                 0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_0_SHFT                     0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_1_BMSK                 0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_1_SHFT                     0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_0_BMSK                 0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_0_SHFT                     0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_1_BMSK                   0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_1_SHFT                      0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_0_BMSK                   0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_0_SHFT                      0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_1_BMSK                   0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_1_SHFT                      0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_0_BMSK                   0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_0_SHFT                      0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_1_BMSK                    0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_1_SHFT                       0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_0_BMSK                    0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_0_SHFT                       0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_1_BMSK                    0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_1_SHFT                       0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_0_BMSK                    0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_0_SHFT                       0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_1_BMSK                     0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_1_SHFT                       0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_0_BMSK                     0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_0_SHFT                       0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_1_BMSK                     0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_1_SHFT                       0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_0_BMSK                     0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_0_SHFT                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_1_BMSK                      0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_1_SHFT                       0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_0_BMSK                      0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_0_SHFT                       0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_1_BMSK                      0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_1_SHFT                       0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_0_BMSK                      0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_0_SHFT                       0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_1_BMSK                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_1_SHFT                       0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_0_BMSK                       0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_0_SHFT                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_1_BMSK                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_1_SHFT                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_0_BMSK                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000184)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_39_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_39_SHFT                             0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_38_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_38_SHFT                             0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_37_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_37_SHFT                             0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_36_BMSK                       0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_36_SHFT                             0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_35_BMSK                        0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_35_SHFT                             0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_34_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_34_SHFT                             0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_33_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_33_SHFT                             0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_32_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_32_SHFT                             0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_31_BMSK                         0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_31_SHFT                             0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_30_BMSK                         0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_30_SHFT                             0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_29_BMSK                         0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_29_SHFT                             0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_28_BMSK                         0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_28_SHFT                             0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_27_BMSK                          0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_27_SHFT                             0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_26_BMSK                          0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_26_SHFT                             0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_25_BMSK                          0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_25_SHFT                             0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_24_BMSK                          0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_24_SHFT                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_23_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_23_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_22_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_22_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_21_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_21_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_20_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_20_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_19_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_19_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_18_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_18_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_17_BMSK                            0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_17_SHFT                              0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_16_BMSK                            0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_16_SHFT                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_15_BMSK                             0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_15_SHFT                              0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_14_BMSK                             0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_14_SHFT                              0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_13_BMSK                             0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_13_SHFT                              0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_12_BMSK                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_12_SHFT                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_11_BMSK                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_11_SHFT                              0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_10_BMSK                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_10_SHFT                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_9_BMSK                               0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_9_SHFT                               0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_8_BMSK                               0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_8_SHFT                               0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000188)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_1_BMSK               0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_1_SHFT                     0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_0_BMSK               0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_0_SHFT                     0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_1_BMSK               0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_1_SHFT                     0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_0_BMSK               0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_0_SHFT                     0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_1_BMSK                 0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_1_SHFT                      0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_0_BMSK                 0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_0_SHFT                      0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_1_BMSK                 0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_1_SHFT                      0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_0_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_0_SHFT                      0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_1_BMSK                  0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_1_SHFT                      0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_0_BMSK                  0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_0_SHFT                      0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_1_BMSK                  0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_1_SHFT                      0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_0_BMSK                  0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_0_SHFT                      0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_1_BMSK                   0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_1_SHFT                      0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_0_BMSK                   0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_0_SHFT                      0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_1_BMSK                   0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_1_SHFT                      0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_0_BMSK                   0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_0_SHFT                      0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_1_BMSK                    0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_1_SHFT                       0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_0_BMSK                    0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_0_SHFT                       0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_1_BMSK                    0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_1_SHFT                       0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_0_BMSK                    0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_0_SHFT                       0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_1_BMSK                     0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_1_SHFT                       0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_0_BMSK                     0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_0_SHFT                       0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_1_BMSK                     0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_1_SHFT                       0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_0_BMSK                     0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_0_SHFT                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_47_BMSK                             0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_47_SHFT                              0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_46_BMSK                             0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_46_SHFT                              0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_45_BMSK                             0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_45_SHFT                              0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_44_BMSK                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_44_SHFT                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_43_BMSK                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_43_SHFT                              0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_42_BMSK                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_42_SHFT                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_41_BMSK                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_41_SHFT                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_40_BMSK                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_40_SHFT                              0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000018c)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_31_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_31_SHFT                             0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_30_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_30_SHFT                             0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_29_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_29_SHFT                             0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_28_BMSK                       0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_28_SHFT                             0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_27_BMSK                        0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_27_SHFT                             0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_26_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_26_SHFT                             0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_25_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_25_SHFT                             0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_24_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_24_SHFT                             0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_23_BMSK                         0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_23_SHFT                             0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_22_BMSK                         0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_22_SHFT                             0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_21_BMSK                         0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_21_SHFT                             0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_20_BMSK                         0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_20_SHFT                             0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_19_BMSK                          0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_19_SHFT                             0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_18_BMSK                          0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_18_SHFT                             0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_17_BMSK                          0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_17_SHFT                             0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_16_BMSK                          0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_16_SHFT                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_15_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_15_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_14_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_14_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_13_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_13_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_12_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_12_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_11_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_11_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_10_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_10_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_9_BMSK                             0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_9_SHFT                               0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_8_BMSK                             0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_8_SHFT                               0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_7_BMSK                              0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_7_SHFT                               0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_6_BMSK                              0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_6_SHFT                               0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_5_BMSK                              0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_5_SHFT                               0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_4_BMSK                              0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_4_SHFT                               0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_3_BMSK                               0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_3_SHFT                               0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_2_BMSK                               0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_2_SHFT                               0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_1_BMSK                               0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_1_SHFT                               0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_0_BMSK                               0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_0_SHFT                               0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000190)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_1_BMSK                0x80000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_1_SHFT                      0x1f
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_0_BMSK                0x40000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_0_SHFT                      0x1e
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_1_BMSK                0x20000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_1_SHFT                      0x1d
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_0_BMSK                0x10000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_0_SHFT                      0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_1_BMSK                 0x8000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_1_SHFT                      0x1b
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_0_BMSK                 0x4000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_0_SHFT                      0x1a
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_1_BMSK                 0x2000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_1_SHFT                      0x19
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_0_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_0_SHFT                      0x18
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_1_BMSK                  0x800000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_1_SHFT                      0x17
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_0_BMSK                  0x400000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_0_SHFT                      0x16
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_1_BMSK                  0x200000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_1_SHFT                      0x15
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_0_BMSK                  0x100000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_0_SHFT                      0x14
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_1_BMSK                   0x80000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_1_SHFT                      0x13
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_0_BMSK                   0x40000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_0_SHFT                      0x12
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_1_BMSK                   0x20000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_1_SHFT                      0x11
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_0_BMSK                   0x10000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_0_SHFT                      0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_47_BMSK                           0x8000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_47_SHFT                              0xf
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_46_BMSK                           0x4000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_46_SHFT                              0xe
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_45_BMSK                           0x2000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_45_SHFT                              0xd
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_44_BMSK                           0x1000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_44_SHFT                              0xc
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_43_BMSK                            0x800
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_43_SHFT                              0xb
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_42_BMSK                            0x400
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_42_SHFT                              0xa
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_41_BMSK                            0x200
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_41_SHFT                              0x9
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_40_BMSK                            0x100
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_40_SHFT                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_39_BMSK                             0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_39_SHFT                              0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_38_BMSK                             0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_38_SHFT                              0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_37_BMSK                             0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_37_SHFT                              0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_36_BMSK                             0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_36_SHFT                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_35_BMSK                              0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_35_SHFT                              0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_34_BMSK                              0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_34_SHFT                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_33_BMSK                              0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_33_SHFT                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_32_BMSK                              0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_32_SHFT                              0x0

#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000194)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_SELECT_BMSK                                0xf0000000
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_SELECT_SHFT                                      0x1c
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_RZVD0_BMSK                                               0xfffff00
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_RZVD0_SHFT                                                     0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_1_BMSK                     0x80
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_1_SHFT                      0x7
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_0_BMSK                     0x40
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_0_SHFT                      0x6
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_1_BMSK                     0x20
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_1_SHFT                      0x5
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_0_BMSK                     0x10
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_0_SHFT                      0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_1_BMSK                       0x8
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_1_SHFT                       0x3
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_0_BMSK                       0x4
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_0_SHFT                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_1_BMSK                       0x2
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_1_SHFT                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_0_BMSK                       0x1
#define HWIO_QFPROM_RAW_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_OFFS(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000198 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_MAXn                                                                 1
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_KEY_DATA_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_LSB_KEY_DATA_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_OFFS(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000019c + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_MAXn                                                                 1
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_KEY_DATA_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_CUST_KEY_ROWn_MSB_KEY_DATA_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a8)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR, HWIO_QFPROM_RAW_SERIAL_NUM_LSB_RMSK)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SERIAL_NUM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SERIAL_NUM_LSB_IN)
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_SERIAL_NUM_BMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_LSB_SERIAL_NUM_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ac)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR, HWIO_QFPROM_RAW_SERIAL_NUM_MSB_RMSK)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SERIAL_NUM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SERIAL_NUM_MSB_IN)
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_RZVD0_BMSK                                                     0xffff0000
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_RZVD0_SHFT                                                           0x10
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_CHIP_ID_BMSK                                                       0xffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_MSB_CHIP_ID_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_BMSK                                       0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_SHFT                                             0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_SPNIDEN_DISABLE_BMSK                                  0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_SPNIDEN_DISABLE_SHFT                                        0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_SPIDEN_DISABLE_BMSK                                   0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_SPIDEN_DISABLE_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_NIDEN_DISABLE_BMSK                                     0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_NIDEN_DISABLE_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_DBGEN_DISABLE_BMSK                                     0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMC_DBGEN_DISABLE_SHFT                                          0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_BUS_DISABLE_BMSK                                     0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_BUS_DISABLE_SHFT                                          0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                                0x1c00000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                     0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                      0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                          0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                                 0x1f0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UART_PORT_SELECT_BMSK                                         0xc000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UART_PORT_SELECT_SHFT                                            0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_BOOT_INTF_SELECT_BMSK                                         0x3c00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_BOOT_INTF_SELECT_SHFT                                            0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                                    0x300
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                      0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_BMSK                                        0xc0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_SHFT                                         0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_SD_RECOVERY_BOOT_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_SD_RECOVERY_BOOT_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                     0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WDOG_EN_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WDOG_EN_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_BMSK                                               0x78000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_SHFT                                                     0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_BOOT_ROM_CFG_BMSK                                          0x7000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_BOOT_ROM_CFG_SHFT                                               0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_CHECK_GPIO_BMSK                                0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_CHECK_GPIO_SHFT                                    0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_DISABLE_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_DISABLE_SHFT                                       0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_SHFT                                       0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_BMSK                                   0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_SHFT                                       0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_BMSK                                                  0xfe000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_SHFT                                                      0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_SPNIDEN_DISABLE_BMSK                                     0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_SPNIDEN_DISABLE_SHFT                                        0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_SPIDEN_DISABLE_BMSK                                       0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_SPIDEN_DISABLE_SHFT                                         0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_NIDEN_DISABLE_BMSK                                        0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_NIDEN_DISABLE_SHFT                                          0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_DBGEN_DISABLE_BMSK                                        0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_TPDM_DBGEN_DISABLE_SHFT                                          0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                      0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                        0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                                        0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                         0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                                         0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                          0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                          0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                           0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                          0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                           0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                                        0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                        0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                                         0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                         0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                          0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_BMSK                                            0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                                 0xff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                    0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_SPARE0_BMSK                                                     0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_SPARE0_BMSK                                               0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_SPARE0_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                           0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                              0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                              0xff800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                                    0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PBL_SCRUB_DISABLE_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PBL_SCRUB_DISABLE_SHFT                                         0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PRNG_TESTMODE_DISABLE_BMSK                                 0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PRNG_TESTMODE_DISABLE_SHFT                                     0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDDR_COMPRESSION_DISABLE_BMSK                              0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDDR_COMPRESSION_DISABLE_SHFT                                  0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_TESTBUS_DISABLE_BMSK                                        0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_TESTBUS_DISABLE_SHFT                                           0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                    0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                       0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                                 0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                    0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PARTIAL_GOOD_DISABLE_BMSK                                   0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PARTIAL_GOOD_DISABLE_SHFT                                      0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ATE_TEST_MODE_DISABLE_BMSK                                   0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ATE_TEST_MODE_DISABLE_SHFT                                      0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                                  0x7000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGAESPMULLDISABLE_BMSK                                  0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGAESPMULLDISABLE_SHFT                                    0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGSHADISABLE_BMSK                                       0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGSHADISABLE_SHFT                                         0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGCRYPTODISABLE_BMSK                                    0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGCRYPTODISABLE_SHFT                                      0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CP15SDISABLE_BMSK                                        0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CP15SDISABLE_SHFT                                          0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3V_BMSK                                      0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3V_SHFT                                       0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3TE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3TE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3EE_BMSK                                     0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3EE_SHFT                                      0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                     0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                                     0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE1_BMSK                                              0xfffffc00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE1_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SECURE_CHANNEL_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SECURE_CHANNEL_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_BMSK                                              0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_SHFT                                                0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                                    0xff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                              0xfc000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                    0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPNIDEN_DISABLE_BMSK                              0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPNIDEN_DISABLE_SHFT                                   0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPIDEN_DISABLE_BMSK                               0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPIDEN_DISABLE_SHFT                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_NIDEN_DISABLE_BMSK                                 0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_NIDEN_DISABLE_SHFT                                     0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_DBGEN_DISABLE_BMSK                                 0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_TPDM_DBGEN_DISABLE_SHFT                                     0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                               0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                                   0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_BMSK                                0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_SHFT                                    0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_BMSK                                  0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_SHFT                                     0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_BMSK                                   0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                      0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_BMSK                                   0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                      0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                                0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                                   0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_BMSK                                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_SHFT                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                                   0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                      0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                                   0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                      0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_BMSK                                       0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_SHFT                                          0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_BMSK                                        0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_SHFT                                          0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPNIDEN_DISABLE_BMSK                                   0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPNIDEN_DISABLE_SHFT                                     0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPIDEN_DISABLE_BMSK                                    0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPIDEN_DISABLE_SHFT                                      0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_NIDEN_DISABLE_BMSK                                     0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_NIDEN_DISABLE_SHFT                                       0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_DBGEN_DISABLE_BMSK                                      0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_IMC_DBGEN_DISABLE_SHFT                                       0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE0_BMSK                                                    0x78
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE0_SHFT                                                     0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DEBUG_BUS_DISABLE_BMSK                                       0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                            0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                              0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                    0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                               0x3c000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                                   0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                       0x3fff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                    0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                           0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SW_EXPANSION_FUSES_BMSK                                  0xff000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SW_EXPANSION_FUSES_SHFT                                        0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                                0xfc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                    0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_49_32_BMSK                      0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_49_32_SHFT                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_SHFT                                            0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE3_BMSK                                              0xe0000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE3_SHFT                                                    0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_APPS_PBL_PATCH_VERSION_BMSK                              0x1f000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_APPS_PBL_PATCH_VERSION_SHFT                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE2_BMSK                                                0xffc000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE2_SHFT                                                     0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IMC_BOOT_FROM_ROM_BMSK                                       0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IMC_BOOT_FROM_ROM_SHFT                                          0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE1_BMSK                                                  0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE1_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_MSA_ENA_BMSK                                                  0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_MSA_ENA_SHFT                                                    0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_BMSK                                        0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_SHFT                                          0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE0_BMSK                                                   0x3ff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e0)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e0)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR, HWIO_QFPROM_RAW_USB_VID_PID_LSB_RMSK)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USB_VID_PID_LSB_ADDR,m,v,HWIO_QFPROM_RAW_USB_VID_PID_LSB_IN)
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID1_BMSK                                                     0xffff0000
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID1_SHFT                                                           0x10
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID0_BMSK                                                         0xffff
#define HWIO_QFPROM_RAW_USB_VID_PID_LSB_PID0_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e4)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e4)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR, HWIO_QFPROM_RAW_USB_VID_PID_MSB_RMSK)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USB_VID_PID_MSB_ADDR,m,v,HWIO_QFPROM_RAW_USB_VID_PID_MSB_IN)
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_RZVD0_BMSK                                                    0xffff0000
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_RZVD0_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_VID_BMSK                                                          0xffff
#define HWIO_QFPROM_RAW_USB_VID_PID_MSB_VID_SHFT                                                             0x0

#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e8)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR, HWIO_QFPROM_RAW_DEBUG_KEY_LSB_RMSK)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_DEBUG_KEY_LSB_ADDR,m,v,HWIO_QFPROM_RAW_DEBUG_KEY_LSB_IN)
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_KEY0_BMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_LSB_KEY0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ec)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR, HWIO_QFPROM_RAW_DEBUG_KEY_MSB_RMSK)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_DEBUG_KEY_MSB_ADDR,m,v,HWIO_QFPROM_RAW_DEBUG_KEY_MSB_IN)
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_KEY1_BMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_DEBUG_KEY_MSB_KEY1_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f0)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_LSB_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_LSB_SHFT                                                0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f4)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_MSB_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_MSB_SHFT                                                0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_RZVD0_BMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_LSB_RZVD0_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_RZVD0_BMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_MEM_ACCEL_ROW1_MSB_RZVD0_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200 + 0x4 * (n))
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_OFFS(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000200 + 0x4 * (n))
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_MAXn                                                                     39
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_ACC_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ACC_PRIVATE_BMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ACC_PRIVATE_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a0)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002a0)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_IMEAS_DAC_TOP_TRIM_LSB_BMSK                              0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                    0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_BHS_TRIM_BMSK                                 0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x19
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_LDO_TRIM_BMSK                                  0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x14
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_BHS_TRIM_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_BHS_TRIM_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_LDO_TRIM_BMSK                                     0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_LDO_TRIM_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_L2_IMEAS_BHS_TRIM_BMSK                                        0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_L2_IMEAS_BHS_TRIM_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_L2_IMEAS_LDO_TRIM_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_APC23_L2_IMEAS_LDO_TRIM_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a4)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002a4)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                             0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_BHS_TRIM_BMSK                                  0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x17
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_LDO_TRIM_BMSK                                   0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x12
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_L2_IMEAS_BHS_TRIM_BMSK                                      0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_L2_IMEAS_BHS_TRIM_SHFT                                          0xd
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_L2_IMEAS_LDO_TRIM_BMSK                                       0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC22_L2_IMEAS_LDO_TRIM_SHFT                                          0x8
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC23_LDO_VREF_TRIM_BMSK                                             0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC23_LDO_VREF_TRIM_SHFT                                              0x3
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC23_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                     0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_APC23_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a8)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002a8)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                             0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                   0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_LDO_TRIM_BMSK                                 0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_L2_IMEAS_BHS_TRIM_BMSK                                    0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_L2_IMEAS_BHS_TRIM_SHFT                                         0x15
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_L2_IMEAS_LDO_TRIM_BMSK                                     0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC21_L2_IMEAS_LDO_TRIM_SHFT                                         0x10
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_LDO_VREF_TRIM_BMSK                                           0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_LDO_VREF_TRIM_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_IMEAS_DAC_TOP_TRIM_BMSK                                       0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_IMEAS_DAC_TOP_TRIM_SHFT                                         0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_BHS_TRIM_BMSK                                       0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002ac)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002ac)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC20_L2_IMEAS_BHS_TRIM_LSB_BMSK                               0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC20_L2_IMEAS_BHS_TRIM_LSB_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC20_L2_IMEAS_LDO_TRIM_BMSK                                   0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC20_L2_IMEAS_LDO_TRIM_SHFT                                         0x18
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_LDO_VREF_TRIM_BMSK                                         0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_LDO_VREF_TRIM_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_IMEAS_DAC_TOP_TRIM_BMSK                                     0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_IMEAS_DAC_TOP_TRIM_SHFT                                         0xe
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_BHS_TRIM_BMSK                                     0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_LDO_TRIM_BMSK                                      0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_LDO_TRIM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_APC21_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002b0)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002b0)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_LDO_VREF_TRIM_BMSK                                       0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_LDO_VREF_TRIM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_IMEAS_DAC_TOP_TRIM_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_IMEAS_DAC_TOP_TRIM_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_BHS_TRIM_BMSK                                   0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x11
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_LDO_TRIM_BMSK                                    0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_LDO_TRIM_SHFT                                        0xc
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_BHS_TRIM_BMSK                                      0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_BHS_TRIM_SHFT                                        0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_LDO_TRIM_BMSK                                       0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_LDO_TRIM_SHFT                                        0x2
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_L2_IMEAS_BHS_TRIM_MSB_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_APC20_L2_IMEAS_BHS_TRIM_MSB_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002b4)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002b4)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_IMEAS_DAC_TOP_TRIM_LSB_BMSK                              0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                    0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_BHS_TRIM_BMSK                                 0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x19
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_LDO_TRIM_BMSK                                  0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x14
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_BHS_TRIM_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_BHS_TRIM_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_LDO_TRIM_BMSK                                     0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_LDO_TRIM_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_L2_IMEAS_BHS_TRIM_BMSK                                        0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_L2_IMEAS_BHS_TRIM_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_L2_IMEAS_LDO_TRIM_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_APC19_L2_IMEAS_LDO_TRIM_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002b8)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002b8)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                             0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_BHS_TRIM_BMSK                                  0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x17
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_LDO_TRIM_BMSK                                   0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x12
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_L2_IMEAS_BHS_TRIM_BMSK                                      0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_L2_IMEAS_BHS_TRIM_SHFT                                          0xd
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_L2_IMEAS_LDO_TRIM_BMSK                                       0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC18_L2_IMEAS_LDO_TRIM_SHFT                                          0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC19_LDO_VREF_TRIM_BMSK                                             0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC19_LDO_VREF_TRIM_SHFT                                              0x3
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC19_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                     0x7
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_APC19_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002bc)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002bc)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                             0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                   0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_LDO_TRIM_BMSK                                 0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_L2_IMEAS_BHS_TRIM_BMSK                                    0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_L2_IMEAS_BHS_TRIM_SHFT                                         0x15
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_L2_IMEAS_LDO_TRIM_BMSK                                     0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC17_L2_IMEAS_LDO_TRIM_SHFT                                         0x10
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_LDO_VREF_TRIM_BMSK                                           0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_LDO_VREF_TRIM_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_IMEAS_DAC_TOP_TRIM_BMSK                                       0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_IMEAS_DAC_TOP_TRIM_SHFT                                         0x6
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_BHS_TRIM_BMSK                                       0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x1
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002c0)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002c0)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC16_L2_IMEAS_BHS_TRIM_LSB_BMSK                               0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC16_L2_IMEAS_BHS_TRIM_LSB_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC16_L2_IMEAS_LDO_TRIM_BMSK                                   0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC16_L2_IMEAS_LDO_TRIM_SHFT                                         0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_LDO_VREF_TRIM_BMSK                                         0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_LDO_VREF_TRIM_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_IMEAS_DAC_TOP_TRIM_BMSK                                     0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_IMEAS_DAC_TOP_TRIM_SHFT                                         0xe
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_BHS_TRIM_BMSK                                     0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_LDO_TRIM_BMSK                                      0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_LDO_TRIM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_APC17_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002c4)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002c4)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_LDO_VREF_TRIM_BMSK                                       0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_LDO_VREF_TRIM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_IMEAS_DAC_TOP_TRIM_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_IMEAS_DAC_TOP_TRIM_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_BHS_TRIM_BMSK                                   0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x11
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_LDO_TRIM_BMSK                                    0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_LDO_TRIM_SHFT                                        0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_BHS_TRIM_BMSK                                      0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_BHS_TRIM_SHFT                                        0x7
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_LDO_TRIM_BMSK                                       0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_LDO_TRIM_SHFT                                        0x2
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_L2_IMEAS_BHS_TRIM_MSB_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_APC16_L2_IMEAS_BHS_TRIM_MSB_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002c8)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002c8)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_IMEAS_DAC_TOP_TRIM_LSB_BMSK                              0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                    0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_BHS_TRIM_BMSK                                 0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x19
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_LDO_TRIM_BMSK                                  0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x14
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_BHS_TRIM_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_BHS_TRIM_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_LDO_TRIM_BMSK                                     0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_LDO_TRIM_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_L2_IMEAS_BHS_TRIM_BMSK                                        0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_L2_IMEAS_BHS_TRIM_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_L2_IMEAS_LDO_TRIM_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_APC15_L2_IMEAS_LDO_TRIM_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002cc)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002cc)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                             0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_BHS_TRIM_BMSK                                  0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x17
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_LDO_TRIM_BMSK                                   0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x12
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_L2_IMEAS_BHS_TRIM_BMSK                                      0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_L2_IMEAS_BHS_TRIM_SHFT                                          0xd
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_L2_IMEAS_LDO_TRIM_BMSK                                       0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC14_L2_IMEAS_LDO_TRIM_SHFT                                          0x8
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC15_LDO_VREF_TRIM_BMSK                                             0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC15_LDO_VREF_TRIM_SHFT                                              0x3
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC15_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                     0x7
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_APC15_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002d0)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002d0)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                             0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                   0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_LDO_TRIM_BMSK                                 0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_L2_IMEAS_BHS_TRIM_BMSK                                    0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_L2_IMEAS_BHS_TRIM_SHFT                                         0x15
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_L2_IMEAS_LDO_TRIM_BMSK                                     0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC13_L2_IMEAS_LDO_TRIM_SHFT                                         0x10
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_LDO_VREF_TRIM_BMSK                                           0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_LDO_VREF_TRIM_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_IMEAS_DAC_TOP_TRIM_BMSK                                       0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_IMEAS_DAC_TOP_TRIM_SHFT                                         0x6
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_BHS_TRIM_BMSK                                       0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x1
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002d4)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002d4)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC12_L2_IMEAS_BHS_TRIM_LSB_BMSK                               0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC12_L2_IMEAS_BHS_TRIM_LSB_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC12_L2_IMEAS_LDO_TRIM_BMSK                                   0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC12_L2_IMEAS_LDO_TRIM_SHFT                                         0x18
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_LDO_VREF_TRIM_BMSK                                         0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_LDO_VREF_TRIM_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_IMEAS_DAC_TOP_TRIM_BMSK                                     0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_IMEAS_DAC_TOP_TRIM_SHFT                                         0xe
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_BHS_TRIM_BMSK                                     0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_LDO_TRIM_BMSK                                      0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_LDO_TRIM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_APC13_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002d8)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002d8)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_LDO_VREF_TRIM_BMSK                                       0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_LDO_VREF_TRIM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_IMEAS_DAC_TOP_TRIM_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_IMEAS_DAC_TOP_TRIM_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_BHS_TRIM_BMSK                                   0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x11
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_LDO_TRIM_BMSK                                    0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_LDO_TRIM_SHFT                                        0xc
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_BHS_TRIM_BMSK                                      0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_BHS_TRIM_SHFT                                        0x7
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_LDO_TRIM_BMSK                                       0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_LDO_TRIM_SHFT                                        0x2
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_L2_IMEAS_BHS_TRIM_MSB_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_APC12_L2_IMEAS_BHS_TRIM_MSB_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002dc)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002dc)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_IMEAS_DAC_TOP_TRIM_LSB_BMSK                              0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                    0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_BHS_TRIM_BMSK                                 0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x19
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_LDO_TRIM_BMSK                                  0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x14
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_BHS_TRIM_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_BHS_TRIM_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_LDO_TRIM_BMSK                                     0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_LDO_TRIM_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_L2_IMEAS_BHS_TRIM_BMSK                                        0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_L2_IMEAS_BHS_TRIM_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_L2_IMEAS_LDO_TRIM_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_APC11_L2_IMEAS_LDO_TRIM_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002e0)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002e0)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                             0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_BHS_TRIM_BMSK                                  0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x17
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_LDO_TRIM_BMSK                                   0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x12
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_L2_IMEAS_BHS_TRIM_BMSK                                      0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_L2_IMEAS_BHS_TRIM_SHFT                                          0xd
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_L2_IMEAS_LDO_TRIM_BMSK                                       0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC10_L2_IMEAS_LDO_TRIM_SHFT                                          0x8
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC11_LDO_VREF_TRIM_BMSK                                             0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC11_LDO_VREF_TRIM_SHFT                                              0x3
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC11_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                     0x7
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_APC11_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002e4)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002e4)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                             0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                   0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_LDO_TRIM_BMSK                                 0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_L2_IMEAS_BHS_TRIM_BMSK                                    0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_L2_IMEAS_BHS_TRIM_SHFT                                         0x15
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_L2_IMEAS_LDO_TRIM_BMSK                                     0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC09_L2_IMEAS_LDO_TRIM_SHFT                                         0x10
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_LDO_VREF_TRIM_BMSK                                           0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_LDO_VREF_TRIM_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_IMEAS_DAC_TOP_TRIM_BMSK                                       0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_IMEAS_DAC_TOP_TRIM_SHFT                                         0x6
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_BHS_TRIM_BMSK                                       0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x1
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002e8)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002e8)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC08_L2_IMEAS_BHS_TRIM_LSB_BMSK                               0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC08_L2_IMEAS_BHS_TRIM_LSB_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC08_L2_IMEAS_LDO_TRIM_BMSK                                   0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC08_L2_IMEAS_LDO_TRIM_SHFT                                         0x18
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_LDO_VREF_TRIM_BMSK                                         0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_LDO_VREF_TRIM_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_IMEAS_DAC_TOP_TRIM_BMSK                                     0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_IMEAS_DAC_TOP_TRIM_SHFT                                         0xe
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_BHS_TRIM_BMSK                                     0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_BHS_TRIM_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_LDO_TRIM_BMSK                                      0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_LDO_TRIM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_APC09_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002ec)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002ec)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_LDO_VREF_TRIM_BMSK                                       0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_LDO_VREF_TRIM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_IMEAS_DAC_TOP_TRIM_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_IMEAS_DAC_TOP_TRIM_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_BHS_TRIM_BMSK                                   0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x11
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_LDO_TRIM_BMSK                                    0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_LDO_TRIM_SHFT                                        0xc
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_BHS_TRIM_BMSK                                      0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_BHS_TRIM_SHFT                                        0x7
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_LDO_TRIM_BMSK                                       0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_LDO_TRIM_SHFT                                        0x2
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_L2_IMEAS_BHS_TRIM_MSB_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_APC08_L2_IMEAS_BHS_TRIM_MSB_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002f0)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002f0)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_IMEAS_DAC_TOP_TRIM_LSB_BMSK                             0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_BHS_TRIM_BMSK                                0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x19
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_LDO_TRIM_BMSK                                 0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x14
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_BHS_TRIM_BMSK                                   0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_BHS_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_LDO_TRIM_BMSK                                    0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_LDO_TRIM_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_L2_IMEAS_BHS_TRIM_BMSK                                       0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_L2_IMEAS_BHS_TRIM_SHFT                                         0x5
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_L2_IMEAS_LDO_TRIM_BMSK                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_APC07_L2_IMEAS_LDO_TRIM_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002f4)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002f4)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                            0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_BHS_TRIM_BMSK                                 0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_LDO_TRIM_BMSK                                  0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x12
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_L2_IMEAS_BHS_TRIM_BMSK                                     0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_L2_IMEAS_BHS_TRIM_SHFT                                         0xd
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_L2_IMEAS_LDO_TRIM_BMSK                                      0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC06_L2_IMEAS_LDO_TRIM_SHFT                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC07_LDO_VREF_TRIM_BMSK                                            0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC07_LDO_VREF_TRIM_SHFT                                             0x3
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC07_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                    0x7
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_APC07_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002f8)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002f8)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                            0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                  0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_LDO_TRIM_BMSK                                0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_L2_IMEAS_BHS_TRIM_BMSK                                   0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_L2_IMEAS_BHS_TRIM_SHFT                                        0x15
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_L2_IMEAS_LDO_TRIM_BMSK                                    0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC05_L2_IMEAS_LDO_TRIM_SHFT                                        0x10
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_LDO_VREF_TRIM_BMSK                                          0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_LDO_VREF_TRIM_SHFT                                             0xb
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_IMEAS_DAC_TOP_TRIM_BMSK                                      0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_IMEAS_DAC_TOP_TRIM_SHFT                                        0x6
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_BHS_TRIM_BMSK                                      0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x1
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                   0x1
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002fc)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002fc)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC04_L2_IMEAS_BHS_TRIM_LSB_BMSK                              0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC04_L2_IMEAS_BHS_TRIM_LSB_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC04_L2_IMEAS_LDO_TRIM_BMSK                                  0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC04_L2_IMEAS_LDO_TRIM_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_LDO_VREF_TRIM_BMSK                                        0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_LDO_VREF_TRIM_SHFT                                            0x13
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_IMEAS_DAC_TOP_TRIM_BMSK                                    0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_IMEAS_DAC_TOP_TRIM_SHFT                                        0xe
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_BHS_TRIM_BMSK                                    0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x9
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_LDO_TRIM_BMSK                                     0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                   0xf
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_APC05_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000300)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000300)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_LDO_VREF_TRIM_BMSK                                      0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_LDO_VREF_TRIM_SHFT                                            0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_IMEAS_DAC_TOP_TRIM_BMSK                                  0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_IMEAS_DAC_TOP_TRIM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_BHS_TRIM_BMSK                                  0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x11
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_LDO_TRIM_BMSK                                   0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_LDO_TRIM_SHFT                                       0xc
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_BHS_TRIM_BMSK                                     0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x7
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_LDO_TRIM_BMSK                                      0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x2
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_L2_IMEAS_BHS_TRIM_MSB_BMSK                                     0x3
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_APC04_L2_IMEAS_BHS_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000304)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000304)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_IMEAS_DAC_TOP_TRIM_LSB_BMSK                             0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_BHS_TRIM_BMSK                                0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x19
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_LDO_TRIM_BMSK                                 0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x14
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_BHS_TRIM_BMSK                                   0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_BHS_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_LDO_TRIM_BMSK                                    0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_LDO_TRIM_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_L2_IMEAS_BHS_TRIM_BMSK                                       0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_L2_IMEAS_BHS_TRIM_SHFT                                         0x5
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_L2_IMEAS_LDO_TRIM_BMSK                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_APC03_L2_IMEAS_LDO_TRIM_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000308)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000308)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                            0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_BHS_TRIM_BMSK                                 0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_LDO_TRIM_BMSK                                  0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x12
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_L2_IMEAS_BHS_TRIM_BMSK                                     0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_L2_IMEAS_BHS_TRIM_SHFT                                         0xd
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_L2_IMEAS_LDO_TRIM_BMSK                                      0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC02_L2_IMEAS_LDO_TRIM_SHFT                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC03_LDO_VREF_TRIM_BMSK                                            0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC03_LDO_VREF_TRIM_SHFT                                             0x3
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC03_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                    0x7
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_APC03_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000030c)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000030c)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                            0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                  0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_LDO_TRIM_BMSK                                0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_L2_IMEAS_BHS_TRIM_BMSK                                   0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_L2_IMEAS_BHS_TRIM_SHFT                                        0x15
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_L2_IMEAS_LDO_TRIM_BMSK                                    0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC01_L2_IMEAS_LDO_TRIM_SHFT                                        0x10
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_LDO_VREF_TRIM_BMSK                                          0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_LDO_VREF_TRIM_SHFT                                             0xb
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_IMEAS_DAC_TOP_TRIM_BMSK                                      0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_IMEAS_DAC_TOP_TRIM_SHFT                                        0x6
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_BHS_TRIM_BMSK                                      0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x1
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                   0x1
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000310)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000310)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC00_L2_IMEAS_BHS_TRIM_LSB_BMSK                              0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC00_L2_IMEAS_BHS_TRIM_LSB_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC00_L2_IMEAS_LDO_TRIM_BMSK                                  0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC00_L2_IMEAS_LDO_TRIM_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_LDO_VREF_TRIM_BMSK                                        0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_LDO_VREF_TRIM_SHFT                                            0x13
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_IMEAS_DAC_TOP_TRIM_BMSK                                    0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_IMEAS_DAC_TOP_TRIM_SHFT                                        0xe
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_BHS_TRIM_BMSK                                    0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x9
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_LDO_TRIM_BMSK                                     0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                   0xf
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_APC01_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000314)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000314)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_LDO_VREF_TRIM_BMSK                                      0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_LDO_VREF_TRIM_SHFT                                            0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_IMEAS_DAC_TOP_TRIM_BMSK                                  0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_IMEAS_DAC_TOP_TRIM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_BHS_TRIM_BMSK                                  0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x11
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_LDO_TRIM_BMSK                                   0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_LDO_TRIM_SHFT                                       0xc
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_BHS_TRIM_BMSK                                     0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x7
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_LDO_TRIM_BMSK                                      0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x2
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_L2_IMEAS_BHS_TRIM_MSB_BMSK                                     0x3
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_APC00_L2_IMEAS_BHS_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000318)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM2_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM2_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM1_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM1_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM2_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM2_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM1_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM1_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM2_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM2_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM1_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM1_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM2_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM2_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM1_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000031c)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM2_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM2_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM1_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM1_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM2_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM2_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM1_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM1_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM2_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM2_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM1_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM1_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM2_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM2_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM1_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000320)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM2_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM2_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM1_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM1_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM2_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM2_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM1_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM1_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM2_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM2_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM1_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM1_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM2_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM2_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM1_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000324)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM2_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM2_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM1_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM1_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM2_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM2_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM1_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM1_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM2_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM2_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM1_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM1_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM2_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM2_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM1_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000328)
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000328)
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW17_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW17_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW17_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW17_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW17_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM2_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM2_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM1_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM1_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM2_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM2_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM1_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM1_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM2_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM2_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM1_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM1_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM2_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM2_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM1_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000032c)
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000032c)
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW17_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW17_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW17_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW17_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW17_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM2_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM2_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM1_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM1_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM2_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM2_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM1_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM1_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM2_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM2_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM1_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM1_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM2_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM2_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM1_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000330)
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000330)
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW18_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW18_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW18_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW18_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW18_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000334)
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000334)
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW18_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW18_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW18_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW18_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW18_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000338)
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000338)
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW19_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW19_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW19_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW19_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW19_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000033c)
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000033c)
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW19_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW19_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW19_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW19_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW19_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000340)
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000340)
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW20_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW20_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW20_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW20_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW20_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000344)
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000344)
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW20_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW20_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW20_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW20_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW20_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000348)
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000348)
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW21_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW21_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW21_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW21_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW21_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_L2_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_L2_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_SVS_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000034c)
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000034c)
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW21_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW21_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW21_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW21_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW21_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_RAW_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350)
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000350)
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW22_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW22_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_RZVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_RZVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_AVM_RC_BMSK                                                   0x7c000000
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_AVM_RC_SHFT                                                         0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ODCM_RC_BMSK                                                   0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_ODCM_RC_SHFT                                                        0x15
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_LDO_RC_BMSK                                                     0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_LDO_RC_SHFT                                                         0x10
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB3_PHY_TUNING_BMSK                                              0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB3_PHY_TUNING_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB2_PHY_TUNING_BMSK                                               0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB2_PHY_TUNING_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB1_PHY_TUNING_BMSK                                                0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB1_PHY_TUNING_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB0_PHY_TUNING_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW22_LSB_USB0_PHY_TUNING_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354)
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000354)
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW22_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW22_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW22_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW22_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW22_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_RZVD1_BMSK                                                    0xfffffe00
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_RZVD1_SHFT                                                           0x9
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_SELECT_REDUN_PACKAGE_SUBSTRATE_REV_BMSK                            0x100
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_SELECT_REDUN_PACKAGE_SUBSTRATE_REV_SHFT                              0x8
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_REDUN_PACKAGE_SUBSTRATE_REV_BMSK                                    0xc0
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_REDUN_PACKAGE_SUBSTRATE_REV_SHFT                                     0x6
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_PACKAGE_SUBSTRATE_REV_BMSK                                          0x30
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_PACKAGE_SUBSTRATE_REV_SHFT                                           0x4
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_RZVD0_BMSK                                                           0x8
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_RZVD0_SHFT                                                           0x3
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_SW_CAL_REDUN_SEL_BMSK                                                0x7
#define HWIO_QFPROM_RAW_CALIB_ROW22_MSB_SW_CAL_REDUN_SEL_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000358)
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000358)
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW23_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW23_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW23_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW23_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW23_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW23_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000035c)
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000035c)
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW23_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW23_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW23_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW23_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW23_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW23_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000360)
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000360)
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW24_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW24_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW24_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW24_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW24_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW24_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000364)
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000364)
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW24_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW24_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW24_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW24_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW24_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW24_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000368)
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000368)
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW25_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW25_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW25_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW25_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW25_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW25_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000036c)
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000036c)
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW25_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW25_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW25_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW25_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW25_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW25_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000370)
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000370)
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW26_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW26_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW26_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW26_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW26_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW26_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW26_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000374)
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000374)
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW26_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW26_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW26_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW26_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW26_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW26_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW26_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000378)
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000378)
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW27_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW27_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW27_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW27_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW27_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW27_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW27_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000037c)
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000037c)
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW27_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW27_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW27_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW27_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW27_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW27_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW27_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000380)
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000380)
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW28_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW28_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW28_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW28_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW28_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW28_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW28_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000384)
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000384)
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW28_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW28_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW28_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW28_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW28_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW28_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW28_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000388)
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000388)
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW29_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW29_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW29_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW29_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW29_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW29_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW29_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000038c)
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000038c)
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW29_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW29_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW29_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW29_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW29_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW29_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW29_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000390)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000390)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IDDQ_SUM_APC_WS1_LSB_BMSK                                        0xfc000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IDDQ_SUM_APC_WS1_LSB_SHFT                                              0x1a
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RZVD1_BMSK                                                        0x2000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RZVD1_SHFT                                                             0x19
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_WAFER_ID_BMSK                                                     0x1f80000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_WAFER_ID_SHFT                                                          0x13
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_DIE_Y_BMSK                                                          0x7f800
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_DIE_Y_SHFT                                                              0xb
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_DIE_X_BMSK                                                            0x7f8
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_DIE_X_SHFT                                                              0x3
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RZVD0_BMSK                                                              0x4
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RZVD0_SHFT                                                              0x2
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FOUNDRY_ID_BMSK                                                         0x3
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FOUNDRY_ID_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000394)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000394)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_CBF_WS1_BMSK                                                0xfffe0000
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_CBF_WS1_SHFT                                                      0x11
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RZVD0_BMSK                                                          0x10000
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RZVD0_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_SUM_APC_WS1_MSB_BMSK                                            0xffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_SUM_APC_WS1_MSB_SHFT                                               0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000398)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000398)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IDDQ_CX_WS1_BMSK                                                 0xfffe0000
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IDDQ_CX_WS1_SHFT                                                       0x11
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RZVD1_BMSK                                                          0x10000
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RZVD1_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IDDQ_MX_WS1_BMSK                                                     0xfffe
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IDDQ_MX_WS1_SHFT                                                        0x1
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RZVD0_BMSK                                                              0x1
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RZVD0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000039c)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000039c)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IDDQ_VDDA_DDR423_WS1_BMSK                                        0xfffe0000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IDDQ_VDDA_DDR423_WS1_SHFT                                              0x11
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RZVD1_BMSK                                                          0x10000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RZVD1_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IDDQ_VDDA_LV_WS1_BMSK                                                0xfffe
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IDDQ_VDDA_LV_WS1_SHFT                                                   0x1
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RZVD0_BMSK                                                              0x1
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RZVD0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a0)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003a0)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_VDDQ_DDR423_WS1_BMSK                                        0xfffe0000
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_VDDQ_DDR423_WS1_SHFT                                              0x11
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RZVD1_BMSK                                                          0x10000
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RZVD1_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_VDDA_DDR510_WS1_BMSK                                            0xfffe
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_VDDA_DDR510_WS1_SHFT                                               0x1
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RZVD0_BMSK                                                              0x1
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RZVD0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a4)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003a4)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RZVD2_BMSK                                                       0xf0000000
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RZVD2_SHFT                                                             0x1c
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_WS1_BIN_INFO_BMSK                                                 0xfc00000
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_WS1_BIN_INFO_SHFT                                                      0x16
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_WS1_MULT_BMSK                                                 0x380000
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_WS1_MULT_SHFT                                                     0x13
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RZVD1_BMSK                                                          0x70000
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RZVD1_SHFT                                                             0x10
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_VDDQ_DDR510_WS1_BMSK                                            0xfffe
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_VDDQ_DDR510_WS1_SHFT                                               0x1
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RZVD0_BMSK                                                              0x1
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RZVD0_SHFT                                                              0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a8)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003a8)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_APC_6_11_WS2_LSB_BMSK                                       0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_APC_6_11_WS2_LSB_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_APC_0_5_WS2_BMSK                                            0x1fff8000
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_APC_0_5_WS2_SHFT                                                   0xf
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_CBF_WS2_BMSK                                                    0x7fff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_CBF_WS2_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003ac)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003ac)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IDDQ_APC_18_23_WS2_LSB_BMSK                                      0xfe000000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IDDQ_APC_18_23_WS2_LSB_SHFT                                            0x19
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IDDQ_APC_12_17_WS2_BMSK                                           0x1fff800
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IDDQ_APC_12_17_WS2_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IDDQ_APC_6_11_WS2_MSB_BMSK                                            0x7ff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IDDQ_APC_6_11_WS2_MSB_SHFT                                              0x0

#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b0)
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003b0)
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IDDQ_APC_30_35_WS2_LSB_BMSK                                      0xffe00000
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IDDQ_APC_30_35_WS2_LSB_SHFT                                            0x15
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IDDQ_APC_24_29_WS2_BMSK                                            0x1fff80
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IDDQ_APC_24_29_WS2_SHFT                                                 0x7
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IDDQ_APC_18_23_WS2_MSB_BMSK                                            0x7f
#define HWIO_QFPROM_RAW_PTE_ROW4_LSB_IDDQ_APC_18_23_WS2_MSB_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b4)
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003b4)
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_RZVD0_BMSK                                                       0x80000000
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_RZVD0_SHFT                                                             0x1f
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IDDQ_APC_42_47_WS2_BMSK                                          0x7ffe0000
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IDDQ_APC_42_47_WS2_SHFT                                                0x11
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IDDQ_APC_36_41_WS2_BMSK                                             0x1fff8
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IDDQ_APC_36_41_WS2_SHFT                                                 0x3
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IDDQ_APC_30_35_WS2_MSB_BMSK                                             0x7
#define HWIO_QFPROM_RAW_PTE_ROW4_MSB_IDDQ_APC_30_35_WS2_MSB_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b8)
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003b8)
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_WS2_BIN_INFO_LSB_BMSK                                            0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_WS2_BIN_INFO_LSB_SHFT                                                  0x1d
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IDDQ_WS2_MULT_BMSK                                               0x1c000000
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IDDQ_WS2_MULT_SHFT                                                     0x1a
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IDDQ_MX_WS2_BMSK                                                  0x3ffc000
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IDDQ_MX_WS2_SHFT                                                        0xe
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IDDQ_CX_WS2_BMSK                                                     0x3fff
#define HWIO_QFPROM_RAW_PTE_ROW5_LSB_IDDQ_CX_WS2_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003bc)
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003bc)
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RZVD2_BMSK                                                       0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RZVD2_SHFT                                                             0x1d
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RED_SELECT_SPEED_BIN_BMSK                                        0x18000000
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RED_SELECT_SPEED_BIN_SHFT                                              0x1b
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_RED3_BMSK                                               0x7800000
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_RED3_SHFT                                                    0x17
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_RED2_BMSK                                                0x780000
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_RED2_SHFT                                                    0x13
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_RED1_BMSK                                                 0x78000
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_RED1_SHFT                                                     0xf
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_BMSK                                                       0x7800
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_SPEED_BIN_SHFT                                                          0xb
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RZVD1_BMSK                                                            0x400
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RZVD1_SHFT                                                              0xa
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_FT1_BIN_INFO_BMSK                                                     0x3f0
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_FT1_BIN_INFO_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RZVD0_BMSK                                                              0x8
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_RZVD0_SHFT                                                              0x3
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_WS2_BIN_INFO_MSB_BMSK                                                   0x7
#define HWIO_QFPROM_RAW_PTE_ROW5_MSB_WS2_BIN_INFO_MSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c0)
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003c0)
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC18_23_TURBO_L2_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC18_23_TURBO_L2_SHFT                                            0x18
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC12_17_TURBO_L2_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC12_17_TURBO_L2_SHFT                                            0x10
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC6_11_TURBO_L2_BMSK                                           0xff00
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC6_11_TURBO_L2_SHFT                                              0x8
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC0_5_TURBO_L2_BMSK                                              0xff
#define HWIO_QFPROM_RAW_PTE_ROW6_LSB_VMIN_APC0_5_TURBO_L2_SHFT                                               0x0

#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c4)
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003c4)
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC42_47_TURBO_L2_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC42_47_TURBO_L2_SHFT                                            0x18
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC36_41_TURBO_L2_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC36_41_TURBO_L2_SHFT                                            0x10
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC30_35_TURBO_L2_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC30_35_TURBO_L2_SHFT                                             0x8
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC24_29_TURBO_L2_BMSK                                            0xff
#define HWIO_QFPROM_RAW_PTE_ROW6_MSB_VMIN_APC24_29_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c8)
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003c8)
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_APC6_11_TURBO_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_APC6_11_TURBO_SHFT                                                0x18
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_APC0_5_TURBO_BMSK                                             0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_APC0_5_TURBO_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_MX_TURBO_L2_BMSK                                                0xff00
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_MX_TURBO_L2_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_CBF_TURBO_L2_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_PTE_ROW7_LSB_VMIN_CBF_TURBO_L2_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003cc)
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003cc)
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC30_35_TURBO_BMSK                                         0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC30_35_TURBO_SHFT                                               0x18
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC24_29_TURBO_BMSK                                           0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC24_29_TURBO_SHFT                                               0x10
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC18_23_TURBO_BMSK                                             0xff00
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC18_23_TURBO_SHFT                                                0x8
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC12_17_TURBO_BMSK                                               0xff
#define HWIO_QFPROM_RAW_PTE_ROW7_MSB_VMIN_APC12_17_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003d0)
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003d0)
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_MX_TURBO_BMSK                                               0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_MX_TURBO_SHFT                                                     0x18
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_CBF_TURBO_BMSK                                                0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_CBF_TURBO_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_APC42_47_TURBO_BMSK                                             0xff00
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_APC42_47_TURBO_SHFT                                                0x8
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_APC36_41_TURBO_BMSK                                               0xff
#define HWIO_QFPROM_RAW_PTE_ROW8_LSB_VMIN_APC36_41_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003d4)
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003d4)
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC18_23_NOM_BMSK                                           0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC18_23_NOM_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC12_17_NOM_BMSK                                             0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC12_17_NOM_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC6_11_NOM_BMSK                                                0xff00
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC6_11_NOM_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC0_5_NOM_BMSK                                                   0xff
#define HWIO_QFPROM_RAW_PTE_ROW8_MSB_VMIN_APC0_5_NOM_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003d8)
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003d8)
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC42_47_NOM_BMSK                                           0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC42_47_NOM_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC36_41_NOM_BMSK                                             0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC36_41_NOM_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC30_35_NOM_BMSK                                               0xff00
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC30_35_NOM_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC24_29_NOM_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_PTE_ROW9_LSB_VMIN_APC24_29_NOM_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003dc)
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003dc)
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_APC6_11_SVS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_APC6_11_SVS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_APC0_5_SVS_BMSK                                               0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_APC0_5_SVS_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_MX_NOM_BMSK                                                     0xff00
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_MX_NOM_SHFT                                                        0x8
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_CBF_NOM_BMSK                                                      0xff
#define HWIO_QFPROM_RAW_PTE_ROW9_MSB_VMIN_CBF_NOM_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e0)
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003e0)
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC30_35_SVS_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC30_35_SVS_SHFT                                                0x18
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC24_29_SVS_BMSK                                            0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC24_29_SVS_SHFT                                                0x10
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC18_23_SVS_BMSK                                              0xff00
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC18_23_SVS_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC12_17_SVS_BMSK                                                0xff
#define HWIO_QFPROM_RAW_PTE_ROW10_LSB_VMIN_APC12_17_SVS_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e4)
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003e4)
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_MX_SVS_BMSK                                                0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_MX_SVS_SHFT                                                      0x18
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_CBF_SVS_BMSK                                                 0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_CBF_SVS_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_APC42_47_SVS_BMSK                                              0xff00
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_APC42_47_SVS_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_APC36_41_SVS_BMSK                                                0xff
#define HWIO_QFPROM_RAW_PTE_ROW10_MSB_VMIN_APC36_41_SVS_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e8)
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003e8)
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_PG_CPU_LSB_BMSK                                                 0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_PG_CPU_LSB_SHFT                                                       0x10
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_FALKOR_IOP_WORST_CORE_ID_BMSK                                       0xfc00
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_FALKOR_IOP_WORST_CORE_ID_SHFT                                          0xa
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_FALKOR_IOP_BMSK                                                      0x3ff
#define HWIO_QFPROM_RAW_PTE_ROW11_LSB_FALKOR_IOP_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003ec)
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003ec)
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_PG_CPU_MSB_BMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW11_MSB_PG_CPU_MSB_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f0)
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003f0)
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_PCIE_U_BMSK                                                  0x80000000
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_PCIE_U_SHFT                                                        0x1f
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_PCIE_L_BMSK                                                  0x40000000
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_PCIE_L_SHFT                                                        0x1e
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_DDR_BMSK                                                     0x3f000000
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_DDR_SHFT                                                           0x18
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_L3_BMSK                                                        0xffffff
#define HWIO_QFPROM_RAW_PTE_ROW12_LSB_PG_L3_SHFT                                                             0x0

#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f4)
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003f4)
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_TDP_RED1_LSB_BMSK                                               0xc0000000
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_TDP_RED1_LSB_SHFT                                                     0x1e
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_RZVD1_BMSK                                                      0x3c000000
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_RZVD1_SHFT                                                            0x1a
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_TDP_BMSK                                                         0x3ff0000
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_TDP_SHFT                                                              0x10
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_FT2_BIN_INFO_BMSK                                                   0xfc00
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_FT2_BIN_INFO_SHFT                                                      0xa
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_RZVD0_BMSK                                                           0x200
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_RZVD0_SHFT                                                             0x9
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_HDMA_BMSK                                                         0x100
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_HDMA_SHFT                                                           0x8
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_CRYPTO_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_CRYPTO_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_RING_BMSK                                                          0x40
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_RING_SHFT                                                           0x6
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_IMC_BMSK                                                           0x20
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_IMC_SHFT                                                            0x5
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_TOP_BMSK                                                           0x10
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_TOP_SHFT                                                            0x4
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_PSS_BMSK                                                            0x8
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_PSS_SHFT                                                            0x3
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_USB_BMSK                                                            0x4
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_USB_SHFT                                                            0x2
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_SATA_BMSK                                                           0x2
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_SATA_SHFT                                                           0x1
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_SGMII_BMSK                                                          0x1
#define HWIO_QFPROM_RAW_PTE_ROW12_MSB_PG_SGMII_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f8)
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003f8)
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_SLT_BIN_INFO_LSB_BMSK                                           0x80000000
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_SLT_BIN_INFO_LSB_SHFT                                                 0x1f
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_RZVD0_BMSK                                                      0x40000000
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_REDUND_TDP_SELECT_BMSK                                          0x30000000
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_REDUND_TDP_SELECT_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_TDP_RED3_BMSK                                                    0xffc0000
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_TDP_RED3_SHFT                                                         0x12
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_TDP_RED2_BMSK                                                      0x3ff00
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_TDP_RED2_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_TDP_RED1_MSB_BMSK                                                     0xff
#define HWIO_QFPROM_RAW_PTE_ROW13_LSB_TDP_RED1_MSB_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003fc)
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003fc)
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_FT1_LSB_BMSK                                      0xf8000000
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_FT1_LSB_SHFT                                            0x1b
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_WS2_BMSK                                           0x7f00000
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_WS2_SHFT                                                0x14
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_WS1_BMSK                                             0xfe000
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_WS1_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_PCM_BMSK                                              0x1fc0
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_QUALITY_INDEX_PCM_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_RZVD0_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_RZVD0_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_SLT_BIN_INFO_MSB_BMSK                                                 0x1f
#define HWIO_QFPROM_RAW_PTE_ROW13_MSB_SLT_BIN_INFO_MSB_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000400)
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000400)
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_PHYSICAL_PART_MARKING_15_0_BMSK                                 0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_PHYSICAL_PART_MARKING_15_0_SHFT                                       0x10
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_QUALITY_INDEX_SLT_BMSK                                              0xfe00
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_QUALITY_INDEX_SLT_SHFT                                                 0x9
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_QUALITY_INDEX_FT2_BMSK                                               0x1fc
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_QUALITY_INDEX_FT2_SHFT                                                 0x2
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_QUALITY_INDEX_FT1_MSB_BMSK                                             0x3
#define HWIO_QFPROM_RAW_PTE_ROW14_LSB_QUALITY_INDEX_FT1_MSB_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000404)
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000404)
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_PHYSICAL_PART_MARKING_47_16_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW14_MSB_PHYSICAL_PART_MARKING_47_16_SHFT                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000408)
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000408)
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_REDUND_15_0_BMSK                          0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_REDUND_15_0_SHFT                                0x10
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_63_48_BMSK                                    0xffff
#define HWIO_QFPROM_RAW_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_63_48_SHFT                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000040c)
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000040c)
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_PHYSICAL_PART_MARKING_REDUND_47_16_BMSK                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW15_MSB_PHYSICAL_PART_MARKING_REDUND_47_16_SHFT                                0x0

#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000410)
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000410)
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_RETENTION_MEM_BMSK                                              0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_RETENTION_MEM_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_RETENTION_LOGIC_BMSK                                              0xfe0000
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_RETENTION_LOGIC_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_SELECT_PHYSICAL_MARKING_BMSK                                       0x10000
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_SELECT_PHYSICAL_MARKING_SHFT                                          0x10
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_PHYSICAL_PART_MARKING_REDUND_63_48_BMSK                             0xffff
#define HWIO_QFPROM_RAW_PTE_ROW16_LSB_PHYSICAL_PART_MARKING_REDUND_63_48_SHFT                                0x0

#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000414)
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000414)
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_RZVD0_BMSK                                                      0xfffffff0
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_RZVD0_SHFT                                                             0x4
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_SPEED_REV_BIT_BMSK                                                     0xf
#define HWIO_QFPROM_RAW_PTE_ROW16_MSB_SPEED_REV_BIT_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000418)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000418)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_SP16_LSB_BMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_SPARE16_ROW0_LSB_SP16_LSB_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000041c)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000041c)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_RZVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_RZVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_FEC_VALUE_BMSK                                               0x7f000000
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_FEC_VALUE_SHFT                                                     0x18
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_SP16_MSB_BMSK                                                  0xffffff
#define HWIO_QFPROM_RAW_SPARE16_ROW0_MSB_SP16_MSB_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000420)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000420)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000424)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000424)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000428)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000428)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000042c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000042c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000430)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000430)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000434)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000434)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000438)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000438)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000043c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000043c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000440)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000440)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000444)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000444)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD1_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000448)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000448)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000044c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000044c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000450)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000450)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000454)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000454)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000458)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000458)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000045c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000045c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000460)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000460)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000464)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000464)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000468)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000468)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000046c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000046c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD1_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000470)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000470)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000474)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000474)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000478)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000478)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000047c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000047c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000480)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000480)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000484)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000484)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000488)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000488)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000048c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000048c)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_HASH_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_HASH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000490)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000490)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_HASH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_HASH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000494)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000494)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD1_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_ADDR(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000418 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_OFFS(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000418 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_MAXn                                                                 29
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_SP16_LSB_BMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_SPARE16_ROWn_LSB_SP16_LSB_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_ADDR(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000041c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_OFFS(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000041c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_MAXn                                                                 29
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_RZVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_RZVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_FEC_VALUE_BMSK                                               0x7f000000
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_FEC_VALUE_SHFT                                                     0x18
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_SP16_MSB_BMSK                                                  0xffffff
#define HWIO_QFPROM_RAW_SPARE16_ROWn_MSB_SP16_MSB_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000508)
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000508)
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS2_INTERCEPT_BMSK                                          0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS2_INTERCEPT_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS1_INTERCEPT_BMSK                                           0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS1_INTERCEPT_SHFT                                                0x18
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS0_INTERCEPT_BMSK                                            0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS0_INTERCEPT_SHFT                                                0x14
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000050c)
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000050c)
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS10_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS10_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS9_INTERCEPT_BMSK                                           0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS9_INTERCEPT_SHFT                                                0x18
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS8_INTERCEPT_BMSK                                            0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS8_INTERCEPT_SHFT                                                0x14
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS7_INTERCEPT_BMSK                                             0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS7_INTERCEPT_SHFT                                                0x10
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS6_INTERCEPT_BMSK                                              0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS6_INTERCEPT_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS5_INTERCEPT_BMSK                                               0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS5_INTERCEPT_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS4_INTERCEPT_BMSK                                                0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS4_INTERCEPT_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS3_INTERCEPT_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_TSENS_ROW0_MSB_TSENS3_INTERCEPT_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000510)
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000510)
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS13_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS13_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS12_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS12_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS11_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS11_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000514)
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000514)
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS21_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS21_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS20_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS20_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS19_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS19_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS18_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS18_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS17_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS17_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS16_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS16_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS15_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS15_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS14_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW1_MSB_TSENS14_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000518)
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000518)
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS24_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS24_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS23_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS23_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS22_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS22_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000051c)
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000051c)
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS32_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS32_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS31_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS31_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS30_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS30_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS29_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS29_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS28_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS28_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS27_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS27_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS26_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS26_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS25_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW2_MSB_TSENS25_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000520)
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000520)
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS35_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS35_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS34_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS34_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS33_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS33_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000524)
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000524)
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS43_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS43_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS42_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS42_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS41_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS41_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS40_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS40_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS39_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS39_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS38_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS38_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS37_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS37_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS36_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW3_MSB_TSENS36_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000528)
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000528)
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS46_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS46_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS45_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS45_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS44_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS44_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000052c)
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000052c)
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS54_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS54_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS53_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS53_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS52_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS52_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS51_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS51_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS50_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS50_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS49_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS49_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS48_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS48_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS47_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW4_MSB_TSENS47_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000530)
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000530)
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS57_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS57_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS56_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS56_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS55_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS55_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000534)
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000534)
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS65_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS65_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS64_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS64_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS63_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS63_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS62_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS62_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS61_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS61_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS60_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS60_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS59_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS59_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS58_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW5_MSB_TSENS58_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000538)
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000538)
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS68_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS68_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS67_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS67_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS66_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS66_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000053c)
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000053c)
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS76_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS76_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS75_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS75_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS74_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS74_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS73_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS73_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS72_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS72_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS71_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS71_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS70_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS70_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS69_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW6_MSB_TSENS69_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000540)
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000540)
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS79_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS79_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS78_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS78_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS77_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS77_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000544)
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000544)
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS87_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS87_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS86_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS86_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS85_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS85_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS84_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS84_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS83_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS83_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS82_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS82_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS81_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS81_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS80_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW7_MSB_TSENS80_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000548)
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000548)
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS90_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS90_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS89_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS89_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS88_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS88_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000054c)
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000054c)
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS98_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS98_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS97_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS97_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS96_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS96_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS95_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS95_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS94_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS94_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS93_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS93_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS92_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS92_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS91_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_RAW_TSENS_ROW8_MSB_TSENS91_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000550)
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000550)
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS101_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS101_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS100_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS100_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS99_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS99_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT1_BMSK                                       0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT1_SHFT                                           0xa
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT0_BMSK                                         0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000554)
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000554)
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS109_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS109_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS108_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS108_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS107_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS107_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS106_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS106_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS105_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS105_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS104_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS104_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS103_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS103_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS102_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_RAW_TSENS_ROW9_MSB_TSENS102_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000558)
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000558)
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS112_INTERCEPT_BMSK                                       0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS112_INTERCEPT_SHFT                                             0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS111_INTERCEPT_BMSK                                        0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS111_INTERCEPT_SHFT                                             0x18
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS110_INTERCEPT_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS110_INTERCEPT_SHFT                                             0x14
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT1_BMSK                                     0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT1_SHFT                                         0xa
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT0_BMSK                                       0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT0_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000055c)
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000055c)
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS120_INTERCEPT_BMSK                                       0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS120_INTERCEPT_SHFT                                             0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS119_INTERCEPT_BMSK                                        0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS119_INTERCEPT_SHFT                                             0x18
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS118_INTERCEPT_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS118_INTERCEPT_SHFT                                             0x14
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS117_INTERCEPT_BMSK                                          0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS117_INTERCEPT_SHFT                                             0x10
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS116_INTERCEPT_BMSK                                           0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS116_INTERCEPT_SHFT                                              0xc
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS115_INTERCEPT_BMSK                                            0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS115_INTERCEPT_SHFT                                              0x8
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS114_INTERCEPT_BMSK                                             0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS114_INTERCEPT_SHFT                                              0x4
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS113_INTERCEPT_BMSK                                              0xf
#define HWIO_QFPROM_RAW_TSENS_ROW10_MSB_TSENS113_INTERCEPT_SHFT                                              0x0

#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000560)
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000560)
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_RZVD0_BMSK                                                    0xffffe000
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_RZVD0_SHFT                                                           0xd
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_TSENS_TEST_SECURITY_BMSK                                          0x1f00
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_TSENS_TEST_SECURITY_SHFT                                             0x8
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_TSENS_CALIBRATION_MODE_BMSK                                         0xff
#define HWIO_QFPROM_RAW_TSENS_ROW11_LSB_TSENS_CALIBRATION_MODE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000564)
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000564)
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW11_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000568)
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000568)
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS2_INTERCEPT_BMSK                                   0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS2_INTERCEPT_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS1_INTERCEPT_BMSK                                    0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS1_INTERCEPT_SHFT                                         0x18
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS0_INTERCEPT_BMSK                                     0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS0_INTERCEPT_SHFT                                         0x14
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000056c)
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000056c)
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS10_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS10_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS9_INTERCEPT_BMSK                                    0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS9_INTERCEPT_SHFT                                         0x18
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS8_INTERCEPT_BMSK                                     0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS8_INTERCEPT_SHFT                                         0x14
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS7_INTERCEPT_BMSK                                      0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS7_INTERCEPT_SHFT                                         0x10
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS6_INTERCEPT_BMSK                                       0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS6_INTERCEPT_SHFT                                          0xc
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS5_INTERCEPT_BMSK                                        0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS5_INTERCEPT_SHFT                                          0x8
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS4_INTERCEPT_BMSK                                         0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS4_INTERCEPT_SHFT                                          0x4
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS3_INTERCEPT_BMSK                                          0xf
#define HWIO_QFPROM_RAW_TSENS_ROW12_MSB_REDUN_TSENS3_INTERCEPT_SHFT                                          0x0

#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000570)
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000570)
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS13_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS13_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS12_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS12_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS11_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS11_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000574)
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000574)
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS21_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS21_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS20_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS20_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS19_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS19_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS18_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS18_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS17_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS17_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS16_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS16_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS15_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS15_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS14_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW13_MSB_REDUN_TSENS14_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000578)
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000578)
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS24_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS24_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS23_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS23_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS22_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS22_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000057c)
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000057c)
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS32_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS32_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS31_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS31_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS30_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS30_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS29_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS29_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS28_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS28_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS27_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS27_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS26_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS26_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS25_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW14_MSB_REDUN_TSENS25_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000580)
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000580)
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS35_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS35_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS34_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS34_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS33_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS33_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000584)
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000584)
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS43_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS43_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS42_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS42_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS41_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS41_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS40_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS40_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS39_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS39_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS38_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS38_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS37_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS37_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS36_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW15_MSB_REDUN_TSENS36_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000588)
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000588)
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS46_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS46_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS45_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS45_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS44_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS44_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000058c)
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000058c)
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS54_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS54_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS53_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS53_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS52_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS52_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS51_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS51_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS50_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS50_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS49_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS49_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS48_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS48_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS47_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW16_MSB_REDUN_TSENS47_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000590)
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000590)
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW17_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW17_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW17_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW17_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW17_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS57_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS57_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS56_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS56_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS55_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS55_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000594)
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000594)
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW17_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW17_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW17_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW17_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW17_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS65_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS65_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS64_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS64_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS63_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS63_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS62_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS62_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS61_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS61_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS60_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS60_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS59_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS59_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS58_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW17_MSB_REDUN_TSENS58_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000598)
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000598)
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW18_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW18_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW18_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW18_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW18_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS68_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS68_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS67_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS67_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS66_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS66_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000059c)
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000059c)
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW18_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW18_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW18_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW18_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW18_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS76_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS76_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS75_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS75_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS74_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS74_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS73_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS73_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS72_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS72_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS71_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS71_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS70_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS70_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS69_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW18_MSB_REDUN_TSENS69_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005a0)
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005a0)
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW19_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW19_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW19_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW19_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW19_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS79_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS79_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS78_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS78_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS77_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS77_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005a4)
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005a4)
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW19_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW19_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW19_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW19_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW19_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS87_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS87_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS86_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS86_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS85_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS85_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS84_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS84_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS83_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS83_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS82_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS82_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS81_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS81_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS80_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW19_MSB_REDUN_TSENS80_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005a8)
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005a8)
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW20_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW20_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW20_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW20_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW20_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS90_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS90_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS89_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS89_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS88_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS88_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005ac)
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005ac)
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW20_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW20_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW20_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW20_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW20_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS98_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS98_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS97_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS97_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS96_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS96_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS95_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS95_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS94_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS94_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS93_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS93_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS92_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS92_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS91_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_RAW_TSENS_ROW20_MSB_REDUN_TSENS91_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005b0)
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005b0)
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW21_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW21_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW21_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW21_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW21_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS101_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS101_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS100_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS100_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS99_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS99_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT1_BMSK                                0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT1_SHFT                                    0xa
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT0_BMSK                                  0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005b4)
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005b4)
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW21_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW21_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW21_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW21_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW21_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS109_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS109_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS108_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS108_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS107_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS107_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS106_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS106_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS105_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS105_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS104_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS104_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS103_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS103_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS102_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_RAW_TSENS_ROW21_MSB_REDUN_TSENS102_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005b8)
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005b8)
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW22_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW22_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW22_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW22_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW22_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS112_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS112_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS111_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS111_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS110_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS110_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_RAW_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005bc)
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005bc)
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW22_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW22_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW22_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW22_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW22_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS120_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS120_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS119_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS119_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS118_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS118_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS117_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS117_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS116_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS116_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS115_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS115_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS114_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS114_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS113_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_RAW_TSENS_ROW22_MSB_REDUN_TSENS113_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005c0)
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005c0)
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW23_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW23_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW23_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW23_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW23_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_RZVD0_BMSK                                                    0xffffe000
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_RZVD0_SHFT                                                           0xd
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_REDUN_TSENS_TEST_SECURITY_BMSK                                    0x1f00
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_REDUN_TSENS_TEST_SECURITY_SHFT                                       0x8
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_REDUN_TSENS_CALIBRATION_MODE_BMSK                                   0xff
#define HWIO_QFPROM_RAW_TSENS_ROW23_LSB_REDUN_TSENS_CALIBRATION_MODE_SHFT                                    0x0

#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005c4)
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005c4)
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW23_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW23_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW23_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW23_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW23_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW23_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005c8)
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005c8)
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW24_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW24_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW24_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW24_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW24_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW24_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005cc)
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005cc)
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW24_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW24_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW24_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW24_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW24_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW24_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005d0)
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005d0)
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW25_LSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW25_LSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW25_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW25_LSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW25_LSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW25_LSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005d4)
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005d4)
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW25_MSB_ADDR, HWIO_QFPROM_RAW_TSENS_ROW25_MSB_RMSK)
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_TSENS_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_TSENS_ROW25_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_TSENS_ROW25_MSB_ADDR,m,v,HWIO_QFPROM_RAW_TSENS_ROW25_MSB_IN)
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_RZVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_TSENS_ROW25_MSB_RZVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005d8)
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005d8)
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_AGING_BMSK                                               0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_AGING_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_L2_BMSK                                   0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_L2_SHFT                                       0xf
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_SVS_BMSK                                         0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_SVS_SHFT                                            0xa
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_NOM_BMSK                                          0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_NOM_SHFT                                            0x5
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005dc)
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005dc)
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_AGING_BMSK                                                0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_AGING_SHFT                                                      0x14
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_L2_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_L2_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_SVS_BMSK                                          0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_SVS_SHFT                                             0xa
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_NOM_BMSK                                           0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_NOM_SHFT                                             0x5
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_BMSK                                          0x1f
#define HWIO_QFPROM_RAW_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005e0)
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005e0)
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_AGING_BMSK                                               0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_AGING_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_L2_BMSK                                   0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_L2_SHFT                                       0xf
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_SVS_BMSK                                         0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_SVS_SHFT                                            0xa
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_NOM_BMSK                                          0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_NOM_SHFT                                            0x5
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005e4)
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005e4)
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_AGING_BMSK                                               0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_AGING_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_L2_BMSK                                   0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_L2_SHFT                                       0xf
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_SVS_BMSK                                         0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_SVS_SHFT                                            0xa
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_NOM_BMSK                                          0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_NOM_SHFT                                            0x5
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005e8)
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005e8)
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                          0xf0000000
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                                0x1c
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_SVS_BMSK                                0xf000000
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_SVS_SHFT                                     0x18
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_NOM_BMSK                                 0xf00000
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_NOM_SHFT                                     0x14
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_BMSK                                0xf0000
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_SHFT                                   0x10
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                             0xf000
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                                0xc
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_SVS_BMSK                                   0xf00
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_SVS_SHFT                                     0x8
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_NOM_BMSK                                    0xf0
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_NOM_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_BMSK                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005ec)
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005ec)
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                         0xf0000000
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                               0x1c
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_SVS_BMSK                               0xf000000
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_SVS_SHFT                                    0x18
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_NOM_BMSK                                0xf00000
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_NOM_SHFT                                    0x14
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_BMSK                               0xf0000
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_SHFT                                  0x10
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                             0xf000
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                                0xc
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_SVS_BMSK                                   0xf00
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_SVS_SHFT                                     0x8
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_NOM_BMSK                                    0xf0
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_NOM_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_BMSK                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005f0)
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005f0)
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_QUOT_OFFSET_TURBO_BMSK                                   0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_QUOT_OFFSET_TURBO_SHFT                                         0x17
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_QUOT_VMIN_TURBO_BMSK                                       0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_QUOT_VMIN_TURBO_SHFT                                            0xb
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_TARGET_VOLT_TURBO_BMSK                                        0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_TARGET_VOLT_TURBO_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_RO_SEL_TURBO_BMSK                                               0xf
#define HWIO_QFPROM_RAW_CPR_ROW3_LSB_CPR_CBF_RO_SEL_TURBO_SHFT                                               0x0

#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005f4)
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005f4)
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_QUOT_OFFSET_NOM_BMSK                                     0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_QUOT_OFFSET_NOM_SHFT                                           0x17
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_QUOT_VMIN_NOM_BMSK                                         0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_QUOT_VMIN_NOM_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_TARGET_VOLT_NOM_BMSK                                          0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_TARGET_VOLT_NOM_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_RO_SEL_NOM_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW3_MSB_CPR_CBF_RO_SEL_NOM_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005f8)
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005f8)
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_QUOT_OFFSET_TURBO_L2_BMSK                                0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_QUOT_OFFSET_TURBO_L2_SHFT                                      0x17
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_QUOT_VMIN_SVS_BMSK                                         0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_QUOT_VMIN_SVS_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_TARGET_VOLT_SVS_BMSK                                          0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_TARGET_VOLT_SVS_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_RO_SEL_SVS_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW4_LSB_CPR_CBF_RO_SEL_SVS_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005fc)
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000005fc)
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_RZVD0_BMSK                                                       0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_RZVD0_SHFT                                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_CPR_CBF_QUOT_VMIN_TURBO_L2_BMSK                                    0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_CPR_CBF_QUOT_VMIN_TURBO_L2_SHFT                                         0xb
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_CPR_CBF_TARGET_VOLT_TURBO_L2_BMSK                                     0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_CPR_CBF_TARGET_VOLT_TURBO_L2_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_CPR_CBF_RO_SEL_TURBO_L2_BMSK                                            0xf
#define HWIO_QFPROM_RAW_CPR_ROW4_MSB_CPR_CBF_RO_SEL_TURBO_L2_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000600)
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000600)
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_QUOT_OFFSET_TURBO_BMSK                                      0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_QUOT_OFFSET_TURBO_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_QUOT_VMIN_TURBO_BMSK                                          0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_QUOT_VMIN_TURBO_SHFT                                               0xb
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_TARGET_VOLT_TURBO_BMSK                                           0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_TARGET_VOLT_TURBO_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_RO_SEL_TURBO_BMSK                                                  0xf
#define HWIO_QFPROM_RAW_CPR_ROW5_LSB_CPR3_RO_SEL_TURBO_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000604)
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000604)
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_QUOT_OFFSET_NOM_BMSK                                        0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_QUOT_OFFSET_NOM_SHFT                                              0x17
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_QUOT_VMIN_NOM_BMSK                                            0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_QUOT_VMIN_NOM_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_TARGET_VOLT_NOM_BMSK                                             0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_TARGET_VOLT_NOM_SHFT                                               0x4
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_RO_SEL_NOM_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CPR_ROW5_MSB_CPR3_RO_SEL_NOM_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000608)
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000608)
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_QUOT_OFFSET_TURBO_L2_BMSK                                   0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_QUOT_OFFSET_TURBO_L2_SHFT                                         0x17
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_QUOT_VMIN_SVS_BMSK                                            0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_QUOT_VMIN_SVS_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_TARGET_VOLT_SVS_BMSK                                             0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_TARGET_VOLT_SVS_SHFT                                               0x4
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_RO_SEL_SVS_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CPR_ROW6_LSB_CPR3_RO_SEL_SVS_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000060c)
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000060c)
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_RZVD0_BMSK                                                       0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_RZVD0_SHFT                                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_CPR3_QUOT_VMIN_TURBO_L2_BMSK                                       0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_CPR3_QUOT_VMIN_TURBO_L2_SHFT                                            0xb
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_CPR3_TARGET_VOLT_TURBO_L2_BMSK                                        0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_CPR3_TARGET_VOLT_TURBO_L2_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_CPR3_RO_SEL_TURBO_L2_BMSK                                               0xf
#define HWIO_QFPROM_RAW_CPR_ROW6_MSB_CPR3_RO_SEL_TURBO_L2_SHFT                                               0x0

#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000610)
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000610)
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_QUOT_OFFSET_TURBO_BMSK                                      0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_QUOT_OFFSET_TURBO_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_QUOT_VMIN_TURBO_BMSK                                          0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_QUOT_VMIN_TURBO_SHFT                                               0xb
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_TARGET_VOLT_TURBO_BMSK                                           0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_TARGET_VOLT_TURBO_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_RO_SEL_TURBO_BMSK                                                  0xf
#define HWIO_QFPROM_RAW_CPR_ROW7_LSB_CPR4_RO_SEL_TURBO_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000614)
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000614)
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_QUOT_OFFSET_NOM_BMSK                                        0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_QUOT_OFFSET_NOM_SHFT                                              0x17
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_QUOT_VMIN_NOM_BMSK                                            0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_QUOT_VMIN_NOM_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_TARGET_VOLT_NOM_BMSK                                             0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_TARGET_VOLT_NOM_SHFT                                               0x4
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_RO_SEL_NOM_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CPR_ROW7_MSB_CPR4_RO_SEL_NOM_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000618)
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000618)
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_QUOT_OFFSET_TURBO_L2_BMSK                                   0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_QUOT_OFFSET_TURBO_L2_SHFT                                         0x17
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_QUOT_VMIN_SVS_BMSK                                            0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_QUOT_VMIN_SVS_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_TARGET_VOLT_SVS_BMSK                                             0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_TARGET_VOLT_SVS_SHFT                                               0x4
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_RO_SEL_SVS_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CPR_ROW8_LSB_CPR4_RO_SEL_SVS_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000061c)
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000061c)
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_RZVD0_BMSK                                                       0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_RZVD0_SHFT                                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_CPR4_QUOT_VMIN_TURBO_L2_BMSK                                       0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_CPR4_QUOT_VMIN_TURBO_L2_SHFT                                            0xb
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_CPR4_TARGET_VOLT_TURBO_L2_BMSK                                        0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_CPR4_TARGET_VOLT_TURBO_L2_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_CPR4_RO_SEL_TURBO_L2_BMSK                                               0xf
#define HWIO_QFPROM_RAW_CPR_ROW8_MSB_CPR4_RO_SEL_TURBO_L2_SHFT                                               0x0

#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000620)
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000620)
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_QUOT_OFFSET_TURBO_BMSK                                      0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_QUOT_OFFSET_TURBO_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_QUOT_VMIN_TURBO_BMSK                                          0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_QUOT_VMIN_TURBO_SHFT                                               0xb
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_TARGET_VOLT_TURBO_BMSK                                           0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_TARGET_VOLT_TURBO_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_RO_SEL_TURBO_BMSK                                                  0xf
#define HWIO_QFPROM_RAW_CPR_ROW9_LSB_CPR5_RO_SEL_TURBO_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000624)
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000624)
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_RZVD0_BMSK                                                       0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_RZVD0_SHFT                                                             0x1e
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_QUOT_OFFSET_NOM_BMSK                                        0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_QUOT_OFFSET_NOM_SHFT                                              0x17
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_QUOT_VMIN_NOM_BMSK                                            0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_QUOT_VMIN_NOM_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_TARGET_VOLT_NOM_BMSK                                             0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_TARGET_VOLT_NOM_SHFT                                               0x4
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_RO_SEL_NOM_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CPR_ROW9_MSB_CPR5_RO_SEL_NOM_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000628)
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000628)
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW10_LSB_CPR5_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000062c)
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000062c)
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_CPR5_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_CPR5_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_CPR5_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_CPR5_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_CPR5_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CPR_ROW10_MSB_CPR5_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000630)
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000630)
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW11_LSB_CPR6_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000634)
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000634)
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW11_MSB_CPR6_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000638)
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000638)
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW12_LSB_CPR6_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000063c)
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000063c)
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_CPR6_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_CPR6_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_CPR6_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_CPR6_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_CPR6_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CPR_ROW12_MSB_CPR6_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000640)
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000640)
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW13_LSB_CPR7_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000644)
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000644)
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW13_MSB_CPR7_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000648)
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000648)
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW14_LSB_CPR7_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000064c)
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000064c)
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_CPR7_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_CPR7_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_CPR7_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_CPR7_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_CPR7_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CPR_ROW14_MSB_CPR7_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000650)
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000650)
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW15_LSB_CPR8_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000654)
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000654)
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW15_MSB_CPR8_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000658)
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000658)
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW16_LSB_CPR8_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000065c)
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000065c)
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_CPR8_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_CPR8_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_CPR8_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_CPR8_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_CPR8_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CPR_ROW16_MSB_CPR8_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000660)
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000660)
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW17_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW17_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW17_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW17_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW17_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW17_LSB_CPR9_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000664)
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000664)
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW17_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW17_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW17_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW17_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW17_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW17_MSB_CPR9_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000668)
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000668)
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW18_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW18_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW18_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW18_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW18_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_RAW_CPR_ROW18_LSB_CPR9_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000066c)
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000066c)
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW18_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW18_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW18_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW18_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW18_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_CPR9_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_CPR9_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_CPR9_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_CPR9_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_CPR9_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CPR_ROW18_MSB_CPR9_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000670)
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000670)
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW19_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW19_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW19_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW19_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW19_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_QUOT_OFFSET_TURBO_BMSK                                    0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_QUOT_OFFSET_TURBO_SHFT                                          0x17
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_QUOT_VMIN_TURBO_BMSK                                        0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_QUOT_VMIN_TURBO_SHFT                                             0xb
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_TARGET_VOLT_TURBO_BMSK                                         0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_TARGET_VOLT_TURBO_SHFT                                           0x4
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_RO_SEL_TURBO_BMSK                                                0xf
#define HWIO_QFPROM_RAW_CPR_ROW19_LSB_CPR10_RO_SEL_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000674)
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000674)
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW19_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW19_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW19_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW19_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW19_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_QUOT_OFFSET_NOM_BMSK                                      0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_QUOT_OFFSET_NOM_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_QUOT_VMIN_NOM_BMSK                                          0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_QUOT_VMIN_NOM_SHFT                                               0xb
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_TARGET_VOLT_NOM_BMSK                                           0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_TARGET_VOLT_NOM_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_RO_SEL_NOM_BMSK                                                  0xf
#define HWIO_QFPROM_RAW_CPR_ROW19_MSB_CPR10_RO_SEL_NOM_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000678)
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000678)
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW20_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW20_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW20_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW20_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW20_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_QUOT_OFFSET_TURBO_L2_BMSK                                 0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_QUOT_OFFSET_TURBO_L2_SHFT                                       0x17
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_QUOT_VMIN_SVS_BMSK                                          0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_QUOT_VMIN_SVS_SHFT                                               0xb
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_TARGET_VOLT_SVS_BMSK                                           0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_TARGET_VOLT_SVS_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_RO_SEL_SVS_BMSK                                                  0xf
#define HWIO_QFPROM_RAW_CPR_ROW20_LSB_CPR10_RO_SEL_SVS_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000067c)
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000067c)
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW20_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW20_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW20_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW20_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW20_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_CPR10_QUOT_VMIN_TURBO_L2_BMSK                                     0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_CPR10_QUOT_VMIN_TURBO_L2_SHFT                                          0xb
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_CPR10_TARGET_VOLT_TURBO_L2_BMSK                                      0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_CPR10_TARGET_VOLT_TURBO_L2_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_CPR10_RO_SEL_TURBO_L2_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW20_MSB_CPR10_RO_SEL_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000680)
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000680)
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW21_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW21_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW21_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW21_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW21_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_RZVD0_BMSK                                                      0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_RZVD0_SHFT                                                            0x14
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_BMSK                           0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_SHFT                               0xf
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_BMSK                                 0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_SHFT                                    0xa
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_BMSK                                  0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_SHFT                                    0x5
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_BMSK                                 0x1f
#define HWIO_QFPROM_RAW_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_SHFT                                  0x0

#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000684)
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000684)
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW21_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW21_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW21_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW21_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW21_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CBF_LOCAL_GLOBAL_SELECT_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CBF_LOCAL_GLOBAL_SELECT_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_LOCAL_RC_BMSK                                               0x7c000000
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_LOCAL_RC_SHFT                                                     0x1a
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_RZVD0_BMSK                                                       0x3e00000
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_RZVD0_SHFT                                                            0x15
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_RC_BMSK                                                0x1f0000
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_RC_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                     0xf000
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                        0xc
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_BMSK                           0xf00
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_SHFT                             0x8
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_BMSK                            0xf0
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_SHFT                             0x4
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_BMSK                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_SHFT                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000688)
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000688)
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW22_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW22_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW22_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW22_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW22_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_AGING_BMSK                                        0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_AGING_SHFT                                              0x14
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_L2_BMSK                            0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_L2_SHFT                                0xf
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_SVS_BMSK                                  0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_SVS_SHFT                                     0xa
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_NOM_BMSK                                   0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_NOM_SHFT                                     0x5
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_BMSK                                  0x1f
#define HWIO_QFPROM_RAW_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000068c)
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000068c)
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW22_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW22_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW22_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW22_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW22_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_AGING_BMSK                                         0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_AGING_SHFT                                               0x14
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_L2_BMSK                             0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_L2_SHFT                                 0xf
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_SVS_BMSK                                   0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_SVS_SHFT                                      0xa
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_NOM_BMSK                                    0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_NOM_SHFT                                      0x5
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_BMSK                                   0x1f
#define HWIO_QFPROM_RAW_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000690)
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000690)
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW23_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW23_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW23_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW23_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW23_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_AGING_BMSK                                        0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_AGING_SHFT                                              0x14
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_L2_BMSK                            0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_L2_SHFT                                0xf
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_SVS_BMSK                                  0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_SVS_SHFT                                     0xa
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_NOM_BMSK                                   0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_NOM_SHFT                                     0x5
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_BMSK                                  0x1f
#define HWIO_QFPROM_RAW_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000694)
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000694)
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW23_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW23_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW23_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW23_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW23_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_AGING_BMSK                                        0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_AGING_SHFT                                              0x14
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_L2_BMSK                            0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_L2_SHFT                                0xf
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_SVS_BMSK                                  0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_SVS_SHFT                                     0xa
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_NOM_BMSK                                   0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_NOM_SHFT                                     0x5
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_BMSK                                  0x1f
#define HWIO_QFPROM_RAW_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000698)
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000698)
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW24_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW24_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW24_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW24_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW24_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                   0xf0000000
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                         0x1c
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_SVS_BMSK                         0xf000000
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_SVS_SHFT                              0x18
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_NOM_BMSK                          0xf00000
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_NOM_SHFT                              0x14
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_BMSK                         0xf0000
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_SHFT                            0x10
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                      0xf000
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                         0xc
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_SVS_BMSK                            0xf00
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_SVS_SHFT                              0x8
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_NOM_BMSK                             0xf0
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_NOM_SHFT                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_BMSK                            0xf
#define HWIO_QFPROM_RAW_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_SHFT                            0x0

#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000069c)
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000069c)
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW24_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW24_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW24_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW24_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW24_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                  0xf0000000
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                        0x1c
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_SVS_BMSK                        0xf000000
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_SVS_SHFT                             0x18
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_NOM_BMSK                         0xf00000
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_NOM_SHFT                             0x14
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_BMSK                        0xf0000
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_SHFT                           0x10
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                      0xf000
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                         0xc
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_SVS_BMSK                            0xf00
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_SVS_SHFT                              0x8
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_NOM_BMSK                             0xf0
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_NOM_SHFT                              0x4
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_BMSK                            0xf
#define HWIO_QFPROM_RAW_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_SHFT                            0x0

#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006a0)
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006a0)
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW25_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW25_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW25_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW25_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW25_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_BMSK                            0x3f800000
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_SHFT                                  0x17
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_RO_SEL_TURBO_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW25_LSB_REDUN_CPR_CBF_RO_SEL_TURBO_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006a4)
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006a4)
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW25_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW25_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW25_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW25_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW25_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_OFFSET_NOM_BMSK                              0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_OFFSET_NOM_SHFT                                    0x16
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_VMIN_NOM_BMSK                                  0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_VMIN_NOM_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_TARGET_VOLT_NOM_BMSK                                   0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_TARGET_VOLT_NOM_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_RO_SEL_NOM_BMSK                                          0xf
#define HWIO_QFPROM_RAW_CPR_ROW25_MSB_REDUN_CPR_CBF_RO_SEL_NOM_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006a8)
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006a8)
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW26_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW26_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW26_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW26_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW26_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW26_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_L2_BMSK                         0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_L2_SHFT                               0x16
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_VMIN_SVS_BMSK                                  0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_VMIN_SVS_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_TARGET_VOLT_SVS_BMSK                                   0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_TARGET_VOLT_SVS_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_RO_SEL_SVS_BMSK                                          0xf
#define HWIO_QFPROM_RAW_CPR_ROW26_LSB_REDUN_CPR_CBF_RO_SEL_SVS_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006ac)
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006ac)
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW26_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW26_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW26_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW26_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW26_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW26_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_L2_BMSK                             0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_L2_SHFT                                  0xb
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_L2_BMSK                              0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_L2_SHFT                                0x4
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_REDUN_CPR_CBF_RO_SEL_TURBO_L2_BMSK                                     0xf
#define HWIO_QFPROM_RAW_CPR_ROW26_MSB_REDUN_CPR_CBF_RO_SEL_TURBO_L2_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006b0)
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006b0)
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW27_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW27_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW27_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW27_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW27_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW27_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW27_LSB_REDUN_CPR3_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006b4)
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006b4)
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW27_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW27_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW27_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW27_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW27_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW27_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW27_MSB_REDUN_CPR3_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006b8)
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006b8)
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW28_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW28_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW28_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW28_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW28_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW28_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW28_LSB_REDUN_CPR3_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006bc)
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006bc)
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW28_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW28_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW28_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW28_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW28_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW28_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_REDUN_CPR3_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_REDUN_CPR3_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_REDUN_CPR3_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_REDUN_CPR3_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_REDUN_CPR3_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW28_MSB_REDUN_CPR3_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006c0)
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006c0)
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW29_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW29_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW29_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW29_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW29_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW29_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW29_LSB_REDUN_CPR4_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006c4)
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006c4)
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW29_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW29_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW29_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW29_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW29_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW29_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW29_MSB_REDUN_CPR4_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006c8)
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006c8)
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW30_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW30_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW30_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW30_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW30_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW30_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW30_LSB_REDUN_CPR4_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006cc)
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006cc)
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW30_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW30_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW30_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW30_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW30_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW30_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_REDUN_CPR4_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_REDUN_CPR4_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_REDUN_CPR4_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_REDUN_CPR4_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_REDUN_CPR4_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW30_MSB_REDUN_CPR4_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006d0)
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006d0)
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW31_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW31_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW31_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW31_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW31_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW31_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW31_LSB_REDUN_CPR5_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006d4)
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006d4)
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW31_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW31_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW31_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW31_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW31_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW31_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW31_MSB_REDUN_CPR5_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006d8)
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006d8)
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW32_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW32_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW32_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW32_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW32_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW32_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW32_LSB_REDUN_CPR5_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006dc)
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006dc)
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW32_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW32_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW32_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW32_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW32_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW32_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_REDUN_CPR5_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_REDUN_CPR5_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_REDUN_CPR5_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_REDUN_CPR5_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_REDUN_CPR5_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW32_MSB_REDUN_CPR5_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006e0)
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006e0)
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW33_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW33_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW33_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW33_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW33_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW33_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW33_LSB_REDUN_CPR6_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006e4)
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006e4)
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW33_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW33_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW33_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW33_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW33_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW33_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW33_MSB_REDUN_CPR6_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006e8)
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006e8)
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW34_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW34_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW34_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW34_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW34_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW34_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW34_LSB_REDUN_CPR6_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006ec)
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006ec)
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW34_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW34_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW34_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW34_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW34_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW34_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_REDUN_CPR6_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_REDUN_CPR6_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_REDUN_CPR6_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_REDUN_CPR6_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_REDUN_CPR6_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW34_MSB_REDUN_CPR6_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006f0)
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006f0)
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW35_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW35_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW35_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW35_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW35_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW35_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW35_LSB_REDUN_CPR7_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006f4)
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006f4)
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW35_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW35_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW35_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW35_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW35_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW35_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW35_MSB_REDUN_CPR7_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006f8)
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006f8)
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW36_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW36_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW36_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW36_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW36_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW36_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW36_LSB_REDUN_CPR7_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000006fc)
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000006fc)
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW36_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW36_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW36_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW36_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW36_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW36_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_REDUN_CPR7_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_REDUN_CPR7_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_REDUN_CPR7_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_REDUN_CPR7_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_REDUN_CPR7_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW36_MSB_REDUN_CPR7_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000700)
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000700)
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW37_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW37_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW37_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW37_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW37_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW37_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW37_LSB_REDUN_CPR8_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000704)
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000704)
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW37_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW37_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW37_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW37_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW37_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW37_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW37_MSB_REDUN_CPR8_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000708)
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000708)
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW38_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW38_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW38_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW38_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW38_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW38_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW38_LSB_REDUN_CPR8_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000070c)
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000070c)
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW38_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW38_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW38_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW38_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW38_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW38_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_REDUN_CPR8_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_REDUN_CPR8_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_REDUN_CPR8_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_REDUN_CPR8_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_REDUN_CPR8_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW38_MSB_REDUN_CPR8_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000710)
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000710)
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW39_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW39_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW39_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW39_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW39_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW39_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_BMSK                               0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_SHFT                                     0x16
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_QUOT_VMIN_TURBO_BMSK                                   0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_QUOT_VMIN_TURBO_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_TARGET_VOLT_TURBO_BMSK                                    0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_TARGET_VOLT_TURBO_SHFT                                      0x4
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_RO_SEL_TURBO_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CPR_ROW39_LSB_REDUN_CPR9_RO_SEL_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000714)
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000714)
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW39_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW39_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW39_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW39_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW39_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW39_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_QUOT_OFFSET_NOM_BMSK                                 0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_QUOT_OFFSET_NOM_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_QUOT_VMIN_NOM_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_QUOT_VMIN_NOM_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_TARGET_VOLT_NOM_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_TARGET_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_RO_SEL_NOM_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW39_MSB_REDUN_CPR9_RO_SEL_NOM_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000718)
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000718)
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW40_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW40_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW40_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW40_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW40_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW40_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_L2_BMSK                            0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_L2_SHFT                                  0x16
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_QUOT_VMIN_SVS_BMSK                                     0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_QUOT_VMIN_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_TARGET_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_TARGET_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_RO_SEL_SVS_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CPR_ROW40_LSB_REDUN_CPR9_RO_SEL_SVS_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000071c)
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000071c)
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW40_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW40_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW40_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW40_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW40_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW40_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_REDUN_CPR9_QUOT_VMIN_TURBO_L2_BMSK                                0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_REDUN_CPR9_QUOT_VMIN_TURBO_L2_SHFT                                     0xb
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_REDUN_CPR9_TARGET_VOLT_TURBO_L2_BMSK                                 0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_REDUN_CPR9_TARGET_VOLT_TURBO_L2_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_REDUN_CPR9_RO_SEL_TURBO_L2_BMSK                                        0xf
#define HWIO_QFPROM_RAW_CPR_ROW40_MSB_REDUN_CPR9_RO_SEL_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000720)
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000720)
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW41_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW41_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW41_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW41_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW41_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW41_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_RAW_CPR_ROW41_LSB_REDUN_CPR10_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000724)
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000724)
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW41_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW41_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW41_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW41_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW41_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW41_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_RAW_CPR_ROW41_MSB_REDUN_CPR10_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000728)
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000728)
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_RMSK                                                            0x3fffffff
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW42_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW42_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW42_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW42_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW42_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW42_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_RZVD0_BMSK                                                      0x20000000
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_RAW_CPR_ROW42_LSB_REDUN_CPR10_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000072c)
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000072c)
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_RMSK                                                            0xe07fffff
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW42_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW42_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW42_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW42_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW42_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW42_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_RZVD0_BMSK                                                      0xe0000000
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_RZVD0_SHFT                                                            0x1d
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_REDUN_CPR10_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_REDUN_CPR10_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_REDUN_CPR10_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_REDUN_CPR10_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_REDUN_CPR10_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_RAW_CPR_ROW42_MSB_REDUN_CPR10_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000730)
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000730)
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW43_LSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW43_LSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW43_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW43_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW43_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW43_LSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_RZVD0_BMSK                                                      0xfff00000
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_RZVD0_SHFT                                                            0x14
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_BMSK                     0xf8000
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_SHFT                         0xf
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_BMSK                           0x7c00
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_SHFT                              0xa
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_BMSK                            0x3e0
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_SHFT                              0x5
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_BMSK                           0x1f
#define HWIO_QFPROM_RAW_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_SHFT                            0x0

#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000734)
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000734)
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW43_MSB_ADDR, HWIO_QFPROM_RAW_CPR_ROW43_MSB_RMSK)
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CPR_ROW43_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CPR_ROW43_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CPR_ROW43_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CPR_ROW43_MSB_IN)
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CBF_LOCAL_GLOBAL_SELECT_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CBF_LOCAL_GLOBAL_SELECT_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_LOCAL_RC_BMSK                                         0x7c000000
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_LOCAL_RC_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_RZVD0_BMSK                                                       0x3e00000
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_RZVD0_SHFT                                                            0x15
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_RC_BMSK                                          0x1f0000
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_RC_SHFT                                              0x10
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_BMSK               0xf000
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                  0xc
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_BMSK                     0xf00
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_SHFT                       0x8
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_BMSK                      0xf0
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_SHFT                       0x4
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_BMSK                     0xf
#define HWIO_QFPROM_RAW_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_SHFT                     0x0

#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000738 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_OFFS(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000738 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_MAXn                                                              764
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_REDUN_DATA_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_LSB_REDUN_DATA_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000073c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_OFFS(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000073c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_MAXn                                                              764
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_REDUN_DATA_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_MEM_REDUN_ROWn_MSB_REDUN_DATA_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00001f20 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OFFS(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00001f20 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                               63
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA0_BMSK                                           0xffff0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA0_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_ADDR_BMSK                                                0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_ADDR_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00001f24 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OFFS(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00001f24 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                               63
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RZVD1_BMSK                                                 0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RZVD1_SHFT                                                       0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                             0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                                   0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RZVD0_BMSK                                                   0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RZVD0_SHFT                                                       0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                 0x10000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_DATA1_BMSK                                               0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_DATA1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002120 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002120 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                   3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002124 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002124 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                   3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002140)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002140)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002144)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002144)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002148 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002148 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                   3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000214c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000214c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                   3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002168)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002168)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000216c)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000216c)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002170 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002170 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_MAXn                                                              3
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_BMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002174 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002174 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_MAXn                                                              3
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_BMSK                                            0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002190)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002190)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_BMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002194)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002194)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RZVD1_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RZVD1_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RZVD0_BMSK                                                 0xffffff
#define HWIO_QFPROM_RAW_OEM_PK_HASH_ROW4_MSB_RZVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002198 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002198 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                             3
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                                0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                            0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                                0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                              0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                                0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000219c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000219c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                             3
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                            0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                                0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                              0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                                0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000021b8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000021b8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_MAXn                                                              3
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                           0xff000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                             0xff0000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                               0xff00
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000021bc + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000021bc + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_MAXn                                                              3
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                             0xff0000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                               0xff00
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000021d8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000021d8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_MAXn                                                             54
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_SP26_LSB_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_LSB_SP26_LSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000021dc + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000021dc + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_MAXn                                                             54
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_SP26_MSB_BMSK                                              0xffffff
#define HWIO_QFPROM_RAW_SPARE_REG26_ROWn_MSB_SP26_MSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002390)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002390)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC03_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC03_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC02_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC02_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC01_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC01_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC00_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_LSB_TDP_APC00_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002394)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002394)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_TDP_APC06_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_TDP_APC06_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_TDP_APC05_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_TDP_APC05_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_TDP_APC04_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW0_MSB_TDP_APC04_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002398)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002398)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC10_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC10_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC09_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC09_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC08_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC08_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC07_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_LSB_TDP_APC07_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000239c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000239c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_TDP_APC13_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_TDP_APC13_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_TDP_APC12_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_TDP_APC12_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_TDP_APC11_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW1_MSB_TDP_APC11_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023a0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023a0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC17_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC17_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC16_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC16_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC15_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC15_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC14_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_LSB_TDP_APC14_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023a4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023a4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_TDP_APC20_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_TDP_APC20_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_TDP_APC19_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_TDP_APC19_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_TDP_APC18_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW2_MSB_TDP_APC18_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023a8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023a8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC24_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC24_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC23_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC23_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC22_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC22_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC21_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_LSB_TDP_APC21_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023ac)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023ac)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_TDP_APC27_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_TDP_APC27_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_TDP_APC26_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_TDP_APC26_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_TDP_APC25_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW3_MSB_TDP_APC25_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023b0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023b0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC31_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC31_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC30_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC30_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC29_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC29_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC28_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_LSB_TDP_APC28_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023b4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023b4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_TDP_APC34_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_TDP_APC34_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_TDP_APC33_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_TDP_APC33_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_TDP_APC32_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW4_MSB_TDP_APC32_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023b8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023b8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC38_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC38_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC37_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC37_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC36_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC36_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC35_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_LSB_TDP_APC35_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023bc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023bc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_TDP_APC41_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_TDP_APC41_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_TDP_APC40_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_TDP_APC40_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_TDP_APC39_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW5_MSB_TDP_APC39_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023c0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023c0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC45_VMIN_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC45_VMIN_SHFT                                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC44_VMIN_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC44_VMIN_SHFT                                            0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC43_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC43_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC42_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_LSB_TDP_APC42_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023c4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023c4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_SPARE0_BMSK                                                0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_SPARE0_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_TDP_APC47_VMIN_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_TDP_APC47_VMIN_SHFT                                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_TDP_APC46_VMIN_BMSK                                            0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW6_MSB_TDP_APC46_VMIN_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023c8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023c8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC03_IDDQ_LSB_BMSK                                  0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC03_IDDQ_LSB_SHFT                                        0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC02_IDDQ_BMSK                                       0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC02_IDDQ_SHFT                                            0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC01_IDDQ_BMSK                                         0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC01_IDDQ_SHFT                                             0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC00_IDDQ_BMSK                                           0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_LSB_TDP_APC00_IDDQ_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023cc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023cc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_SPARE0_BMSK                                                0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_SPARE0_SHFT                                                    0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_TDP_APC05_IDDQ_BMSK                                        0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_TDP_APC05_IDDQ_SHFT                                             0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_TDP_APC04_IDDQ_BMSK                                          0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_TDP_APC04_IDDQ_SHFT                                             0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_TDP_APC03_IDDQ_MSB_BMSK                                         0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW7_MSB_TDP_APC03_IDDQ_MSB_SHFT                                         0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023d0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023d0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC09_IDDQ_LSB_BMSK                                  0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC09_IDDQ_LSB_SHFT                                        0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC08_IDDQ_BMSK                                       0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC08_IDDQ_SHFT                                            0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC07_IDDQ_BMSK                                         0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC07_IDDQ_SHFT                                             0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC06_IDDQ_BMSK                                           0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_LSB_TDP_APC06_IDDQ_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023d4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023d4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_SPARE0_BMSK                                                0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_SPARE0_SHFT                                                    0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_TDP_APC11_IDDQ_BMSK                                        0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_TDP_APC11_IDDQ_SHFT                                             0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_TDP_APC10_IDDQ_BMSK                                          0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_TDP_APC10_IDDQ_SHFT                                             0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_TDP_APC09_IDDQ_MSB_BMSK                                         0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW8_MSB_TDP_APC09_IDDQ_MSB_SHFT                                         0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023d8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023d8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC15_IDDQ_LSB_BMSK                                  0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC15_IDDQ_LSB_SHFT                                        0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC14_IDDQ_BMSK                                       0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC14_IDDQ_SHFT                                            0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC13_IDDQ_BMSK                                         0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC13_IDDQ_SHFT                                             0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC12_IDDQ_BMSK                                           0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_LSB_TDP_APC12_IDDQ_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023dc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023dc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_SPARE0_BMSK                                                0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_SPARE0_SHFT                                                    0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_TDP_APC17_IDDQ_BMSK                                        0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_TDP_APC17_IDDQ_SHFT                                             0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_TDP_APC16_IDDQ_BMSK                                          0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_TDP_APC16_IDDQ_SHFT                                             0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_TDP_APC15_IDDQ_MSB_BMSK                                         0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW9_MSB_TDP_APC15_IDDQ_MSB_SHFT                                         0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023e0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023e0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC21_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC21_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC20_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC20_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC19_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC19_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC18_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_LSB_TDP_APC18_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023e4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023e4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_TDP_APC23_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_TDP_APC23_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_TDP_APC22_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_TDP_APC22_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_TDP_APC21_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW10_MSB_TDP_APC21_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023e8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023e8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC27_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC27_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC26_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC26_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC25_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC25_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC24_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_LSB_TDP_APC24_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023ec)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023ec)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_TDP_APC29_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_TDP_APC29_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_TDP_APC28_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_TDP_APC28_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_TDP_APC27_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW11_MSB_TDP_APC27_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023f0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023f0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC33_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC33_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC32_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC32_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC31_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC31_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC30_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_LSB_TDP_APC30_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023f4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023f4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_TDP_APC35_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_TDP_APC35_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_TDP_APC34_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_TDP_APC34_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_TDP_APC33_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW12_MSB_TDP_APC33_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023f8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023f8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC39_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC39_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC38_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC38_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC37_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC37_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC36_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_LSB_TDP_APC36_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000023fc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000023fc)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_TDP_APC41_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_TDP_APC41_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_TDP_APC40_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_TDP_APC40_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_TDP_APC39_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW13_MSB_TDP_APC39_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002400)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002400)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC45_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC45_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC44_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC44_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC43_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC43_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC42_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_LSB_TDP_APC42_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002404)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002404)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_TDP_APC47_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_TDP_APC47_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_TDP_APC46_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_TDP_APC46_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_TDP_APC45_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW14_MSB_TDP_APC45_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002408)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002408)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_SPARE0_BMSK                                             0xffff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_SPARE0_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_IDDQ_MULT_BMSK                                              0xffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_LSB_IDDQ_MULT_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000240c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000240c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_SPARE0_BMSK                                               0xffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW15_MSB_SPARE0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002410)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002410)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CBF_FBASE_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CBF_FBASE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CPU_FBASE_BMSK                                            0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CPU_FBASE_SHFT                                                0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CBF_FMAX_BMSK                                               0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CBF_FMAX_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CPU_FMAX_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_LSB_CPU_FMAX_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002414)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002414)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_CPU_FREQ_TURBO_BMSK                                       0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_CPU_FREQ_TURBO_SHFT                                           0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_CPU_FREQ_NOM_BMSK                                           0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_CPU_FREQ_NOM_SHFT                                              0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_CPU_FREQ_SVS_BMSK                                             0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW16_MSB_CPU_FREQ_SVS_SHFT                                              0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002418)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002418)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CBF_FREQ_TURBO_BMSK                                     0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CBF_FREQ_TURBO_SHFT                                           0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CBF_FREQ_NOM_BMSK                                         0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CBF_FREQ_NOM_SHFT                                             0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CBF_FREQ_SVS_BMSK                                           0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CBF_FREQ_SVS_SHFT                                              0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CPU_FREQ_TURBO_L2_BMSK                                        0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_LSB_CPU_FREQ_TURBO_L2_SHFT                                         0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000241c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000241c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_NOM_BMSK                                    0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_NOM_SHFT                                        0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_SVS_BMSK                                      0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_SVS_SHFT                                         0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_CBF_FREQ_TURBO_L2_BMSK                                        0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW17_MSB_CBF_FREQ_TURBO_L2_SHFT                                         0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002420)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002420)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_NOM_BMSK                                  0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_NOM_SHFT                                        0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_SVS_BMSK                                    0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_SVS_SHFT                                        0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_L2_BMSK                                 0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_L2_SHFT                                    0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_BMSK                                      0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_SHFT                                       0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002424)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002424)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_CPR_MX_BASE_VOLT_NOM_BMSK                                 0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_CPR_MX_BASE_VOLT_NOM_SHFT                                     0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_L2_BMSK                                 0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_L2_SHFT                                    0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_BMSK                                      0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_SHFT                                       0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002428)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002428)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_TURBO_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_TURBO_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_NOM_BMSK                                0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_NOM_SHFT                                    0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_L2_BMSK                              0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_L2_SHFT                                 0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_BMSK                                   0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_SHFT                                    0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000242c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000242c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_SVS_BMSK                                0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_SVS_SHFT                                    0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_TURBO_BMSK                                0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_TURBO_SHFT                                   0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_NOM_BMSK                                    0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_NOM_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002430)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002430)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_TDP_BMSK                                                0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_TDP_SHFT                                                      0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_SVS_BMSK                                0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_SVS_SHFT                                    0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_TURBO_BMSK                                0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_TURBO_SHFT                                   0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_NOM_BMSK                                    0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_NOM_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002434)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002434)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_SPARE0_BMSK                                               0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_SPARE0_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_PRODUCT_CODE_BMSK                                           0xffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW20_MSB_PRODUCT_CODE_SHFT                                              0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002438)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002438)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CBF_FBASE_BMSK                                    0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CBF_FBASE_SHFT                                          0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CPU_FBASE_BMSK                                      0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CPU_FBASE_SHFT                                          0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CBF_FMAX_BMSK                                         0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CBF_FMAX_SHFT                                            0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CPU_FMAX_BMSK                                           0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_LSB_REDUN_CPU_FMAX_SHFT                                            0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000243c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000243c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_TURBO_BMSK                                 0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_TURBO_SHFT                                     0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_NOM_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_NOM_SHFT                                        0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_SVS_BMSK                                       0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_SVS_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002440)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002440)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_TURBO_BMSK                               0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_TURBO_SHFT                                     0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_NOM_BMSK                                   0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_NOM_SHFT                                       0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_SVS_BMSK                                     0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_SVS_SHFT                                        0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CPU_FREQ_TURBO_L2_BMSK                                  0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_LSB_REDUN_CPU_FREQ_TURBO_L2_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002444)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002444)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_NOM_BMSK                              0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_NOM_SHFT                                  0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_SVS_BMSK                                0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_SVS_SHFT                                   0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_REDUN_CBF_FREQ_TURBO_L2_BMSK                                  0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW22_MSB_REDUN_CBF_FREQ_TURBO_L2_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002448)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002448)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_NOM_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_NOM_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_SVS_BMSK                              0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_SVS_SHFT                                  0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_L2_BMSK                           0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_L2_SHFT                              0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_BMSK                                0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000244c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000244c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_REDUN_CPR_MX_BASE_VOLT_NOM_BMSK                           0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_REDUN_CPR_MX_BASE_VOLT_NOM_SHFT                               0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_L2_BMSK                           0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_L2_SHFT                              0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_BMSK                                0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002450)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002450)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_BMSK                      0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_SHFT                            0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_NOM_BMSK                          0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_NOM_SHFT                              0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_L2_BMSK                        0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_L2_SHFT                           0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_BMSK                             0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_SHFT                              0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002454)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002454)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_SVS_BMSK                          0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_SVS_SHFT                              0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_BMSK                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_SHFT                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_NOM_BMSK                              0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_NOM_SHFT                               0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002458)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002458)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_TDP_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_TDP_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_SVS_BMSK                          0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_SVS_SHFT                              0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_BMSK                          0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_SHFT                             0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_NOM_BMSK                              0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_NOM_SHFT                               0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000245c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000245c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_SPARE0_BMSK                                               0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_SPARE0_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_REDUN_PRODUCT_CODE_BMSK                                     0xffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW25_MSB_REDUN_PRODUCT_CODE_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002460)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002460)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_RZVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_LSB_RZVD0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002464)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002464)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_RZVD0_BMSK                                                0xffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW26_MSB_RZVD0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002468)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002468)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_RZVD0_BMSK                                              0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_RZVD0_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_CPR3_AGING_BMSK                                           0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_CPR3_AGING_SHFT                                                0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_CPR2_AGING_BMSK                                              0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_LSB_CPR2_AGING_SHFT                                                0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000246c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000246c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_CPR5_AGING_BMSK                                           0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_CPR5_AGING_SHFT                                                0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_CPR4_AGING_BMSK                                              0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW27_MSB_CPR4_AGING_SHFT                                                0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002470)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002470)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_RZVD0_BMSK                                              0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_RZVD0_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_CPR7_AGING_BMSK                                           0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_CPR7_AGING_SHFT                                                0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_CPR6_AGING_BMSK                                              0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_LSB_CPR6_AGING_SHFT                                                0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002474)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002474)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_CPR9_AGING_BMSK                                           0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_CPR9_AGING_SHFT                                                0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_CPR8_AGING_BMSK                                              0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW28_MSB_CPR8_AGING_SHFT                                                0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002478)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002478)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_RZVD0_BMSK                                              0xfffff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_RZVD0_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_CPR10_AGING_BMSK                                             0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_LSB_CPR10_AGING_SHFT                                               0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000247c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000247c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_REDUN_CPR3_AGING_BMSK                                     0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_REDUN_CPR3_AGING_SHFT                                          0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_REDUN_CPR2_AGING_BMSK                                        0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW29_MSB_REDUN_CPR2_AGING_SHFT                                          0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002480)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002480)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_RZVD0_BMSK                                              0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_RZVD0_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_REDUN_CPR5_AGING_BMSK                                     0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_REDUN_CPR5_AGING_SHFT                                          0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_REDUN_CPR4_AGING_BMSK                                        0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_LSB_REDUN_CPR4_AGING_SHFT                                          0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002484)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002484)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_REDUN_CPR7_AGING_BMSK                                     0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_REDUN_CPR7_AGING_SHFT                                          0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_REDUN_CPR6_AGING_BMSK                                        0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW30_MSB_REDUN_CPR6_AGING_SHFT                                          0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002488)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002488)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_RZVD0_BMSK                                              0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_RZVD0_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_REDUN_CPR9_AGING_BMSK                                     0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_REDUN_CPR9_AGING_SHFT                                          0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_REDUN_CPR8_AGING_BMSK                                        0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_LSB_REDUN_CPR8_AGING_SHFT                                          0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000248c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000248c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_RZVD0_BMSK                                                0xfff000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_RZVD0_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_REDUN_CPR10_AGING_BMSK                                       0xfff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW31_MSB_REDUN_CPR10_AGING_SHFT                                         0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002490)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002490)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_RZVD0_BMSK                                              0xff000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_RZVD0_SHFT                                                    0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_CPR_VDN_BASE_VOLT_TURBO_L2_BMSK                           0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_CPR_VDN_BASE_VOLT_TURBO_L2_SHFT                               0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_CPR_VDS_BASE_VOLT_TURBO_L2_BMSK                             0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_CPR_VDS_BASE_VOLT_TURBO_L2_SHFT                                0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_CPR_DIG_BASE_VOLT_TURBO_L2_BMSK                               0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_LSB_CPR_DIG_BASE_VOLT_TURBO_L2_SHFT                                0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002494)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002494)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_L2_BMSK                     0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_L2_SHFT                         0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_L2_BMSK                       0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_L2_SHFT                          0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_L2_BMSK                         0xff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW32_MSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_L2_SHFT                          0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002498)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002498)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC02_CLK_CFG_OVR_DCA_VAL_BMSK                          0x7c000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC02_CLK_CFG_OVR_DCA_VAL_SHFT                                0x1a
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC01_CLK_CFG_OVR_DCA_VAL_BMSK                           0x3e00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC01_CLK_CFG_OVR_DCA_VAL_SHFT                                0x15
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC00_CLK_CFG_OVR_DCA_VAL_BMSK                            0x1f0000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC00_CLK_CFG_OVR_DCA_VAL_SHFT                                0x10
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_RZVD0_BMSK                                                  0xff00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_RZVD0_SHFT                                                     0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_MUX_SEL_BMSK                                  0xf0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_MUX_SEL_SHFT                                   0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_DCA_EN_BMSK                                    0x8
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_DCA_EN_SHFT                                    0x3
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_INV_EN_BMSK                                    0x4
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_INV_EN_SHFT                                    0x2
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_TDL_SEL_BMSK                                   0x2
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_TDL_SEL_SHFT                                   0x1
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_EN_BMSK                                        0x1
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_EN_SHFT                                        0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000249c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000249c)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_RZVD0_BMSK                                                0xf00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_RZVD0_SHFT                                                    0x14
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC06_CLK_CFG_OVR_DCA_VAL_BMSK                             0xf8000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC06_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC05_CLK_CFG_OVR_DCA_VAL_BMSK                              0x7c00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC05_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xa
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC04_CLK_CFG_OVR_DCA_VAL_BMSK                               0x3e0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC04_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x5
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC03_CLK_CFG_OVR_DCA_VAL_BMSK                                0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW33_MSB_APC03_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000024a0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000024a0)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_RZVD0_BMSK                                              0xc0000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_RZVD0_SHFT                                                    0x1e
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC12_CLK_CFG_OVR_DCA_VAL_BMSK                          0x3e000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC12_CLK_CFG_OVR_DCA_VAL_SHFT                                0x19
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC11_CLK_CFG_OVR_DCA_VAL_BMSK                           0x1f00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC11_CLK_CFG_OVR_DCA_VAL_SHFT                                0x14
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC10_CLK_CFG_OVR_DCA_VAL_BMSK                             0xf8000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC10_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC09_CLK_CFG_OVR_DCA_VAL_BMSK                              0x7c00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC09_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xa
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC08_CLK_CFG_OVR_DCA_VAL_BMSK                               0x3e0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC08_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x5
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC07_CLK_CFG_OVR_DCA_VAL_BMSK                                0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_LSB_APC07_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000024a4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000024a4)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_RZVD0_BMSK                                                0xf00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_RZVD0_SHFT                                                    0x14
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC16_CLK_CFG_OVR_DCA_VAL_BMSK                             0xf8000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC16_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC15_CLK_CFG_OVR_DCA_VAL_BMSK                              0x7c00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC15_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xa
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC14_CLK_CFG_OVR_DCA_VAL_BMSK                               0x3e0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC14_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x5
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC13_CLK_CFG_OVR_DCA_VAL_BMSK                                0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW34_MSB_APC13_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000024a8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000024a8)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_RZVD0_BMSK                                              0xc0000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_RZVD0_SHFT                                                    0x1e
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC22_CLK_CFG_OVR_DCA_VAL_BMSK                          0x3e000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC22_CLK_CFG_OVR_DCA_VAL_SHFT                                0x19
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC21_CLK_CFG_OVR_DCA_VAL_BMSK                           0x1f00000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC21_CLK_CFG_OVR_DCA_VAL_SHFT                                0x14
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC20_CLK_CFG_OVR_DCA_VAL_BMSK                             0xf8000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC20_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xf
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC19_CLK_CFG_OVR_DCA_VAL_BMSK                              0x7c00
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC19_CLK_CFG_OVR_DCA_VAL_SHFT                                 0xa
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC18_CLK_CFG_OVR_DCA_VAL_BMSK                               0x3e0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC18_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x5
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC17_CLK_CFG_OVR_DCA_VAL_BMSK                                0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_LSB_APC17_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000024ac)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000024ac)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_RZVD0_BMSK                                                0xffffe0
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_RZVD0_SHFT                                                     0x5
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_APC23_CLK_CFG_OVR_DCA_VAL_BMSK                                0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROW35_MSB_APC23_CLK_CFG_OVR_DCA_VAL_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002390 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002390 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_MAXn                                                             54
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_SP27_LSB_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_LSB_SP27_LSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002394 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002394 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_MAXn                                                             54
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_SP27_MSB_BMSK                                              0xffffff
#define HWIO_QFPROM_RAW_SPARE_REG27_ROWn_MSB_SP27_MSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002548 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002548 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_MAXn                                                              5
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_SP28_LSB_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_LSB_SP28_LSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000254c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000254c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_MAXn                                                              5
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_SP28_MSB_BMSK                                              0xffffff
#define HWIO_QFPROM_RAW_SPARE_REG28_ROWn_MSB_SP28_MSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002578)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002578)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_EMAC_0_MAC_ADDRESS_LSB_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_LSB_EMAC_0_MAC_ADDRESS_LSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000257c)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000257c)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_RZVD1_BMSK                                                 0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_RZVD1_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_EMAC_0_MAC_ADDRESS_MSB_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW0_MSB_EMAC_0_MAC_ADDRESS_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002580)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002580)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_EMAC_1_MAC_ADDRESS_LSB_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_LSB_EMAC_1_MAC_ADDRESS_LSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002584)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002584)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_RZVD1_BMSK                                                 0xff0000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_RZVD1_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_EMAC_1_MAC_ADDRESS_MSB_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROW1_MSB_EMAC_1_MAC_ADDRESS_MSB_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002578 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002578 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_MAXn                                                              6
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_SP29_LSB_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_LSB_SP29_LSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000257c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000257c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_MAXn                                                              6
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_RZVD0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_RZVD0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_FEC_VALUE_BMSK                                           0x7f000000
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_FEC_VALUE_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_SP29_MSB_BMSK                                              0xffffff
#define HWIO_QFPROM_RAW_SPARE_REG29_ROWn_MSB_SP29_MSB_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000025b0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000025b0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_MAXn                                                          36
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_KEY_DATA_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_LSB_KEY_DATA_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000025b4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000025b4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_MAXn                                                          36
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_RZVD0_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_RZVD0_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_KEY_DATA_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY0_ROWn_MSB_KEY_DATA_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000026d8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000026d8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_MAXn                                                          36
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_KEY_DATA_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_LSB_KEY_DATA_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000026dc + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000026dc + 0x8 * (n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_MAXn                                                          36
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_RZVD0_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_RZVD0_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_KEY_DATA_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_CUST_PRIV_KEY1_ROWn_MSB_KEY_DATA_SHFT                                                0x0

#define HWIO_ACC_IR_ADDR                                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003000)
#define HWIO_ACC_IR_OFFS                                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003000)
#define HWIO_ACC_IR_RMSK                                                                                    0x1f
#define HWIO_ACC_IR_OUT(v)      \
        out_dword(HWIO_ACC_IR_ADDR,v)
#define HWIO_ACC_IR_INSTRUCTION_BMSK                                                                        0x1f
#define HWIO_ACC_IR_INSTRUCTION_SHFT                                                                         0x0

#define HWIO_ACC_DR_ADDR                                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003004)
#define HWIO_ACC_DR_OFFS                                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003004)
#define HWIO_ACC_DR_RMSK                                                                              0xffffffff
#define HWIO_ACC_DR_IN          \
        in_dword_masked(HWIO_ACC_DR_ADDR, HWIO_ACC_DR_RMSK)
#define HWIO_ACC_DR_INM(m)      \
        in_dword_masked(HWIO_ACC_DR_ADDR, m)
#define HWIO_ACC_DR_OUT(v)      \
        out_dword(HWIO_ACC_DR_ADDR,v)
#define HWIO_ACC_DR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ACC_DR_ADDR,m,v,HWIO_ACC_DR_IN)
#define HWIO_ACC_DR_DR_BMSK                                                                           0xffffffff
#define HWIO_ACC_DR_DR_SHFT                                                                                  0x0

#define HWIO_ACC_VERID_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003008)
#define HWIO_ACC_VERID_OFFS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003008)
#define HWIO_ACC_VERID_RMSK                                                                               0xffff
#define HWIO_ACC_VERID_IN          \
        in_dword_masked(HWIO_ACC_VERID_ADDR, HWIO_ACC_VERID_RMSK)
#define HWIO_ACC_VERID_INM(m)      \
        in_dword_masked(HWIO_ACC_VERID_ADDR, m)
#define HWIO_ACC_VERID_FWVERID_BMSK                                                                       0xff00
#define HWIO_ACC_VERID_FWVERID_SHFT                                                                          0x8
#define HWIO_ACC_VERID_HWVERID_BMSK                                                                         0xff
#define HWIO_ACC_VERID_HWVERID_SHFT                                                                          0x0

#define HWIO_ACC_FEATSETn_ADDR(n)                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003010 + 0x4 * (n))
#define HWIO_ACC_FEATSETn_OFFS(n)                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003010 + 0x4 * (n))
#define HWIO_ACC_FEATSETn_RMSK                                                                        0xffffffff
#define HWIO_ACC_FEATSETn_MAXn                                                                                 7
#define HWIO_ACC_FEATSETn_INI(n)        \
        in_dword_masked(HWIO_ACC_FEATSETn_ADDR(n), HWIO_ACC_FEATSETn_RMSK)
#define HWIO_ACC_FEATSETn_INMI(n,mask)    \
        in_dword_masked(HWIO_ACC_FEATSETn_ADDR(n), mask)
#define HWIO_ACC_FEATSETn_FEAT_BMSK                                                                   0xffffffff
#define HWIO_ACC_FEATSETn_FEAT_SHFT                                                                          0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003038)
#define HWIO_QFPROM_BLOW_TIMER_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003038)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                        0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, HWIO_QFPROM_BLOW_TIMER_RMSK)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                             0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                               0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000303c)
#define HWIO_QFPROM_TEST_CTRL_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000303c)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                           0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, HWIO_QFPROM_TEST_CTRL_RMSK)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                               0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                               0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                                0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                                0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                                0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                                0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                          0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                          0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003040)
#define HWIO_QFPROM_ACCEL_OFFS                                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003040)
#define HWIO_QFPROM_ACCEL_RMSK                                                                             0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, HWIO_QFPROM_ACCEL_RMSK)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                             0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                               0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                           0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                             0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                                 0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                                  0x0

#define HWIO_ACC_STATE_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003044)
#define HWIO_ACC_STATE_OFFS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003044)
#define HWIO_ACC_STATE_RMSK                                                                                  0x7
#define HWIO_ACC_STATE_IN          \
        in_dword_masked(HWIO_ACC_STATE_ADDR, HWIO_ACC_STATE_RMSK)
#define HWIO_ACC_STATE_INM(m)      \
        in_dword_masked(HWIO_ACC_STATE_ADDR, m)
#define HWIO_ACC_STATE_ACC_READY_BMSK                                                                        0x4
#define HWIO_ACC_STATE_ACC_READY_SHFT                                                                        0x2
#define HWIO_ACC_STATE_ACC_LOCKED_BMSK                                                                       0x2
#define HWIO_ACC_STATE_ACC_LOCKED_SHFT                                                                       0x1
#define HWIO_ACC_STATE_ACC_STOP_BMSK                                                                         0x1
#define HWIO_ACC_STATE_ACC_STOP_SHFT                                                                         0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003048)
#define HWIO_QFPROM_BLOW_STATUS_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                         0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, HWIO_QFPROM_BLOW_STATUS_RMSK)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                           0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                           0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                             0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                             0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000304c)
#define HWIO_HW_KEY_STATUS_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000304c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                             0x7f
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, HWIO_HW_KEY_STATUS_RMSK)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                             0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                              0x6
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                            0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                             0x5
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                                    0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                                     0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                             0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                             0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                            0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                            0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                                 0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                                 0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                                 0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                                 0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003050)
#define HWIO_QFPROM_BIST_CTRL_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003050)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                          0x7f
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, HWIO_QFPROM_BIST_CTRL_RMSK)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                              0x7c
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                               0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                                0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                                0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                                     0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                                     0x0

#define HWIO_QFPROM_BIST_ERROR_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003054)
#define HWIO_QFPROM_BIST_ERROR_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003054)
#define HWIO_QFPROM_BIST_ERROR_RMSK                                                                   0xffffffff
#define HWIO_QFPROM_BIST_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR_ADDR, HWIO_QFPROM_BIST_ERROR_RMSK)
#define HWIO_QFPROM_BIST_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR_ERROR_BMSK                                                             0xffffffff
#define HWIO_QFPROM_BIST_ERROR_ERROR_SHFT                                                                    0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003060 + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_OFFS(n)                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003060 + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                              0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                       7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                                   0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                          0x0

#define HWIO_FEC_ESR_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003080)
#define HWIO_FEC_ESR_OFFS                                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003080)
#define HWIO_FEC_ESR_RMSK                                                                                 0x3fff
#define HWIO_FEC_ESR_IN          \
        in_dword_masked(HWIO_FEC_ESR_ADDR, HWIO_FEC_ESR_RMSK)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                                     0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                        0xd
#define HWIO_FEC_ESR_CORR_HDCP_BMSK                                                                       0x1000
#define HWIO_FEC_ESR_CORR_HDCP_SHFT                                                                          0xc
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                              0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                                0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                                    0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                      0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                                  0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                                    0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                        0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                          0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                         0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                          0x7
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                        0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                         0x6
#define HWIO_FEC_ESR_ERR_HDCP_BMSK                                                                          0x20
#define HWIO_FEC_ESR_ERR_HDCP_SHFT                                                                           0x5
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                                0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                                 0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                       0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                       0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                                     0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                                     0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                           0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                           0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                           0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                           0x0

#define HWIO_FEC_EAR_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003084)
#define HWIO_FEC_EAR_OFFS                                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003084)
#define HWIO_FEC_EAR_RMSK                                                                             0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword_masked(HWIO_FEC_EAR_ADDR, HWIO_FEC_EAR_RMSK)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                                   0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                         0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                        0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                           0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003088)
#define HWIO_RESET_JDR_STATUS_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003088)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                           0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, HWIO_RESET_JDR_STATUS_RMSK)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                               0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                               0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                      0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                      0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003090)
#define HWIO_QFPROM_ROM_ERROR_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003090)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                           0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, HWIO_QFPROM_ROM_ERROR_RMSK)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                                     0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                                     0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003094)
#define HWIO_QFPROM0_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003094)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, HWIO_QFPROM0_MATCH_STATUS_RMSK)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003098)
#define HWIO_QFPROM1_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003098)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, HWIO_QFPROM1_MATCH_STATUS_RMSK)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM2_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000309c)
#define HWIO_QFPROM2_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000309c)
#define HWIO_QFPROM2_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM2_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM2_MATCH_STATUS_ADDR, HWIO_QFPROM2_MATCH_STATUS_RMSK)
#define HWIO_QFPROM2_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM2_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM2_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM2_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM3_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030a0)
#define HWIO_QFPROM3_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030a0)
#define HWIO_QFPROM3_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM3_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM3_MATCH_STATUS_ADDR, HWIO_QFPROM3_MATCH_STATUS_RMSK)
#define HWIO_QFPROM3_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM3_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM3_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM3_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM4_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030a4)
#define HWIO_QFPROM4_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030a4)
#define HWIO_QFPROM4_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM4_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM4_MATCH_STATUS_ADDR, HWIO_QFPROM4_MATCH_STATUS_RMSK)
#define HWIO_QFPROM4_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM4_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM4_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM4_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM5_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030a8)
#define HWIO_QFPROM5_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030a8)
#define HWIO_QFPROM5_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM5_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM5_MATCH_STATUS_ADDR, HWIO_QFPROM5_MATCH_STATUS_RMSK)
#define HWIO_QFPROM5_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM5_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM5_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM5_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM6_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030ac)
#define HWIO_QFPROM6_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030ac)
#define HWIO_QFPROM6_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM6_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM6_MATCH_STATUS_ADDR, HWIO_QFPROM6_MATCH_STATUS_RMSK)
#define HWIO_QFPROM6_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM6_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM6_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM6_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM7_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030b0)
#define HWIO_QFPROM7_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030b0)
#define HWIO_QFPROM7_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM7_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM7_MATCH_STATUS_ADDR, HWIO_QFPROM7_MATCH_STATUS_RMSK)
#define HWIO_QFPROM7_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM7_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM7_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM7_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM8_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030b4)
#define HWIO_QFPROM8_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030b4)
#define HWIO_QFPROM8_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM8_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM8_MATCH_STATUS_ADDR, HWIO_QFPROM8_MATCH_STATUS_RMSK)
#define HWIO_QFPROM8_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM8_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM8_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM8_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_QFPROM9_MATCH_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030b8)
#define HWIO_QFPROM9_MATCH_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030b8)
#define HWIO_QFPROM9_MATCH_STATUS_RMSK                                                                0xffffffff
#define HWIO_QFPROM9_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM9_MATCH_STATUS_ADDR, HWIO_QFPROM9_MATCH_STATUS_RMSK)
#define HWIO_QFPROM9_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM9_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM9_MATCH_STATUS_FLAG_BMSK                                                           0xffffffff
#define HWIO_QFPROM9_MATCH_STATUS_FLAG_SHFT                                                                  0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000030c0 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_OFFS(n)                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000030c0 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                      0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                               3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                                  0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_OFFS(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                                 71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_JTAG_ID_LSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004120)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_LSB_ADDR, HWIO_QFPROM_CORR_JTAG_ID_LSB_RMSK)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_RZVD0_BMSK                                                       0xf0000000
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_RZVD0_SHFT                                                             0x1c
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_FEATURE_ID_BMSK                                                   0xff00000
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_FEATURE_ID_SHFT                                                        0x14
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_JTAG_ID_BMSK                                                        0xfffff
#define HWIO_QFPROM_CORR_JTAG_ID_LSB_JTAG_ID_SHFT                                                            0x0

#define HWIO_QFPROM_CORR_JTAG_ID_MSB_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004124)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004124)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_RMSK                                                             0xffffffff
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_MSB_ADDR, HWIO_QFPROM_CORR_JTAG_ID_MSB_RMSK)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_RZVD0_BMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_JTAG_ID_MSB_RZVD0_SHFT                                                              0x0

#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004128)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004128)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ADDR, HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CUST_PRIV_KEY1_BMSK                                           0x80000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CUST_PRIV_KEY1_SHFT                                                 0x1f
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CUST_PRIV_KEY0_BMSK                                           0x40000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CUST_PRIV_KEY0_SHFT                                                 0x1e
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE29_BMSK                                                  0x20000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE29_SHFT                                                        0x1d
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE28_BMSK                                                  0x10000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE28_SHFT                                                        0x1c
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE27_BMSK                                                   0x8000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE27_SHFT                                                        0x1b
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE26_BMSK                                                   0x4000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE26_SHFT                                                        0x1a
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_QC_SEC_BOOT_BMSK                                               0x2000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_QC_SEC_BOOT_SHFT                                                    0x19
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x1000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_PK_HASH_BMSK                                                0x800000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_PK_HASH_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                     0x200000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x15
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x100000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_REDUN_BMSK                                                   0x80000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_REDUN_SHFT                                                      0x13
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CPR_BMSK                                                         0x40000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CPR_SHFT                                                            0x12
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_TSENS_BMSK                                                       0x20000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_TSENS_SHFT                                                          0x11
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE16_BMSK                                                     0x10000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE16_SHFT                                                        0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PTE_BMSK                                                          0x8000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PTE_SHFT                                                             0xf
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CALIB_BMSK                                                        0x4000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CALIB_SHFT                                                           0xe
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ACC_PRIVATE_BMSK                                                  0x2000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ACC_PRIVATE_SHFT                                                     0xd
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_ACCEL_BMSK                                                    0x1000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_ACCEL_SHFT                                                       0xc
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_DEBUG_KEY_BMSK                                                     0x800
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_DEBUG_KEY_SHFT                                                       0xb
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_USB_VID_PID_BMSK                                                   0x400
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_USB_VID_PID_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x200
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                     0x9
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_CONFIG_BMSK                                                    0x100
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_CONFIG_SHFT                                                      0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SERIAL_NUM_BMSK                                                     0x80
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SERIAL_NUM_SHFT                                                      0x7
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CUST_KEY_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CUST_KEY_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PARTIAL_GOOD_BMSK                                                   0x20
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PARTIAL_GOOD_SHFT                                                    0x5
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_BMSK                                                  0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_SHFT                                                   0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEC_EN_BMSK                                                          0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEC_EN_SHFT                                                          0x3
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RD_WR_PERM_BMSK                                                      0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RD_WR_PERM_SHFT                                                      0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_JTAG_ID_BMSK                                                         0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_JTAG_ID_SHFT                                                         0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CM_PRIVATE_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CM_PRIVATE_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000412c)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000412c)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ADDR, HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CUST_PRIV_KEY1_BMSK                                           0x80000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CUST_PRIV_KEY1_SHFT                                                 0x1f
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CUST_PRIV_KEY0_BMSK                                           0x40000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CUST_PRIV_KEY0_SHFT                                                 0x1e
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE29_BMSK                                                  0x20000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE29_SHFT                                                        0x1d
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE28_BMSK                                                  0x10000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE28_SHFT                                                        0x1c
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE27_BMSK                                                   0x8000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE27_SHFT                                                        0x1b
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE26_BMSK                                                   0x4000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE26_SHFT                                                        0x1a
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_QC_SEC_BOOT_BMSK                                               0x2000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_QC_SEC_BOOT_SHFT                                                    0x19
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_SEC_BOOT_BMSK                                              0x1000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_SEC_BOOT_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_PK_HASH_BMSK                                                0x800000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_PK_HASH_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                     0x200000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x15
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_BOOT_ROM_PATCH_BMSK                                             0x100000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_BOOT_ROM_PATCH_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_REDUN_BMSK                                                   0x80000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_REDUN_SHFT                                                      0x13
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CPR_BMSK                                                         0x40000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CPR_SHFT                                                            0x12
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_TSENS_BMSK                                                       0x20000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_TSENS_SHFT                                                          0x11
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE16_BMSK                                                     0x10000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE16_SHFT                                                        0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PTE_BMSK                                                          0x8000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PTE_SHFT                                                             0xf
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CALIB_BMSK                                                        0x4000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CALIB_SHFT                                                           0xe
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ACC_PRIVATE_BMSK                                                  0x2000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ACC_PRIVATE_SHFT                                                     0xd
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_ACCEL_BMSK                                                    0x1000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_ACCEL_SHFT                                                       0xc
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_DEBUG_KEY_BMSK                                                     0x800
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_DEBUG_KEY_SHFT                                                       0xb
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_USB_VID_PID_BMSK                                                   0x400
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_USB_VID_PID_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEAT_CONFIG_BMSK                                                   0x200
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEAT_CONFIG_SHFT                                                     0x9
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_CONFIG_BMSK                                                    0x100
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_CONFIG_SHFT                                                      0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SERIAL_NUM_BMSK                                                     0x80
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SERIAL_NUM_SHFT                                                      0x7
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CUST_KEY_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CUST_KEY_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PARTIAL_GOOD_BMSK                                                   0x20
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PARTIAL_GOOD_SHFT                                                    0x5
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_BMSK                                                  0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_SHFT                                                   0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEC_EN_BMSK                                                          0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEC_EN_SHFT                                                          0x3
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RD_WR_PERM_BMSK                                                      0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RD_WR_PERM_SHFT                                                      0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_JTAG_ID_BMSK                                                         0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_JTAG_ID_SHFT                                                         0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CM_PRIVATE_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CM_PRIVATE_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004130)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004130)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                              0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                              0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                    0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                              0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                    0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                              0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                    0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                               0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                    0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                               0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                    0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                               0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                    0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                               0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                    0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                                0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                                0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                    0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                                0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                    0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                                0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                                 0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                    0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                                 0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                    0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                                 0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                                  0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                     0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                                  0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                     0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                                  0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                     0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                                  0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                     0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                   0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                     0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                   0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                    0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                      0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                    0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                      0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                     0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                      0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                     0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                      0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                     0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                      0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                     0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                      0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                      0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                      0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                      0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                      0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                      0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004134)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004134)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                              0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RZVD0_BMSK                                                        0xff000000
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RZVD0_SHFT                                                              0x18
#define HWIO_QFPROM_CORR_FEC_EN_MSB_QFPROM_CORR_FEC_EN_MSB_BMSK                                         0xffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_QFPROM_CORR_FEC_EN_MSB_SHFT                                              0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004138)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004138)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_LOADER_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_LSB_LOADER_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000413c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000413c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_CORE_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW0_MSB_CORE_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004140)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004140)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_ACPI_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_LSB_ACPI_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004144)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004144)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_PMIC_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW1_MSB_PMIC_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004148)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004148)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_TFW_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_LSB_TFW_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000414c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000414c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_IMC_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW2_MSB_IMC_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004150)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_LOADER_RECOVERY_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_LSB_LOADER_RECOVERY_SHFT                                         0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004154)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_CORE_RECOVERY_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW3_MSB_CORE_RECOVERY_SHFT                                           0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004158)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_TFW_RECOVERY_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_LSB_TFW_RECOVERY_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000415c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_PMIC_RECOVERY_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW4_MSB_PMIC_RECOVERY_SHFT                                           0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004160)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_IMC_RECOVERY_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_LSB_IMC_RECOVERY_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004164)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_RESERVE_BMSK                                          0xfffffff0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_RESERVE_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_OEM_PK_HASH_REVOCATION_LIST_BMSK                             0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_ROW5_MSB_OEM_PK_HASH_REVOCATION_LIST_SHFT                             0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004168)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_31_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_31_SHFT                            0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_30_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_30_SHFT                            0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_29_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_29_SHFT                            0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_28_BMSK                      0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_28_SHFT                            0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_27_BMSK                       0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_27_SHFT                            0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_26_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_26_SHFT                            0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_25_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_25_SHFT                            0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_24_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_24_SHFT                            0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_23_BMSK                        0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_23_SHFT                            0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_22_BMSK                        0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_22_SHFT                            0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_21_BMSK                        0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_21_SHFT                            0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_20_BMSK                        0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_20_SHFT                            0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_19_BMSK                         0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_19_SHFT                            0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_18_BMSK                         0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_18_SHFT                            0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_17_BMSK                         0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_17_SHFT                            0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_16_BMSK                         0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_16_SHFT                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_15_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_15_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_14_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_14_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_13_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_13_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_12_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_12_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_11_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_11_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_10_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_10_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_9_BMSK                            0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_9_SHFT                              0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_8_BMSK                            0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_8_SHFT                              0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_7_BMSK                             0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_7_SHFT                              0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_6_BMSK                             0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_6_SHFT                              0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_5_BMSK                             0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_5_SHFT                              0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_4_BMSK                             0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_4_SHFT                              0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_3_BMSK                              0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_3_SHFT                              0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_2_BMSK                              0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_2_SHFT                              0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_1_BMSK                              0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_1_SHFT                              0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_0_BMSK                              0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_LSB_PARTIAL_GOOD_OPTION_0_CPU_0_SHFT                              0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000416c)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_1_BMSK               0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_1_SHFT                     0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_0_BMSK               0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_7_INTRLV_0_SHFT                     0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_1_BMSK               0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_1_SHFT                     0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_0_BMSK               0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_6_INTRLV_0_SHFT                     0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_1_BMSK                0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_1_SHFT                     0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_0_BMSK                0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_5_INTRLV_0_SHFT                     0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_1_BMSK                0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_1_SHFT                     0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_0_BMSK                0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_4_INTRLV_0_SHFT                     0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_1_BMSK                 0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_1_SHFT                     0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_0_BMSK                 0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_3_INTRLV_0_SHFT                     0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_1_BMSK                 0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_1_SHFT                     0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_0_BMSK                 0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_2_INTRLV_0_SHFT                     0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_1_BMSK                  0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_1_SHFT                     0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_0_BMSK                  0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_1_INTRLV_0_SHFT                     0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_1_BMSK                  0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_1_SHFT                     0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_0_BMSK                  0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_L3_0_INTRLV_0_SHFT                     0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_47_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_47_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_46_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_46_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_45_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_45_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_44_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_44_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_43_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_43_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_42_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_42_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_41_BMSK                           0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_41_SHFT                             0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_40_BMSK                           0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_40_SHFT                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_39_BMSK                            0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_39_SHFT                             0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_38_BMSK                            0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_38_SHFT                             0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_37_BMSK                            0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_37_SHFT                             0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_36_BMSK                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_36_SHFT                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_35_BMSK                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_35_SHFT                             0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_34_BMSK                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_34_SHFT                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_33_BMSK                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_33_SHFT                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_32_BMSK                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW0_MSB_PARTIAL_GOOD_OPTION_0_CPU_32_SHFT                             0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004170)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_23_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_23_SHFT                            0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_22_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_22_SHFT                            0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_21_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_21_SHFT                            0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_20_BMSK                      0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_20_SHFT                            0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_19_BMSK                       0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_19_SHFT                            0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_18_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_18_SHFT                            0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_17_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_17_SHFT                            0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_16_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_16_SHFT                            0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_15_BMSK                        0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_15_SHFT                            0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_14_BMSK                        0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_14_SHFT                            0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_13_BMSK                        0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_13_SHFT                            0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_12_BMSK                        0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_12_SHFT                            0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_11_BMSK                         0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_11_SHFT                            0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_10_BMSK                         0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_10_SHFT                            0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_9_BMSK                          0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_9_SHFT                             0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_8_BMSK                          0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_8_SHFT                             0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_7_BMSK                           0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_7_SHFT                              0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_6_BMSK                           0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_6_SHFT                              0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_5_BMSK                           0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_5_SHFT                              0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_4_BMSK                           0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_4_SHFT                              0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_3_BMSK                            0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_3_SHFT                              0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_2_BMSK                            0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_2_SHFT                              0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_1_BMSK                            0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_1_SHFT                              0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_0_BMSK                            0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_1_CPU_0_SHFT                              0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_1_BMSK                    0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_1_SHFT                     0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_0_BMSK                    0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_11_INTRLV_0_SHFT                     0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_1_BMSK                    0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_1_SHFT                     0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_0_BMSK                    0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_10_INTRLV_0_SHFT                     0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_1_BMSK                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_1_SHFT                      0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_0_BMSK                      0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_9_INTRLV_0_SHFT                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_1_BMSK                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_1_SHFT                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_0_BMSK                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_LSB_PARTIAL_GOOD_OPTION_0_L3_8_INTRLV_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004174)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_1_BMSK               0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_1_SHFT                     0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_0_BMSK               0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_3_INTRLV_0_SHFT                     0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_1_BMSK               0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_1_SHFT                     0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_0_BMSK               0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_2_INTRLV_0_SHFT                     0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_1_BMSK                0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_1_SHFT                     0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_0_BMSK                0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_1_INTRLV_0_SHFT                     0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_1_BMSK                0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_1_SHFT                     0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_0_BMSK                0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_L3_0_INTRLV_0_SHFT                     0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_47_BMSK                        0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_47_SHFT                            0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_46_BMSK                        0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_46_SHFT                            0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_45_BMSK                        0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_45_SHFT                            0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_44_BMSK                        0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_44_SHFT                            0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_43_BMSK                         0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_43_SHFT                            0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_42_BMSK                         0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_42_SHFT                            0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_41_BMSK                         0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_41_SHFT                            0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_40_BMSK                         0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_40_SHFT                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_39_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_39_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_38_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_38_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_37_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_37_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_36_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_36_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_35_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_35_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_34_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_34_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_33_BMSK                           0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_33_SHFT                             0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_32_BMSK                           0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_32_SHFT                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_31_BMSK                            0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_31_SHFT                             0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_30_BMSK                            0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_30_SHFT                             0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_29_BMSK                            0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_29_SHFT                             0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_28_BMSK                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_28_SHFT                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_27_BMSK                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_27_SHFT                             0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_26_BMSK                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_26_SHFT                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_25_BMSK                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_25_SHFT                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_24_BMSK                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW1_MSB_PARTIAL_GOOD_OPTION_1_CPU_24_SHFT                             0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004178)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_15_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_15_SHFT                            0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_14_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_14_SHFT                            0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_13_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_13_SHFT                            0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_12_BMSK                      0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_12_SHFT                            0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_11_BMSK                       0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_11_SHFT                            0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_10_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_10_SHFT                            0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_9_BMSK                        0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_9_SHFT                             0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_8_BMSK                        0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_8_SHFT                             0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_7_BMSK                         0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_7_SHFT                             0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_6_BMSK                         0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_6_SHFT                             0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_5_BMSK                         0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_5_SHFT                             0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_4_BMSK                         0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_4_SHFT                             0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_3_BMSK                          0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_3_SHFT                             0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_2_BMSK                          0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_2_SHFT                             0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_1_BMSK                          0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_1_SHFT                             0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_0_BMSK                          0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_2_CPU_0_SHFT                             0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_1_BMSK                  0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_1_SHFT                     0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_0_BMSK                  0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_11_INTRLV_0_SHFT                     0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_1_BMSK                  0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_1_SHFT                     0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_0_BMSK                  0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_10_INTRLV_0_SHFT                     0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_1_BMSK                    0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_1_SHFT                      0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_0_BMSK                    0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_9_INTRLV_0_SHFT                      0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_1_BMSK                    0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_1_SHFT                      0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_0_BMSK                    0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_8_INTRLV_0_SHFT                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_1_BMSK                     0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_1_SHFT                      0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_0_BMSK                     0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_7_INTRLV_0_SHFT                      0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_1_BMSK                     0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_1_SHFT                      0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_0_BMSK                     0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_6_INTRLV_0_SHFT                      0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_1_BMSK                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_1_SHFT                      0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_0_BMSK                      0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_5_INTRLV_0_SHFT                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_1_BMSK                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_1_SHFT                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_0_BMSK                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_LSB_PARTIAL_GOOD_OPTION_1_L3_4_INTRLV_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000417c)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_47_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_47_SHFT                            0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_46_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_46_SHFT                            0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_45_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_45_SHFT                            0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_44_BMSK                      0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_44_SHFT                            0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_43_BMSK                       0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_43_SHFT                            0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_42_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_42_SHFT                            0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_41_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_41_SHFT                            0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_40_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_40_SHFT                            0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_39_BMSK                        0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_39_SHFT                            0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_38_BMSK                        0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_38_SHFT                            0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_37_BMSK                        0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_37_SHFT                            0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_36_BMSK                        0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_36_SHFT                            0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_35_BMSK                         0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_35_SHFT                            0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_34_BMSK                         0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_34_SHFT                            0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_33_BMSK                         0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_33_SHFT                            0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_32_BMSK                         0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_32_SHFT                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_31_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_31_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_30_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_30_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_29_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_29_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_28_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_28_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_27_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_27_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_26_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_26_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_25_BMSK                           0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_25_SHFT                             0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_24_BMSK                           0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_24_SHFT                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_23_BMSK                            0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_23_SHFT                             0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_22_BMSK                            0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_22_SHFT                             0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_21_BMSK                            0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_21_SHFT                             0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_20_BMSK                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_20_SHFT                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_19_BMSK                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_19_SHFT                             0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_18_BMSK                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_18_SHFT                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_17_BMSK                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_17_SHFT                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_16_BMSK                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW2_MSB_PARTIAL_GOOD_OPTION_2_CPU_16_SHFT                             0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004180)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_7_BMSK                       0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_7_SHFT                             0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_6_BMSK                       0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_6_SHFT                             0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_5_BMSK                       0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_5_SHFT                             0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_4_BMSK                       0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_4_SHFT                             0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_3_BMSK                        0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_3_SHFT                             0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_2_BMSK                        0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_2_SHFT                             0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_1_BMSK                        0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_1_SHFT                             0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_0_BMSK                        0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_3_CPU_0_SHFT                             0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_1_BMSK                0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_1_SHFT                    0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_0_BMSK                0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_11_INTRLV_0_SHFT                    0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_1_BMSK                0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_1_SHFT                    0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_0_BMSK                0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_10_INTRLV_0_SHFT                    0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_1_BMSK                  0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_1_SHFT                     0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_0_BMSK                  0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_9_INTRLV_0_SHFT                     0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_1_BMSK                  0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_1_SHFT                     0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_0_BMSK                  0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_8_INTRLV_0_SHFT                     0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_1_BMSK                   0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_1_SHFT                      0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_0_BMSK                   0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_7_INTRLV_0_SHFT                      0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_1_BMSK                   0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_1_SHFT                      0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_0_BMSK                   0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_6_INTRLV_0_SHFT                      0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_1_BMSK                    0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_1_SHFT                      0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_0_BMSK                    0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_5_INTRLV_0_SHFT                      0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_1_BMSK                    0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_1_SHFT                      0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_0_BMSK                    0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_4_INTRLV_0_SHFT                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_1_BMSK                     0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_1_SHFT                      0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_0_BMSK                     0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_3_INTRLV_0_SHFT                      0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_1_BMSK                     0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_1_SHFT                      0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_0_BMSK                     0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_2_INTRLV_0_SHFT                      0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_1_BMSK                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_1_SHFT                      0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_0_BMSK                      0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_1_INTRLV_0_SHFT                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_1_BMSK                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_1_SHFT                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_0_BMSK                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_LSB_PARTIAL_GOOD_OPTION_2_L3_0_INTRLV_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004184)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_39_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_39_SHFT                            0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_38_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_38_SHFT                            0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_37_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_37_SHFT                            0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_36_BMSK                      0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_36_SHFT                            0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_35_BMSK                       0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_35_SHFT                            0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_34_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_34_SHFT                            0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_33_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_33_SHFT                            0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_32_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_32_SHFT                            0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_31_BMSK                        0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_31_SHFT                            0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_30_BMSK                        0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_30_SHFT                            0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_29_BMSK                        0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_29_SHFT                            0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_28_BMSK                        0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_28_SHFT                            0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_27_BMSK                         0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_27_SHFT                            0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_26_BMSK                         0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_26_SHFT                            0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_25_BMSK                         0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_25_SHFT                            0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_24_BMSK                         0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_24_SHFT                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_23_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_23_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_22_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_22_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_21_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_21_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_20_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_20_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_19_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_19_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_18_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_18_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_17_BMSK                           0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_17_SHFT                             0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_16_BMSK                           0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_16_SHFT                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_15_BMSK                            0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_15_SHFT                             0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_14_BMSK                            0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_14_SHFT                             0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_13_BMSK                            0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_13_SHFT                             0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_12_BMSK                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_12_SHFT                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_11_BMSK                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_11_SHFT                             0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_10_BMSK                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_10_SHFT                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_9_BMSK                              0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_9_SHFT                              0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_8_BMSK                              0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW3_MSB_PARTIAL_GOOD_OPTION_3_CPU_8_SHFT                              0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004188)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_1_BMSK              0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_1_SHFT                    0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_0_BMSK              0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_11_INTRLV_0_SHFT                    0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_1_BMSK              0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_1_SHFT                    0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_0_BMSK              0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_10_INTRLV_0_SHFT                    0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_1_BMSK                0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_1_SHFT                     0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_0_BMSK                0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_9_INTRLV_0_SHFT                     0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_1_BMSK                0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_1_SHFT                     0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_0_BMSK                0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_8_INTRLV_0_SHFT                     0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_1_BMSK                 0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_1_SHFT                     0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_0_BMSK                 0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_7_INTRLV_0_SHFT                     0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_1_BMSK                 0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_1_SHFT                     0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_0_BMSK                 0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_6_INTRLV_0_SHFT                     0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_1_BMSK                  0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_1_SHFT                     0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_0_BMSK                  0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_5_INTRLV_0_SHFT                     0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_1_BMSK                  0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_1_SHFT                     0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_0_BMSK                  0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_4_INTRLV_0_SHFT                     0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_1_BMSK                   0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_1_SHFT                      0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_0_BMSK                   0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_3_INTRLV_0_SHFT                      0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_1_BMSK                   0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_1_SHFT                      0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_0_BMSK                   0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_2_INTRLV_0_SHFT                      0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_1_BMSK                    0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_1_SHFT                      0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_0_BMSK                    0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_1_INTRLV_0_SHFT                      0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_1_BMSK                    0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_1_SHFT                      0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_0_BMSK                    0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_L3_0_INTRLV_0_SHFT                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_47_BMSK                            0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_47_SHFT                             0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_46_BMSK                            0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_46_SHFT                             0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_45_BMSK                            0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_45_SHFT                             0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_44_BMSK                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_44_SHFT                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_43_BMSK                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_43_SHFT                             0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_42_BMSK                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_42_SHFT                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_41_BMSK                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_41_SHFT                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_40_BMSK                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_LSB_PARTIAL_GOOD_OPTION_3_CPU_40_SHFT                             0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000418c)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_31_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_31_SHFT                            0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_30_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_30_SHFT                            0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_29_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_29_SHFT                            0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_28_BMSK                      0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_28_SHFT                            0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_27_BMSK                       0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_27_SHFT                            0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_26_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_26_SHFT                            0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_25_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_25_SHFT                            0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_24_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_24_SHFT                            0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_23_BMSK                        0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_23_SHFT                            0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_22_BMSK                        0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_22_SHFT                            0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_21_BMSK                        0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_21_SHFT                            0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_20_BMSK                        0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_20_SHFT                            0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_19_BMSK                         0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_19_SHFT                            0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_18_BMSK                         0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_18_SHFT                            0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_17_BMSK                         0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_17_SHFT                            0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_16_BMSK                         0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_16_SHFT                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_15_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_15_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_14_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_14_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_13_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_13_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_12_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_12_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_11_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_11_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_10_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_10_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_9_BMSK                            0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_9_SHFT                              0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_8_BMSK                            0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_8_SHFT                              0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_7_BMSK                             0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_7_SHFT                              0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_6_BMSK                             0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_6_SHFT                              0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_5_BMSK                             0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_5_SHFT                              0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_4_BMSK                             0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_4_SHFT                              0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_3_BMSK                              0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_3_SHFT                              0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_2_BMSK                              0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_2_SHFT                              0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_1_BMSK                              0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_1_SHFT                              0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_0_BMSK                              0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW4_MSB_PARTIAL_GOOD_OPTION_4_CPU_0_SHFT                              0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004190)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_1_BMSK               0x80000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_1_SHFT                     0x1f
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_0_BMSK               0x40000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_7_INTRLV_0_SHFT                     0x1e
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_1_BMSK               0x20000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_1_SHFT                     0x1d
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_0_BMSK               0x10000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_6_INTRLV_0_SHFT                     0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_1_BMSK                0x8000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_1_SHFT                     0x1b
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_0_BMSK                0x4000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_5_INTRLV_0_SHFT                     0x1a
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_1_BMSK                0x2000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_1_SHFT                     0x19
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_0_BMSK                0x1000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_4_INTRLV_0_SHFT                     0x18
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_1_BMSK                 0x800000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_1_SHFT                     0x17
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_0_BMSK                 0x400000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_3_INTRLV_0_SHFT                     0x16
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_1_BMSK                 0x200000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_1_SHFT                     0x15
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_0_BMSK                 0x100000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_2_INTRLV_0_SHFT                     0x14
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_1_BMSK                  0x80000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_1_SHFT                     0x13
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_0_BMSK                  0x40000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_1_INTRLV_0_SHFT                     0x12
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_1_BMSK                  0x20000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_1_SHFT                     0x11
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_0_BMSK                  0x10000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_L3_0_INTRLV_0_SHFT                     0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_47_BMSK                          0x8000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_47_SHFT                             0xf
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_46_BMSK                          0x4000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_46_SHFT                             0xe
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_45_BMSK                          0x2000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_45_SHFT                             0xd
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_44_BMSK                          0x1000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_44_SHFT                             0xc
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_43_BMSK                           0x800
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_43_SHFT                             0xb
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_42_BMSK                           0x400
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_42_SHFT                             0xa
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_41_BMSK                           0x200
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_41_SHFT                             0x9
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_40_BMSK                           0x100
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_40_SHFT                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_39_BMSK                            0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_39_SHFT                             0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_38_BMSK                            0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_38_SHFT                             0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_37_BMSK                            0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_37_SHFT                             0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_36_BMSK                            0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_36_SHFT                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_35_BMSK                             0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_35_SHFT                             0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_34_BMSK                             0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_34_SHFT                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_33_BMSK                             0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_33_SHFT                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_32_BMSK                             0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_LSB_PARTIAL_GOOD_OPTION_4_CPU_32_SHFT                             0x0

#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004194)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_SELECT_BMSK                               0xf0000000
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_SELECT_SHFT                                     0x1c
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_RZVD0_BMSK                                              0xfffff00
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_RZVD0_SHFT                                                    0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_1_BMSK                    0x80
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_1_SHFT                     0x7
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_0_BMSK                    0x40
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_11_INTRLV_0_SHFT                     0x6
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_1_BMSK                    0x20
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_1_SHFT                     0x5
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_0_BMSK                    0x10
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_10_INTRLV_0_SHFT                     0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_1_BMSK                      0x8
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_1_SHFT                      0x3
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_0_BMSK                      0x4
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_9_INTRLV_0_SHFT                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_1_BMSK                      0x2
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_1_SHFT                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_0_BMSK                      0x1
#define HWIO_QFPROM_CORR_PARTIAL_GOOD_ROW5_MSB_PARTIAL_GOOD_OPTION_4_L3_8_INTRLV_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_OFFS(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004198 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_MAXn                                                                1
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_KEY_DATA_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_LSB_KEY_DATA_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_ADDR(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_OFFS(n)                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000419c + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_MAXn                                                                1
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_KEY_DATA_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CUST_KEY_ROWn_MSB_KEY_DATA_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a8)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_LSB_ADDR, HWIO_QFPROM_CORR_SERIAL_NUM_LSB_RMSK)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_SERIAL_NUM_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_LSB_SERIAL_NUM_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ac)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_MSB_ADDR, HWIO_QFPROM_CORR_SERIAL_NUM_MSB_RMSK)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_RZVD0_BMSK                                                    0xffff0000
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_RZVD0_SHFT                                                          0x10
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_CHIP_ID_BMSK                                                      0xffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_MSB_CHIP_ID_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_BMSK                                      0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_DISABLE_SHFT                                            0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_BMSK                                      0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_DISABLE_SHFT                                            0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_SPNIDEN_DISABLE_BMSK                                 0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_SPNIDEN_DISABLE_SHFT                                       0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_SPIDEN_DISABLE_BMSK                                  0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_SPIDEN_DISABLE_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_NIDEN_DISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_NIDEN_DISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_DBGEN_DISABLE_BMSK                                    0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMC_DBGEN_DISABLE_SHFT                                         0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_BUS_DISABLE_BMSK                                    0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_BUS_DISABLE_SHFT                                         0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                               0x1c00000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                    0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                     0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                         0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                                0x1f0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UART_PORT_SELECT_BMSK                                        0xc000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UART_PORT_SELECT_SHFT                                           0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_BOOT_INTF_SELECT_BMSK                                        0x3c00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_BOOT_INTF_SELECT_SHFT                                           0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                                   0x300
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                     0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_BMSK                                       0xc0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_PBL_BOOT_SPEED_SHFT                                        0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_SD_RECOVERY_BOOT_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_SD_RECOVERY_BOOT_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                    0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WDOG_EN_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WDOG_EN_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_BMSK                                              0x78000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_SHFT                                                    0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_BOOT_ROM_CFG_BMSK                                         0x7000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_BOOT_ROM_CFG_SHFT                                              0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_CHECK_GPIO_BMSK                               0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_CHECK_GPIO_SHFT                                   0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_DISABLE_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROT_TRANSFER_DISABLE_SHFT                                      0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CUST_PRIV_KEY_SELECT_SHFT                                      0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_BMSK                                  0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SW_FUSE_PROG_DISABLE_SHFT                                      0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_BMSK                                                 0xfe000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_SHFT                                                     0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_SPNIDEN_DISABLE_BMSK                                    0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_SPNIDEN_DISABLE_SHFT                                       0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_SPIDEN_DISABLE_BMSK                                      0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_SPIDEN_DISABLE_SHFT                                        0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_NIDEN_DISABLE_BMSK                                       0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_NIDEN_DISABLE_SHFT                                         0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_DBGEN_DISABLE_BMSK                                       0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_TPDM_DBGEN_DISABLE_SHFT                                         0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                     0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                       0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                                       0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                        0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                                        0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                         0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                         0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                          0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                         0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                          0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                                       0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                       0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                                        0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                        0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                         0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_BMSK                                           0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                                0xff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                   0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_SPARE0_BMSK                                                    0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_SPARE0_BMSK                                              0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_SPARE0_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                          0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                             0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                             0xff800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                                   0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PBL_SCRUB_DISABLE_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PBL_SCRUB_DISABLE_SHFT                                        0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PRNG_TESTMODE_DISABLE_BMSK                                0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PRNG_TESTMODE_DISABLE_SHFT                                    0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDDR_COMPRESSION_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDDR_COMPRESSION_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_TESTBUS_DISABLE_BMSK                                       0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_TESTBUS_DISABLE_SHFT                                          0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                   0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                      0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                                0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                   0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PARTIAL_GOOD_DISABLE_BMSK                                  0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PARTIAL_GOOD_DISABLE_SHFT                                     0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ATE_TEST_MODE_DISABLE_BMSK                                  0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ATE_TEST_MODE_DISABLE_SHFT                                     0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                                 0x7000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGAESPMULLDISABLE_BMSK                                 0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGAESPMULLDISABLE_SHFT                                   0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGSHADISABLE_BMSK                                      0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGSHADISABLE_SHFT                                        0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGCRYPTODISABLE_BMSK                                   0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGCRYPTODISABLE_SHFT                                     0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CP15SDISABLE_BMSK                                       0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CP15SDISABLE_SHFT                                         0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3V_BMSK                                     0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3V_SHFT                                      0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3TE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3TE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3EE_BMSK                                    0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_CFGRSTSCTLREL3EE_SHFT                                     0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                   0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                    0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                                    0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE1_BMSK                                             0xfffffc00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE1_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SECURE_CHANNEL_DISABLE_BMSK                                  0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SECURE_CHANNEL_DISABLE_SHFT                                    0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_BMSK                                             0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ACC_DISABLE_SHFT                                               0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                                   0xff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                             0xfc000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                   0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPNIDEN_DISABLE_BMSK                             0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPNIDEN_DISABLE_SHFT                                  0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPIDEN_DISABLE_BMSK                              0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_SPIDEN_DISABLE_SHFT                                   0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_NIDEN_DISABLE_BMSK                                0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_NIDEN_DISABLE_SHFT                                    0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_DBGEN_DISABLE_BMSK                                0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_TPDM_DBGEN_DISABLE_SHFT                                    0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                              0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                                  0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_BMSK                               0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_SHFT                                   0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_BMSK                                 0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_SHFT                                    0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_BMSK                                  0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                     0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_BMSK                                  0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                     0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                               0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                                  0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                                  0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                     0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                                  0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                     0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_BMSK                                      0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_SHFT                                         0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_BMSK                                       0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_SHFT                                         0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPNIDEN_DISABLE_BMSK                                  0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPNIDEN_DISABLE_SHFT                                    0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPIDEN_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_SPIDEN_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_NIDEN_DISABLE_BMSK                                    0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_NIDEN_DISABLE_SHFT                                      0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_DBGEN_DISABLE_BMSK                                     0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_IMC_DBGEN_DISABLE_SHFT                                      0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE0_BMSK                                                   0x78
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE0_SHFT                                                    0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DEBUG_BUS_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                           0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                             0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                   0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                              0x3c000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                                  0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                      0x3fff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                   0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                          0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SW_EXPANSION_FUSES_BMSK                                 0xff000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SW_EXPANSION_FUSES_SHFT                                       0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                               0xfc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                   0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_49_32_BMSK                     0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_49_32_SHFT                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_MDSP_FW_DISABLE_SHFT                                           0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE3_BMSK                                             0xe0000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE3_SHFT                                                   0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_APPS_PBL_PATCH_VERSION_BMSK                             0x1f000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_APPS_PBL_PATCH_VERSION_SHFT                                   0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE2_BMSK                                               0xffc000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE2_SHFT                                                    0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IMC_BOOT_FROM_ROM_BMSK                                      0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IMC_BOOT_FROM_ROM_SHFT                                         0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE1_BMSK                                                 0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE1_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_MSA_ENA_BMSK                                                 0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_MSA_ENA_SHFT                                                   0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_BMSK                                       0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_FORCE_MSA_AUTH_EN_SHFT                                         0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE0_BMSK                                                  0x3ff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SPARE0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e0)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e0)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_LSB_ADDR, HWIO_QFPROM_CORR_USB_VID_PID_LSB_RMSK)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID1_BMSK                                                    0xffff0000
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID1_SHFT                                                          0x10
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID0_BMSK                                                        0xffff
#define HWIO_QFPROM_CORR_USB_VID_PID_LSB_PID0_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e4)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e4)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_MSB_ADDR, HWIO_QFPROM_CORR_USB_VID_PID_MSB_RMSK)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USB_VID_PID_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_RZVD0_BMSK                                                   0xffff0000
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_RZVD0_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_VID_BMSK                                                         0xffff
#define HWIO_QFPROM_CORR_USB_VID_PID_MSB_VID_SHFT                                                            0x0

#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e8)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_LSB_ADDR, HWIO_QFPROM_CORR_DEBUG_KEY_LSB_RMSK)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_KEY0_BMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_LSB_KEY0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ec)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_MSB_ADDR, HWIO_QFPROM_CORR_DEBUG_KEY_MSB_RMSK)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_DEBUG_KEY_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_KEY1_BMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_DEBUG_KEY_MSB_KEY1_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f0)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_LSB_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_LSB_MEM_ACCEL_LSB_SHFT                                               0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f4)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_MSB_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW0_MSB_MEM_ACCEL_MSB_SHFT                                               0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f8)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_RZVD0_BMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_LSB_RZVD0_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041fc)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_RZVD0_BMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_MEM_ACCEL_ROW1_MSB_RZVD0_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n)                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200 + 0x4 * (n))
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_OFFS(n)                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004200 + 0x4 * (n))
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_MAXn                                                                    39
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_ACC_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ACC_PRIVATE_BMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ACC_PRIVATE_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a0)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042a0)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_IMEAS_DAC_TOP_TRIM_LSB_BMSK                             0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                   0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_BHS_TRIM_BMSK                                0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x19
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_LDO_TRIM_BMSK                                 0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x14
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_BHS_TRIM_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_BHS_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_LDO_TRIM_BMSK                                    0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_CPU1_IMEAS_LDO_TRIM_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_L2_IMEAS_BHS_TRIM_BMSK                                       0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_L2_IMEAS_BHS_TRIM_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_L2_IMEAS_LDO_TRIM_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_APC23_L2_IMEAS_LDO_TRIM_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a4)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042a4)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                            0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_BHS_TRIM_BMSK                                 0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_LDO_TRIM_BMSK                                  0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x12
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_L2_IMEAS_BHS_TRIM_BMSK                                     0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_L2_IMEAS_BHS_TRIM_SHFT                                         0xd
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_L2_IMEAS_LDO_TRIM_BMSK                                      0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC22_L2_IMEAS_LDO_TRIM_SHFT                                         0x8
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC23_LDO_VREF_TRIM_BMSK                                            0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC23_LDO_VREF_TRIM_SHFT                                             0x3
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC23_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                    0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_APC23_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a8)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042a8)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                            0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                  0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_LDO_TRIM_BMSK                                0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_L2_IMEAS_BHS_TRIM_BMSK                                   0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_L2_IMEAS_BHS_TRIM_SHFT                                        0x15
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_L2_IMEAS_LDO_TRIM_BMSK                                    0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC21_L2_IMEAS_LDO_TRIM_SHFT                                        0x10
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_LDO_VREF_TRIM_BMSK                                          0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_LDO_VREF_TRIM_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_IMEAS_DAC_TOP_TRIM_BMSK                                      0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_IMEAS_DAC_TOP_TRIM_SHFT                                        0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_BHS_TRIM_BMSK                                      0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_APC22_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042ac)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042ac)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC20_L2_IMEAS_BHS_TRIM_LSB_BMSK                              0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC20_L2_IMEAS_BHS_TRIM_LSB_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC20_L2_IMEAS_LDO_TRIM_BMSK                                  0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC20_L2_IMEAS_LDO_TRIM_SHFT                                        0x18
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_LDO_VREF_TRIM_BMSK                                        0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_LDO_VREF_TRIM_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_IMEAS_DAC_TOP_TRIM_BMSK                                    0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_IMEAS_DAC_TOP_TRIM_SHFT                                        0xe
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_BHS_TRIM_BMSK                                    0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_LDO_TRIM_BMSK                                     0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_APC21_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042b0)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042b0)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_LDO_VREF_TRIM_BMSK                                      0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_LDO_VREF_TRIM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_IMEAS_DAC_TOP_TRIM_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_IMEAS_DAC_TOP_TRIM_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_BHS_TRIM_BMSK                                  0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x11
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_LDO_TRIM_BMSK                                   0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU0_IMEAS_LDO_TRIM_SHFT                                       0xc
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_BHS_TRIM_BMSK                                     0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_LDO_TRIM_BMSK                                      0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x2
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_L2_IMEAS_BHS_TRIM_MSB_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_APC20_L2_IMEAS_BHS_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042b4)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042b4)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_IMEAS_DAC_TOP_TRIM_LSB_BMSK                             0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                   0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_BHS_TRIM_BMSK                                0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x19
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_LDO_TRIM_BMSK                                 0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x14
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_BHS_TRIM_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_BHS_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_LDO_TRIM_BMSK                                    0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_CPU1_IMEAS_LDO_TRIM_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_L2_IMEAS_BHS_TRIM_BMSK                                       0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_L2_IMEAS_BHS_TRIM_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_L2_IMEAS_LDO_TRIM_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_APC19_L2_IMEAS_LDO_TRIM_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042b8)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042b8)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                            0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_BHS_TRIM_BMSK                                 0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_LDO_TRIM_BMSK                                  0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x12
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_L2_IMEAS_BHS_TRIM_BMSK                                     0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_L2_IMEAS_BHS_TRIM_SHFT                                         0xd
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_L2_IMEAS_LDO_TRIM_BMSK                                      0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC18_L2_IMEAS_LDO_TRIM_SHFT                                         0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC19_LDO_VREF_TRIM_BMSK                                            0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC19_LDO_VREF_TRIM_SHFT                                             0x3
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC19_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                    0x7
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_APC19_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042bc)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042bc)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                            0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                  0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_LDO_TRIM_BMSK                                0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_L2_IMEAS_BHS_TRIM_BMSK                                   0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_L2_IMEAS_BHS_TRIM_SHFT                                        0x15
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_L2_IMEAS_LDO_TRIM_BMSK                                    0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC17_L2_IMEAS_LDO_TRIM_SHFT                                        0x10
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_LDO_VREF_TRIM_BMSK                                          0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_LDO_VREF_TRIM_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_IMEAS_DAC_TOP_TRIM_BMSK                                      0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_IMEAS_DAC_TOP_TRIM_SHFT                                        0x6
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_BHS_TRIM_BMSK                                      0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x1
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_APC18_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042c0)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042c0)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC16_L2_IMEAS_BHS_TRIM_LSB_BMSK                              0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC16_L2_IMEAS_BHS_TRIM_LSB_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC16_L2_IMEAS_LDO_TRIM_BMSK                                  0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC16_L2_IMEAS_LDO_TRIM_SHFT                                        0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_LDO_VREF_TRIM_BMSK                                        0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_LDO_VREF_TRIM_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_IMEAS_DAC_TOP_TRIM_BMSK                                    0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_IMEAS_DAC_TOP_TRIM_SHFT                                        0xe
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_BHS_TRIM_BMSK                                    0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_LDO_TRIM_BMSK                                     0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_APC17_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042c4)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042c4)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_LDO_VREF_TRIM_BMSK                                      0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_LDO_VREF_TRIM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_IMEAS_DAC_TOP_TRIM_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_IMEAS_DAC_TOP_TRIM_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_BHS_TRIM_BMSK                                  0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x11
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_LDO_TRIM_BMSK                                   0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU0_IMEAS_LDO_TRIM_SHFT                                       0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_BHS_TRIM_BMSK                                     0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x7
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_LDO_TRIM_BMSK                                      0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x2
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_L2_IMEAS_BHS_TRIM_MSB_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_APC16_L2_IMEAS_BHS_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042c8)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042c8)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_IMEAS_DAC_TOP_TRIM_LSB_BMSK                             0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                   0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_BHS_TRIM_BMSK                                0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x19
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_LDO_TRIM_BMSK                                 0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x14
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_BHS_TRIM_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_BHS_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_LDO_TRIM_BMSK                                    0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_CPU1_IMEAS_LDO_TRIM_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_L2_IMEAS_BHS_TRIM_BMSK                                       0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_L2_IMEAS_BHS_TRIM_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_L2_IMEAS_LDO_TRIM_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_APC15_L2_IMEAS_LDO_TRIM_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042cc)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042cc)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                            0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_BHS_TRIM_BMSK                                 0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_LDO_TRIM_BMSK                                  0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x12
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_L2_IMEAS_BHS_TRIM_BMSK                                     0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_L2_IMEAS_BHS_TRIM_SHFT                                         0xd
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_L2_IMEAS_LDO_TRIM_BMSK                                      0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC14_L2_IMEAS_LDO_TRIM_SHFT                                         0x8
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC15_LDO_VREF_TRIM_BMSK                                            0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC15_LDO_VREF_TRIM_SHFT                                             0x3
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC15_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                    0x7
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_APC15_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042d0)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042d0)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                            0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                  0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_LDO_TRIM_BMSK                                0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_L2_IMEAS_BHS_TRIM_BMSK                                   0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_L2_IMEAS_BHS_TRIM_SHFT                                        0x15
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_L2_IMEAS_LDO_TRIM_BMSK                                    0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC13_L2_IMEAS_LDO_TRIM_SHFT                                        0x10
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_LDO_VREF_TRIM_BMSK                                          0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_LDO_VREF_TRIM_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_IMEAS_DAC_TOP_TRIM_BMSK                                      0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_IMEAS_DAC_TOP_TRIM_SHFT                                        0x6
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_BHS_TRIM_BMSK                                      0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x1
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_APC14_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042d4)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042d4)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC12_L2_IMEAS_BHS_TRIM_LSB_BMSK                              0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC12_L2_IMEAS_BHS_TRIM_LSB_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC12_L2_IMEAS_LDO_TRIM_BMSK                                  0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC12_L2_IMEAS_LDO_TRIM_SHFT                                        0x18
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_LDO_VREF_TRIM_BMSK                                        0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_LDO_VREF_TRIM_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_IMEAS_DAC_TOP_TRIM_BMSK                                    0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_IMEAS_DAC_TOP_TRIM_SHFT                                        0xe
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_BHS_TRIM_BMSK                                    0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_LDO_TRIM_BMSK                                     0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_APC13_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042d8)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042d8)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_LDO_VREF_TRIM_BMSK                                      0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_LDO_VREF_TRIM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_IMEAS_DAC_TOP_TRIM_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_IMEAS_DAC_TOP_TRIM_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_BHS_TRIM_BMSK                                  0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x11
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_LDO_TRIM_BMSK                                   0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU0_IMEAS_LDO_TRIM_SHFT                                       0xc
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_BHS_TRIM_BMSK                                     0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x7
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_LDO_TRIM_BMSK                                      0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x2
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_L2_IMEAS_BHS_TRIM_MSB_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_APC12_L2_IMEAS_BHS_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042dc)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042dc)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_IMEAS_DAC_TOP_TRIM_LSB_BMSK                             0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                   0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_BHS_TRIM_BMSK                                0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x19
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_LDO_TRIM_BMSK                                 0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x14
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_BHS_TRIM_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_BHS_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_LDO_TRIM_BMSK                                    0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_CPU1_IMEAS_LDO_TRIM_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_L2_IMEAS_BHS_TRIM_BMSK                                       0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_L2_IMEAS_BHS_TRIM_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_L2_IMEAS_LDO_TRIM_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_APC11_L2_IMEAS_LDO_TRIM_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042e0)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042e0)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                            0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_BHS_TRIM_BMSK                                 0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_LDO_TRIM_BMSK                                  0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x12
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_L2_IMEAS_BHS_TRIM_BMSK                                     0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_L2_IMEAS_BHS_TRIM_SHFT                                         0xd
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_L2_IMEAS_LDO_TRIM_BMSK                                      0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC10_L2_IMEAS_LDO_TRIM_SHFT                                         0x8
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC11_LDO_VREF_TRIM_BMSK                                            0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC11_LDO_VREF_TRIM_SHFT                                             0x3
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC11_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                    0x7
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_APC11_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042e4)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042e4)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                            0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                  0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_LDO_TRIM_BMSK                                0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_L2_IMEAS_BHS_TRIM_BMSK                                   0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_L2_IMEAS_BHS_TRIM_SHFT                                        0x15
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_L2_IMEAS_LDO_TRIM_BMSK                                    0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC09_L2_IMEAS_LDO_TRIM_SHFT                                        0x10
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_LDO_VREF_TRIM_BMSK                                          0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_LDO_VREF_TRIM_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_IMEAS_DAC_TOP_TRIM_BMSK                                      0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_IMEAS_DAC_TOP_TRIM_SHFT                                        0x6
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_BHS_TRIM_BMSK                                      0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x1
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_APC10_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042e8)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042e8)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC08_L2_IMEAS_BHS_TRIM_LSB_BMSK                              0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC08_L2_IMEAS_BHS_TRIM_LSB_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC08_L2_IMEAS_LDO_TRIM_BMSK                                  0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC08_L2_IMEAS_LDO_TRIM_SHFT                                        0x18
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_LDO_VREF_TRIM_BMSK                                        0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_LDO_VREF_TRIM_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_IMEAS_DAC_TOP_TRIM_BMSK                                    0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_IMEAS_DAC_TOP_TRIM_SHFT                                        0xe
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_BHS_TRIM_BMSK                                    0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_BHS_TRIM_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_LDO_TRIM_BMSK                                     0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_CPU0_IMEAS_LDO_TRIM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_APC09_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042ec)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042ec)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_LDO_VREF_TRIM_BMSK                                      0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_LDO_VREF_TRIM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_IMEAS_DAC_TOP_TRIM_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_IMEAS_DAC_TOP_TRIM_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_BHS_TRIM_BMSK                                  0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x11
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_LDO_TRIM_BMSK                                   0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU0_IMEAS_LDO_TRIM_SHFT                                       0xc
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_BHS_TRIM_BMSK                                     0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_BHS_TRIM_SHFT                                       0x7
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_LDO_TRIM_BMSK                                      0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_CPU1_IMEAS_LDO_TRIM_SHFT                                       0x2
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_L2_IMEAS_BHS_TRIM_MSB_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_APC08_L2_IMEAS_BHS_TRIM_MSB_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042f0)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042f0)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_IMEAS_DAC_TOP_TRIM_LSB_BMSK                            0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_BHS_TRIM_BMSK                               0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_BHS_TRIM_SHFT                                     0x19
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_LDO_TRIM_BMSK                                0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU0_IMEAS_LDO_TRIM_SHFT                                     0x14
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_BHS_TRIM_BMSK                                  0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_BHS_TRIM_SHFT                                      0xf
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_LDO_TRIM_BMSK                                   0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_CPU1_IMEAS_LDO_TRIM_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_L2_IMEAS_BHS_TRIM_BMSK                                      0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_L2_IMEAS_BHS_TRIM_SHFT                                        0x5
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_L2_IMEAS_LDO_TRIM_BMSK                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_APC07_L2_IMEAS_LDO_TRIM_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042f4)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042f4)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                           0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_BHS_TRIM_BMSK                                0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_BHS_TRIM_SHFT                                     0x17
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_LDO_TRIM_BMSK                                 0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_CPU1_IMEAS_LDO_TRIM_SHFT                                     0x12
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_L2_IMEAS_BHS_TRIM_BMSK                                    0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_L2_IMEAS_BHS_TRIM_SHFT                                        0xd
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_L2_IMEAS_LDO_TRIM_BMSK                                     0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC06_L2_IMEAS_LDO_TRIM_SHFT                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC07_LDO_VREF_TRIM_BMSK                                           0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC07_LDO_VREF_TRIM_SHFT                                            0x3
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC07_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                   0x7
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_APC07_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042f8)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042f8)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                           0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                 0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_LDO_TRIM_BMSK                               0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_CPU1_IMEAS_LDO_TRIM_SHFT                                     0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_L2_IMEAS_BHS_TRIM_BMSK                                  0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_L2_IMEAS_BHS_TRIM_SHFT                                       0x15
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_L2_IMEAS_LDO_TRIM_BMSK                                   0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC05_L2_IMEAS_LDO_TRIM_SHFT                                       0x10
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_LDO_VREF_TRIM_BMSK                                         0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_LDO_VREF_TRIM_SHFT                                            0xb
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_IMEAS_DAC_TOP_TRIM_BMSK                                     0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_IMEAS_DAC_TOP_TRIM_SHFT                                       0x6
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_BHS_TRIM_BMSK                                     0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x1
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                  0x1
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_APC06_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042fc)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042fc)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC04_L2_IMEAS_BHS_TRIM_LSB_BMSK                             0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC04_L2_IMEAS_BHS_TRIM_LSB_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC04_L2_IMEAS_LDO_TRIM_BMSK                                 0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC04_L2_IMEAS_LDO_TRIM_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_LDO_VREF_TRIM_BMSK                                       0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_LDO_VREF_TRIM_SHFT                                           0x13
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_IMEAS_DAC_TOP_TRIM_BMSK                                   0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_IMEAS_DAC_TOP_TRIM_SHFT                                       0xe
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_BHS_TRIM_BMSK                                   0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x9
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_LDO_TRIM_BMSK                                    0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                  0xf
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_APC05_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004300)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004300)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_LDO_VREF_TRIM_BMSK                                     0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_LDO_VREF_TRIM_SHFT                                           0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_IMEAS_DAC_TOP_TRIM_BMSK                                 0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_IMEAS_DAC_TOP_TRIM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_BHS_TRIM_BMSK                                 0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_BHS_TRIM_SHFT                                     0x11
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_LDO_TRIM_BMSK                                  0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU0_IMEAS_LDO_TRIM_SHFT                                      0xc
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_BHS_TRIM_BMSK                                    0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x7
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_LDO_TRIM_BMSK                                     0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x2
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_L2_IMEAS_BHS_TRIM_MSB_BMSK                                    0x3
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_APC04_L2_IMEAS_BHS_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004304)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004304)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_IMEAS_DAC_TOP_TRIM_LSB_BMSK                            0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_IMEAS_DAC_TOP_TRIM_LSB_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_BHS_TRIM_BMSK                               0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_BHS_TRIM_SHFT                                     0x19
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_LDO_TRIM_BMSK                                0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU0_IMEAS_LDO_TRIM_SHFT                                     0x14
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_BHS_TRIM_BMSK                                  0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_BHS_TRIM_SHFT                                      0xf
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_LDO_TRIM_BMSK                                   0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_CPU1_IMEAS_LDO_TRIM_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_L2_IMEAS_BHS_TRIM_BMSK                                      0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_L2_IMEAS_BHS_TRIM_SHFT                                        0x5
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_L2_IMEAS_LDO_TRIM_BMSK                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_APC03_L2_IMEAS_LDO_TRIM_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004308)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004308)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_CPU0_IMEAS_LDO_TRIM_LSB_BMSK                           0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_CPU0_IMEAS_LDO_TRIM_LSB_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_BHS_TRIM_BMSK                                0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_BHS_TRIM_SHFT                                     0x17
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_LDO_TRIM_BMSK                                 0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_CPU1_IMEAS_LDO_TRIM_SHFT                                     0x12
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_L2_IMEAS_BHS_TRIM_BMSK                                    0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_L2_IMEAS_BHS_TRIM_SHFT                                        0xd
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_L2_IMEAS_LDO_TRIM_BMSK                                     0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC02_L2_IMEAS_LDO_TRIM_SHFT                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC03_LDO_VREF_TRIM_BMSK                                           0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC03_LDO_VREF_TRIM_SHFT                                            0x3
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC03_IMEAS_DAC_TOP_TRIM_MSB_BMSK                                   0x7
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_APC03_IMEAS_DAC_TOP_TRIM_MSB_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000430c)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000430c)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_BHS_TRIM_LSB_BMSK                           0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_BHS_TRIM_LSB_SHFT                                 0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_LDO_TRIM_BMSK                               0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_CPU1_IMEAS_LDO_TRIM_SHFT                                     0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_L2_IMEAS_BHS_TRIM_BMSK                                  0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_L2_IMEAS_BHS_TRIM_SHFT                                       0x15
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_L2_IMEAS_LDO_TRIM_BMSK                                   0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC01_L2_IMEAS_LDO_TRIM_SHFT                                       0x10
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_LDO_VREF_TRIM_BMSK                                         0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_LDO_VREF_TRIM_SHFT                                            0xb
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_IMEAS_DAC_TOP_TRIM_BMSK                                     0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_IMEAS_DAC_TOP_TRIM_SHFT                                       0x6
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_BHS_TRIM_BMSK                                     0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x1
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_LDO_TRIM_MSB_BMSK                                  0x1
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_APC02_CPU0_IMEAS_LDO_TRIM_MSB_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004310)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004310)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC00_L2_IMEAS_BHS_TRIM_LSB_BMSK                             0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC00_L2_IMEAS_BHS_TRIM_LSB_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC00_L2_IMEAS_LDO_TRIM_BMSK                                 0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC00_L2_IMEAS_LDO_TRIM_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_LDO_VREF_TRIM_BMSK                                       0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_LDO_VREF_TRIM_SHFT                                           0x13
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_IMEAS_DAC_TOP_TRIM_BMSK                                   0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_IMEAS_DAC_TOP_TRIM_SHFT                                       0xe
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_BHS_TRIM_BMSK                                   0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_BHS_TRIM_SHFT                                      0x9
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_LDO_TRIM_BMSK                                    0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_CPU0_IMEAS_LDO_TRIM_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_CPU1_IMEAS_BHS_TRIM_MSB_BMSK                                  0xf
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_APC01_CPU1_IMEAS_BHS_TRIM_MSB_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004314)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004314)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_LDO_VREF_TRIM_BMSK                                     0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_LDO_VREF_TRIM_SHFT                                           0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_IMEAS_DAC_TOP_TRIM_BMSK                                 0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_IMEAS_DAC_TOP_TRIM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_BHS_TRIM_BMSK                                 0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_BHS_TRIM_SHFT                                     0x11
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_LDO_TRIM_BMSK                                  0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU0_IMEAS_LDO_TRIM_SHFT                                      0xc
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_BHS_TRIM_BMSK                                    0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_BHS_TRIM_SHFT                                      0x7
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_LDO_TRIM_BMSK                                     0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_CPU1_IMEAS_LDO_TRIM_SHFT                                      0x2
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_L2_IMEAS_BHS_TRIM_MSB_BMSK                                    0x3
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_APC00_L2_IMEAS_BHS_TRIM_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004318)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM2_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM2_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM1_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC03_AVM_DAC_TRIM1_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM2_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM2_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM1_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC02_AVM_DAC_TRIM1_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM2_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM2_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM1_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC01_AVM_DAC_TRIM1_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM2_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM2_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM1_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_APC00_AVM_DAC_TRIM1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000431c)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM2_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM2_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM1_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC07_AVM_DAC_TRIM1_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM2_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM2_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM1_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC06_AVM_DAC_TRIM1_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM2_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM2_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM1_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC05_AVM_DAC_TRIM1_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM2_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM2_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM1_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_APC04_AVM_DAC_TRIM1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004320)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM2_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM2_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM1_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC11_AVM_DAC_TRIM1_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM2_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM2_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM1_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC10_AVM_DAC_TRIM1_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM2_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM2_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM1_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC09_AVM_DAC_TRIM1_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM2_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM2_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM1_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_APC08_AVM_DAC_TRIM1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004324)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM2_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM2_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM1_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC15_AVM_DAC_TRIM1_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM2_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM2_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM1_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC14_AVM_DAC_TRIM1_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM2_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM2_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM1_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC13_AVM_DAC_TRIM1_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM2_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM2_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM1_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_APC12_AVM_DAC_TRIM1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004328)
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004328)
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW17_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW17_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM2_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM2_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM1_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC19_AVM_DAC_TRIM1_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM2_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM2_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM1_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC18_AVM_DAC_TRIM1_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM2_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM2_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM1_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC17_AVM_DAC_TRIM1_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM2_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM2_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM1_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW17_LSB_APC16_AVM_DAC_TRIM1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000432c)
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000432c)
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW17_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW17_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM2_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM2_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM1_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC23_AVM_DAC_TRIM1_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM2_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM2_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM1_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC22_AVM_DAC_TRIM1_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM2_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM2_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM1_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC21_AVM_DAC_TRIM1_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM2_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM2_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM1_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW17_MSB_APC20_AVM_DAC_TRIM1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004330)
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004330)
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW18_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW18_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW18_LSB_CPR3_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004334)
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004334)
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW18_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW18_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW18_MSB_CPR4_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004338)
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004338)
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW19_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW19_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW19_LSB_CPR5_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000433c)
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000433c)
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW19_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW19_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW19_MSB_CPR6_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004340)
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004340)
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW20_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW20_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW20_LSB_CPR7_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004344)
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004344)
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW20_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW20_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW20_MSB_CPR8_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004348)
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004348)
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW21_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW21_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_L2_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_L2_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_SVS_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_SVS_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW21_LSB_CPR9_AVM_VMIN_THRESH_TURBO_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000434c)
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000434c)
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW21_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW21_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_L2_BMSK                          0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_L2_SHFT                                0x18
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_SVS_BMSK                                 0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_SVS_SHFT                                     0x10
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_NOM_BMSK                                   0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_NOM_SHFT                                      0x8
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_BMSK                                   0xff
#define HWIO_QFPROM_CORR_CALIB_ROW21_MSB_CPR10_AVM_VMIN_THRESH_TURBO_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350)
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004350)
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW22_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ADDR,v)
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ADDR,m,v,HWIO_QFPROM_CORR_CALIB_ROW22_LSB_IN)
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_RZVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_RZVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_AVM_RC_BMSK                                                  0x7c000000
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_AVM_RC_SHFT                                                        0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ODCM_RC_BMSK                                                  0x3e00000
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_ODCM_RC_SHFT                                                       0x15
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_LDO_RC_BMSK                                                    0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_LDO_RC_SHFT                                                        0x10
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB3_PHY_TUNING_BMSK                                             0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB3_PHY_TUNING_SHFT                                                0xc
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB2_PHY_TUNING_BMSK                                              0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB2_PHY_TUNING_SHFT                                                0x8
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB1_PHY_TUNING_BMSK                                               0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB1_PHY_TUNING_SHFT                                                0x4
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB0_PHY_TUNING_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW22_LSB_USB0_PHY_TUNING_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354)
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004354)
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW22_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW22_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_RZVD1_BMSK                                                   0xfffffe00
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_RZVD1_SHFT                                                          0x9
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_SELECT_REDUN_PACKAGE_SUBSTRATE_REV_BMSK                           0x100
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_SELECT_REDUN_PACKAGE_SUBSTRATE_REV_SHFT                             0x8
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_REDUN_PACKAGE_SUBSTRATE_REV_BMSK                                   0xc0
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_REDUN_PACKAGE_SUBSTRATE_REV_SHFT                                    0x6
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_PACKAGE_SUBSTRATE_REV_BMSK                                         0x30
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_PACKAGE_SUBSTRATE_REV_SHFT                                          0x4
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_RZVD0_BMSK                                                          0x8
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_RZVD0_SHFT                                                          0x3
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_SW_CAL_REDUN_SEL_BMSK                                               0x7
#define HWIO_QFPROM_CORR_CALIB_ROW22_MSB_SW_CAL_REDUN_SEL_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004358)
#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004358)
#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW23_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW23_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW23_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000435c)
#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000435c)
#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW23_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW23_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW23_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004360)
#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004360)
#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW24_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW24_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW24_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004364)
#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004364)
#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW24_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW24_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW24_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004368)
#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004368)
#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW25_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW25_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW25_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000436c)
#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000436c)
#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW25_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW25_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW25_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004370)
#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004370)
#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW26_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW26_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW26_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW26_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004374)
#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004374)
#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW26_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW26_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW26_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW26_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004378)
#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004378)
#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW27_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW27_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW27_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW27_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000437c)
#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000437c)
#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW27_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW27_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW27_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW27_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004380)
#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004380)
#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW28_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW28_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW28_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW28_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004384)
#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004384)
#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW28_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW28_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW28_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW28_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004388)
#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004388)
#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW29_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW29_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW29_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW29_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000438c)
#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000438c)
#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW29_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW29_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW29_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW29_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004390)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004390)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IDDQ_SUM_APC_WS1_LSB_BMSK                                       0xfc000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IDDQ_SUM_APC_WS1_LSB_SHFT                                             0x1a
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RZVD1_BMSK                                                       0x2000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RZVD1_SHFT                                                            0x19
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_WAFER_ID_BMSK                                                    0x1f80000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_WAFER_ID_SHFT                                                         0x13
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_DIE_Y_BMSK                                                         0x7f800
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_DIE_Y_SHFT                                                             0xb
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_DIE_X_BMSK                                                           0x7f8
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_DIE_X_SHFT                                                             0x3
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RZVD0_BMSK                                                             0x4
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RZVD0_SHFT                                                             0x2
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FOUNDRY_ID_BMSK                                                        0x3
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FOUNDRY_ID_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004394)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004394)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_CBF_WS1_BMSK                                               0xfffe0000
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_CBF_WS1_SHFT                                                     0x11
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RZVD0_BMSK                                                         0x10000
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RZVD0_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_SUM_APC_WS1_MSB_BMSK                                           0xffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_SUM_APC_WS1_MSB_SHFT                                              0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004398)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004398)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IDDQ_CX_WS1_BMSK                                                0xfffe0000
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IDDQ_CX_WS1_SHFT                                                      0x11
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RZVD1_BMSK                                                         0x10000
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RZVD1_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IDDQ_MX_WS1_BMSK                                                    0xfffe
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IDDQ_MX_WS1_SHFT                                                       0x1
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RZVD0_BMSK                                                             0x1
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RZVD0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000439c)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000439c)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IDDQ_VDDA_DDR423_WS1_BMSK                                       0xfffe0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IDDQ_VDDA_DDR423_WS1_SHFT                                             0x11
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RZVD1_BMSK                                                         0x10000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RZVD1_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IDDQ_VDDA_LV_WS1_BMSK                                               0xfffe
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IDDQ_VDDA_LV_WS1_SHFT                                                  0x1
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RZVD0_BMSK                                                             0x1
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RZVD0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a0)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043a0)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_VDDQ_DDR423_WS1_BMSK                                       0xfffe0000
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_VDDQ_DDR423_WS1_SHFT                                             0x11
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RZVD1_BMSK                                                         0x10000
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RZVD1_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_VDDA_DDR510_WS1_BMSK                                           0xfffe
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_VDDA_DDR510_WS1_SHFT                                              0x1
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RZVD0_BMSK                                                             0x1
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RZVD0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a4)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043a4)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RZVD2_BMSK                                                      0xf0000000
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RZVD2_SHFT                                                            0x1c
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_WS1_BIN_INFO_BMSK                                                0xfc00000
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_WS1_BIN_INFO_SHFT                                                     0x16
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_WS1_MULT_BMSK                                                0x380000
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_WS1_MULT_SHFT                                                    0x13
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RZVD1_BMSK                                                         0x70000
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RZVD1_SHFT                                                            0x10
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_VDDQ_DDR510_WS1_BMSK                                           0xfffe
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_VDDQ_DDR510_WS1_SHFT                                              0x1
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RZVD0_BMSK                                                             0x1
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RZVD0_SHFT                                                             0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a8)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043a8)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_APC_6_11_WS2_LSB_BMSK                                      0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_APC_6_11_WS2_LSB_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_APC_0_5_WS2_BMSK                                           0x1fff8000
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_APC_0_5_WS2_SHFT                                                  0xf
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_CBF_WS2_BMSK                                                   0x7fff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_CBF_WS2_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043ac)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043ac)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IDDQ_APC_18_23_WS2_LSB_BMSK                                     0xfe000000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IDDQ_APC_18_23_WS2_LSB_SHFT                                           0x19
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IDDQ_APC_12_17_WS2_BMSK                                          0x1fff800
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IDDQ_APC_12_17_WS2_SHFT                                                0xb
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IDDQ_APC_6_11_WS2_MSB_BMSK                                           0x7ff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IDDQ_APC_6_11_WS2_MSB_SHFT                                             0x0

#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b0)
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043b0)
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IDDQ_APC_30_35_WS2_LSB_BMSK                                     0xffe00000
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IDDQ_APC_30_35_WS2_LSB_SHFT                                           0x15
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IDDQ_APC_24_29_WS2_BMSK                                           0x1fff80
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IDDQ_APC_24_29_WS2_SHFT                                                0x7
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IDDQ_APC_18_23_WS2_MSB_BMSK                                           0x7f
#define HWIO_QFPROM_CORR_PTE_ROW4_LSB_IDDQ_APC_18_23_WS2_MSB_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b4)
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043b4)
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_RZVD0_BMSK                                                      0x80000000
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_RZVD0_SHFT                                                            0x1f
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IDDQ_APC_42_47_WS2_BMSK                                         0x7ffe0000
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IDDQ_APC_42_47_WS2_SHFT                                               0x11
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IDDQ_APC_36_41_WS2_BMSK                                            0x1fff8
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IDDQ_APC_36_41_WS2_SHFT                                                0x3
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IDDQ_APC_30_35_WS2_MSB_BMSK                                            0x7
#define HWIO_QFPROM_CORR_PTE_ROW4_MSB_IDDQ_APC_30_35_WS2_MSB_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b8)
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043b8)
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_WS2_BIN_INFO_LSB_BMSK                                           0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_WS2_BIN_INFO_LSB_SHFT                                                 0x1d
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IDDQ_WS2_MULT_BMSK                                              0x1c000000
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IDDQ_WS2_MULT_SHFT                                                    0x1a
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IDDQ_MX_WS2_BMSK                                                 0x3ffc000
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IDDQ_MX_WS2_SHFT                                                       0xe
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IDDQ_CX_WS2_BMSK                                                    0x3fff
#define HWIO_QFPROM_CORR_PTE_ROW5_LSB_IDDQ_CX_WS2_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043bc)
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043bc)
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RZVD2_BMSK                                                      0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RZVD2_SHFT                                                            0x1d
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RED_SELECT_SPEED_BIN_BMSK                                       0x18000000
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RED_SELECT_SPEED_BIN_SHFT                                             0x1b
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_RED3_BMSK                                              0x7800000
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_RED3_SHFT                                                   0x17
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_RED2_BMSK                                               0x780000
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_RED2_SHFT                                                   0x13
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_RED1_BMSK                                                0x78000
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_RED1_SHFT                                                    0xf
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_BMSK                                                      0x7800
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_SPEED_BIN_SHFT                                                         0xb
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RZVD1_BMSK                                                           0x400
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RZVD1_SHFT                                                             0xa
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_FT1_BIN_INFO_BMSK                                                    0x3f0
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_FT1_BIN_INFO_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RZVD0_BMSK                                                             0x8
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_RZVD0_SHFT                                                             0x3
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_WS2_BIN_INFO_MSB_BMSK                                                  0x7
#define HWIO_QFPROM_CORR_PTE_ROW5_MSB_WS2_BIN_INFO_MSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c0)
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043c0)
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC18_23_TURBO_L2_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC18_23_TURBO_L2_SHFT                                           0x18
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC12_17_TURBO_L2_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC12_17_TURBO_L2_SHFT                                           0x10
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC6_11_TURBO_L2_BMSK                                          0xff00
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC6_11_TURBO_L2_SHFT                                             0x8
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC0_5_TURBO_L2_BMSK                                             0xff
#define HWIO_QFPROM_CORR_PTE_ROW6_LSB_VMIN_APC0_5_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c4)
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043c4)
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC42_47_TURBO_L2_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC42_47_TURBO_L2_SHFT                                           0x18
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC36_41_TURBO_L2_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC36_41_TURBO_L2_SHFT                                           0x10
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC30_35_TURBO_L2_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC30_35_TURBO_L2_SHFT                                            0x8
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC24_29_TURBO_L2_BMSK                                           0xff
#define HWIO_QFPROM_CORR_PTE_ROW6_MSB_VMIN_APC24_29_TURBO_L2_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c8)
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043c8)
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_APC6_11_TURBO_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_APC6_11_TURBO_SHFT                                               0x18
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_APC0_5_TURBO_BMSK                                            0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_APC0_5_TURBO_SHFT                                                0x10
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_MX_TURBO_L2_BMSK                                               0xff00
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_MX_TURBO_L2_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_CBF_TURBO_L2_BMSK                                                0xff
#define HWIO_QFPROM_CORR_PTE_ROW7_LSB_VMIN_CBF_TURBO_L2_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043cc)
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043cc)
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC30_35_TURBO_BMSK                                        0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC30_35_TURBO_SHFT                                              0x18
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC24_29_TURBO_BMSK                                          0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC24_29_TURBO_SHFT                                              0x10
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC18_23_TURBO_BMSK                                            0xff00
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC18_23_TURBO_SHFT                                               0x8
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC12_17_TURBO_BMSK                                              0xff
#define HWIO_QFPROM_CORR_PTE_ROW7_MSB_VMIN_APC12_17_TURBO_SHFT                                               0x0

#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043d0)
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043d0)
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_MX_TURBO_BMSK                                              0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_MX_TURBO_SHFT                                                    0x18
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_CBF_TURBO_BMSK                                               0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_CBF_TURBO_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_APC42_47_TURBO_BMSK                                            0xff00
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_APC42_47_TURBO_SHFT                                               0x8
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_APC36_41_TURBO_BMSK                                              0xff
#define HWIO_QFPROM_CORR_PTE_ROW8_LSB_VMIN_APC36_41_TURBO_SHFT                                               0x0

#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043d4)
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043d4)
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC18_23_NOM_BMSK                                          0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC18_23_NOM_SHFT                                                0x18
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC12_17_NOM_BMSK                                            0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC12_17_NOM_SHFT                                                0x10
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC6_11_NOM_BMSK                                               0xff00
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC6_11_NOM_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC0_5_NOM_BMSK                                                  0xff
#define HWIO_QFPROM_CORR_PTE_ROW8_MSB_VMIN_APC0_5_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043d8)
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043d8)
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC42_47_NOM_BMSK                                          0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC42_47_NOM_SHFT                                                0x18
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC36_41_NOM_BMSK                                            0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC36_41_NOM_SHFT                                                0x10
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC30_35_NOM_BMSK                                              0xff00
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC30_35_NOM_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC24_29_NOM_BMSK                                                0xff
#define HWIO_QFPROM_CORR_PTE_ROW9_LSB_VMIN_APC24_29_NOM_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043dc)
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043dc)
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_APC6_11_SVS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_APC6_11_SVS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_APC0_5_SVS_BMSK                                              0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_APC0_5_SVS_SHFT                                                  0x10
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_MX_NOM_BMSK                                                    0xff00
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_MX_NOM_SHFT                                                       0x8
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_CBF_NOM_BMSK                                                     0xff
#define HWIO_QFPROM_CORR_PTE_ROW9_MSB_VMIN_CBF_NOM_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e0)
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043e0)
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC30_35_SVS_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC30_35_SVS_SHFT                                               0x18
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC24_29_SVS_BMSK                                           0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC24_29_SVS_SHFT                                               0x10
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC18_23_SVS_BMSK                                             0xff00
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC18_23_SVS_SHFT                                                0x8
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC12_17_SVS_BMSK                                               0xff
#define HWIO_QFPROM_CORR_PTE_ROW10_LSB_VMIN_APC12_17_SVS_SHFT                                                0x0

#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e4)
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043e4)
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_MX_SVS_BMSK                                               0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_MX_SVS_SHFT                                                     0x18
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_CBF_SVS_BMSK                                                0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_CBF_SVS_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_APC42_47_SVS_BMSK                                             0xff00
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_APC42_47_SVS_SHFT                                                0x8
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_APC36_41_SVS_BMSK                                               0xff
#define HWIO_QFPROM_CORR_PTE_ROW10_MSB_VMIN_APC36_41_SVS_SHFT                                                0x0

#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e8)
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043e8)
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_PG_CPU_LSB_BMSK                                                0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_PG_CPU_LSB_SHFT                                                      0x10
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_FALKOR_IOP_WORST_CORE_ID_BMSK                                      0xfc00
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_FALKOR_IOP_WORST_CORE_ID_SHFT                                         0xa
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_FALKOR_IOP_BMSK                                                     0x3ff
#define HWIO_QFPROM_CORR_PTE_ROW11_LSB_FALKOR_IOP_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043ec)
#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043ec)
#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_PG_CPU_MSB_BMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW11_MSB_PG_CPU_MSB_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f0)
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043f0)
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_PCIE_U_BMSK                                                 0x80000000
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_PCIE_U_SHFT                                                       0x1f
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_PCIE_L_BMSK                                                 0x40000000
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_PCIE_L_SHFT                                                       0x1e
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_DDR_BMSK                                                    0x3f000000
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_DDR_SHFT                                                          0x18
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_L3_BMSK                                                       0xffffff
#define HWIO_QFPROM_CORR_PTE_ROW12_LSB_PG_L3_SHFT                                                            0x0

#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f4)
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043f4)
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_TDP_RED1_LSB_BMSK                                              0xc0000000
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_TDP_RED1_LSB_SHFT                                                    0x1e
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_RZVD1_BMSK                                                     0x3c000000
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_RZVD1_SHFT                                                           0x1a
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_TDP_BMSK                                                        0x3ff0000
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_TDP_SHFT                                                             0x10
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_FT2_BIN_INFO_BMSK                                                  0xfc00
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_FT2_BIN_INFO_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_RZVD0_BMSK                                                          0x200
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_RZVD0_SHFT                                                            0x9
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_HDMA_BMSK                                                        0x100
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_HDMA_SHFT                                                          0x8
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_CRYPTO_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_CRYPTO_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_RING_BMSK                                                         0x40
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_RING_SHFT                                                          0x6
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_IMC_BMSK                                                          0x20
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_IMC_SHFT                                                           0x5
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_TOP_BMSK                                                          0x10
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_TOP_SHFT                                                           0x4
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_PSS_BMSK                                                           0x8
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_PSS_SHFT                                                           0x3
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_USB_BMSK                                                           0x4
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_USB_SHFT                                                           0x2
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_SATA_BMSK                                                          0x2
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_SATA_SHFT                                                          0x1
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_SGMII_BMSK                                                         0x1
#define HWIO_QFPROM_CORR_PTE_ROW12_MSB_PG_SGMII_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f8)
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043f8)
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_SLT_BIN_INFO_LSB_BMSK                                          0x80000000
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_SLT_BIN_INFO_LSB_SHFT                                                0x1f
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_RZVD0_BMSK                                                     0x40000000
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_REDUND_TDP_SELECT_BMSK                                         0x30000000
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_REDUND_TDP_SELECT_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_TDP_RED3_BMSK                                                   0xffc0000
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_TDP_RED3_SHFT                                                        0x12
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_TDP_RED2_BMSK                                                     0x3ff00
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_TDP_RED2_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_TDP_RED1_MSB_BMSK                                                    0xff
#define HWIO_QFPROM_CORR_PTE_ROW13_LSB_TDP_RED1_MSB_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043fc)
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043fc)
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_FT1_LSB_BMSK                                     0xf8000000
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_FT1_LSB_SHFT                                           0x1b
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_WS2_BMSK                                          0x7f00000
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_WS2_SHFT                                               0x14
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_WS1_BMSK                                            0xfe000
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_WS1_SHFT                                                0xd
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_PCM_BMSK                                             0x1fc0
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_QUALITY_INDEX_PCM_SHFT                                                0x6
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_RZVD0_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_RZVD0_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_SLT_BIN_INFO_MSB_BMSK                                                0x1f
#define HWIO_QFPROM_CORR_PTE_ROW13_MSB_SLT_BIN_INFO_MSB_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004400)
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004400)
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_PHYSICAL_PART_MARKING_15_0_BMSK                                0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_PHYSICAL_PART_MARKING_15_0_SHFT                                      0x10
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_QUALITY_INDEX_SLT_BMSK                                             0xfe00
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_QUALITY_INDEX_SLT_SHFT                                                0x9
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_QUALITY_INDEX_FT2_BMSK                                              0x1fc
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_QUALITY_INDEX_FT2_SHFT                                                0x2
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_QUALITY_INDEX_FT1_MSB_BMSK                                            0x3
#define HWIO_QFPROM_CORR_PTE_ROW14_LSB_QUALITY_INDEX_FT1_MSB_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004404)
#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004404)
#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_PHYSICAL_PART_MARKING_47_16_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW14_MSB_PHYSICAL_PART_MARKING_47_16_SHFT                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004408)
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004408)
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_REDUND_15_0_BMSK                         0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_REDUND_15_0_SHFT                               0x10
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_63_48_BMSK                                   0xffff
#define HWIO_QFPROM_CORR_PTE_ROW15_LSB_PHYSICAL_PART_MARKING_63_48_SHFT                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000440c)
#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000440c)
#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_PHYSICAL_PART_MARKING_REDUND_47_16_BMSK                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW15_MSB_PHYSICAL_PART_MARKING_REDUND_47_16_SHFT                               0x0

#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004410)
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004410)
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_RETENTION_MEM_BMSK                                             0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_RETENTION_MEM_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_RETENTION_LOGIC_BMSK                                             0xfe0000
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_RETENTION_LOGIC_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_SELECT_PHYSICAL_MARKING_BMSK                                      0x10000
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_SELECT_PHYSICAL_MARKING_SHFT                                         0x10
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_PHYSICAL_PART_MARKING_REDUND_63_48_BMSK                            0xffff
#define HWIO_QFPROM_CORR_PTE_ROW16_LSB_PHYSICAL_PART_MARKING_REDUND_63_48_SHFT                               0x0

#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004414)
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004414)
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_RZVD0_BMSK                                                     0xfffffff0
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_RZVD0_SHFT                                                            0x4
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_SPEED_REV_BIT_BMSK                                                    0xf
#define HWIO_QFPROM_CORR_PTE_ROW16_MSB_SPEED_REV_BIT_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004418)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004418)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_SP16_LSB_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_SPARE16_ROW0_LSB_SP16_LSB_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000441c)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000441c)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_IN)
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_RZVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_RZVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_FEC_VALUE_BMSK                                              0x7f000000
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_FEC_VALUE_SHFT                                                    0x18
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_SP16_MSB_BMSK                                                 0xffffff
#define HWIO_QFPROM_CORR_SPARE16_ROW0_MSB_SP16_MSB_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004420)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004420)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004424)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004424)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW0_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004428)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004428)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000442c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000442c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW1_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004430)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004430)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004434)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004434)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW2_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004438)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004438)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000443c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000443c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW3_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004440)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004440)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004444)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004444)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD1_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD0_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION1_ROW4_MSB_RZVD0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004448)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004448)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000444c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000444c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW0_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004450)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004450)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004454)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004454)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW1_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004458)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004458)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000445c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000445c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW2_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004460)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004460)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004464)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004464)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW3_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004468)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004468)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000446c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000446c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD1_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD0_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION2_ROW4_MSB_RZVD0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004470)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004470)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004474)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004474)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW0_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004478)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004478)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000447c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000447c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW1_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004480)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004480)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004484)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004484)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW2_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004488)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004488)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000448c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000448c)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RZVD0_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_RZVD0_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_HASH_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW3_MSB_HASH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004490)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004490)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_HASH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_LSB_HASH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004494)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004494)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD1_SHFT                                        0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD0_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ALT_OPTION3_ROW4_MSB_RZVD0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_ADDR(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004418 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_OFFS(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004418 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_MAXn                                                                29
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_SP16_LSB_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_SPARE16_ROWn_LSB_SP16_LSB_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_ADDR(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000441c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_OFFS(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000441c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_MAXn                                                                29
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_INI(n))
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_RZVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_RZVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_FEC_VALUE_BMSK                                              0x7f000000
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_FEC_VALUE_SHFT                                                    0x18
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_SP16_MSB_BMSK                                                 0xffffff
#define HWIO_QFPROM_CORR_SPARE16_ROWn_MSB_SP16_MSB_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004508)
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004508)
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS2_INTERCEPT_BMSK                                         0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS2_INTERCEPT_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS1_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS1_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS0_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS0_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW0_LSB_TSENS_MAIN0_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000450c)
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000450c)
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS10_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS10_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS9_INTERCEPT_BMSK                                          0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS9_INTERCEPT_SHFT                                               0x18
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS8_INTERCEPT_BMSK                                           0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS8_INTERCEPT_SHFT                                               0x14
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS7_INTERCEPT_BMSK                                            0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS7_INTERCEPT_SHFT                                               0x10
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS6_INTERCEPT_BMSK                                             0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS6_INTERCEPT_SHFT                                                0xc
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS5_INTERCEPT_BMSK                                              0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS5_INTERCEPT_SHFT                                                0x8
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS4_INTERCEPT_BMSK                                               0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS4_INTERCEPT_SHFT                                                0x4
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS3_INTERCEPT_BMSK                                                0xf
#define HWIO_QFPROM_CORR_TSENS_ROW0_MSB_TSENS3_INTERCEPT_SHFT                                                0x0

#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004510)
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004510)
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS13_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS13_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS12_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS12_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS11_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS11_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW1_LSB_TSENS_MAIN1_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004514)
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004514)
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS21_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS21_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS20_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS20_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS19_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS19_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS18_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS18_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS17_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS17_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS16_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS16_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS15_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS15_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS14_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW1_MSB_TSENS14_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004518)
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004518)
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS24_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS24_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS23_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS23_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS22_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS22_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW2_LSB_TSENS_MAIN2_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000451c)
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000451c)
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS32_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS32_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS31_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS31_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS30_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS30_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS29_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS29_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS28_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS28_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS27_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS27_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS26_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS26_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS25_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW2_MSB_TSENS25_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004520)
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004520)
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS35_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS35_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS34_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS34_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS33_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS33_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW3_LSB_TSENS_MAIN3_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004524)
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004524)
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS43_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS43_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS42_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS42_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS41_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS41_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS40_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS40_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS39_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS39_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS38_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS38_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS37_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS37_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS36_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW3_MSB_TSENS36_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004528)
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004528)
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS46_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS46_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS45_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS45_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS44_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS44_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW4_LSB_TSENS_MAIN4_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000452c)
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000452c)
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS54_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS54_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS53_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS53_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS52_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS52_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS51_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS51_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS50_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS50_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS49_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS49_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS48_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS48_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS47_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW4_MSB_TSENS47_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004530)
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004530)
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS57_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS57_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS56_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS56_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS55_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS55_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW5_LSB_TSENS_MAIN5_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004534)
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004534)
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS65_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS65_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS64_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS64_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS63_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS63_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS62_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS62_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS61_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS61_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS60_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS60_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS59_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS59_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS58_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW5_MSB_TSENS58_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004538)
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004538)
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS68_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS68_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS67_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS67_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS66_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS66_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW6_LSB_TSENS_MAIN6_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000453c)
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000453c)
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS76_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS76_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS75_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS75_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS74_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS74_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS73_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS73_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS72_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS72_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS71_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS71_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS70_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS70_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS69_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW6_MSB_TSENS69_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004540)
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004540)
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS79_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS79_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS78_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS78_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS77_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS77_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW7_LSB_TSENS_MAIN7_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004544)
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004544)
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS87_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS87_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS86_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS86_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS85_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS85_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS84_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS84_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS83_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS83_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS82_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS82_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS81_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS81_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS80_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW7_MSB_TSENS80_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004548)
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004548)
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS90_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS90_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS89_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS89_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS88_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS88_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW8_LSB_TSENS_MAIN8_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000454c)
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000454c)
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS98_INTERCEPT_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS98_INTERCEPT_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS97_INTERCEPT_BMSK                                         0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS97_INTERCEPT_SHFT                                              0x18
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS96_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS96_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS95_INTERCEPT_BMSK                                           0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS95_INTERCEPT_SHFT                                              0x10
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS94_INTERCEPT_BMSK                                            0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS94_INTERCEPT_SHFT                                               0xc
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS93_INTERCEPT_BMSK                                             0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS93_INTERCEPT_SHFT                                               0x8
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS92_INTERCEPT_BMSK                                              0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS92_INTERCEPT_SHFT                                               0x4
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS91_INTERCEPT_BMSK                                               0xf
#define HWIO_QFPROM_CORR_TSENS_ROW8_MSB_TSENS91_INTERCEPT_SHFT                                               0x0

#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004550)
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004550)
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS101_INTERCEPT_BMSK                                       0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS101_INTERCEPT_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS100_INTERCEPT_BMSK                                        0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS100_INTERCEPT_SHFT                                             0x18
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS99_INTERCEPT_BMSK                                          0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS99_INTERCEPT_SHFT                                              0x14
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT1_BMSK                                      0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT1_SHFT                                          0xa
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT0_BMSK                                        0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW9_LSB_TSENS_MAIN9_REF_POINT0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004554)
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004554)
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS109_INTERCEPT_BMSK                                       0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS109_INTERCEPT_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS108_INTERCEPT_BMSK                                        0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS108_INTERCEPT_SHFT                                             0x18
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS107_INTERCEPT_BMSK                                         0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS107_INTERCEPT_SHFT                                             0x14
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS106_INTERCEPT_BMSK                                          0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS106_INTERCEPT_SHFT                                             0x10
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS105_INTERCEPT_BMSK                                           0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS105_INTERCEPT_SHFT                                              0xc
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS104_INTERCEPT_BMSK                                            0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS104_INTERCEPT_SHFT                                              0x8
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS103_INTERCEPT_BMSK                                             0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS103_INTERCEPT_SHFT                                              0x4
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS102_INTERCEPT_BMSK                                              0xf
#define HWIO_QFPROM_CORR_TSENS_ROW9_MSB_TSENS102_INTERCEPT_SHFT                                              0x0

#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004558)
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004558)
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS112_INTERCEPT_BMSK                                      0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS112_INTERCEPT_SHFT                                            0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS111_INTERCEPT_BMSK                                       0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS111_INTERCEPT_SHFT                                            0x18
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS110_INTERCEPT_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS110_INTERCEPT_SHFT                                            0x14
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT1_BMSK                                    0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT1_SHFT                                        0xa
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT0_BMSK                                      0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW10_LSB_TSENS_MAIN10_REF_POINT0_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000455c)
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000455c)
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS120_INTERCEPT_BMSK                                      0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS120_INTERCEPT_SHFT                                            0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS119_INTERCEPT_BMSK                                       0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS119_INTERCEPT_SHFT                                            0x18
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS118_INTERCEPT_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS118_INTERCEPT_SHFT                                            0x14
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS117_INTERCEPT_BMSK                                         0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS117_INTERCEPT_SHFT                                            0x10
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS116_INTERCEPT_BMSK                                          0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS116_INTERCEPT_SHFT                                             0xc
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS115_INTERCEPT_BMSK                                           0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS115_INTERCEPT_SHFT                                             0x8
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS114_INTERCEPT_BMSK                                            0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS114_INTERCEPT_SHFT                                             0x4
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS113_INTERCEPT_BMSK                                             0xf
#define HWIO_QFPROM_CORR_TSENS_ROW10_MSB_TSENS113_INTERCEPT_SHFT                                             0x0

#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004560)
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004560)
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_RZVD0_BMSK                                                   0xffffe000
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_RZVD0_SHFT                                                          0xd
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_TSENS_TEST_SECURITY_BMSK                                         0x1f00
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_TSENS_TEST_SECURITY_SHFT                                            0x8
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_TSENS_CALIBRATION_MODE_BMSK                                        0xff
#define HWIO_QFPROM_CORR_TSENS_ROW11_LSB_TSENS_CALIBRATION_MODE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004564)
#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004564)
#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW11_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004568)
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004568)
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS2_INTERCEPT_BMSK                                  0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS2_INTERCEPT_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS1_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS1_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS0_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS0_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW12_LSB_REDUN_TSENS_MAIN0_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000456c)
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000456c)
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS10_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS10_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS9_INTERCEPT_BMSK                                   0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS9_INTERCEPT_SHFT                                        0x18
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS8_INTERCEPT_BMSK                                    0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS8_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS7_INTERCEPT_BMSK                                     0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS7_INTERCEPT_SHFT                                        0x10
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS6_INTERCEPT_BMSK                                      0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS6_INTERCEPT_SHFT                                         0xc
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS5_INTERCEPT_BMSK                                       0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS5_INTERCEPT_SHFT                                         0x8
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS4_INTERCEPT_BMSK                                        0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS4_INTERCEPT_SHFT                                         0x4
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS3_INTERCEPT_BMSK                                         0xf
#define HWIO_QFPROM_CORR_TSENS_ROW12_MSB_REDUN_TSENS3_INTERCEPT_SHFT                                         0x0

#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004570)
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004570)
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS13_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS13_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS12_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS12_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS11_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS11_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW13_LSB_REDUN_TSENS_MAIN1_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004574)
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004574)
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS21_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS21_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS20_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS20_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS19_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS19_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS18_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS18_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS17_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS17_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS16_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS16_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS15_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS15_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS14_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW13_MSB_REDUN_TSENS14_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004578)
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004578)
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS24_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS24_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS23_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS23_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS22_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS22_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW14_LSB_REDUN_TSENS_MAIN2_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000457c)
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000457c)
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS32_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS32_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS31_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS31_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS30_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS30_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS29_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS29_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS28_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS28_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS27_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS27_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS26_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS26_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS25_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW14_MSB_REDUN_TSENS25_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004580)
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004580)
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS35_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS35_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS34_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS34_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS33_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS33_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW15_LSB_REDUN_TSENS_MAIN3_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004584)
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004584)
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS43_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS43_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS42_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS42_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS41_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS41_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS40_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS40_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS39_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS39_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS38_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS38_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS37_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS37_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS36_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW15_MSB_REDUN_TSENS36_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004588)
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004588)
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS46_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS46_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS45_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS45_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS44_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS44_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW16_LSB_REDUN_TSENS_MAIN4_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000458c)
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000458c)
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS54_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS54_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS53_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS53_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS52_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS52_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS51_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS51_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS50_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS50_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS49_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS49_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS48_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS48_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS47_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW16_MSB_REDUN_TSENS47_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004590)
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004590)
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW17_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW17_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS57_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS57_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS56_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS56_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS55_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS55_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW17_LSB_REDUN_TSENS_MAIN5_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004594)
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004594)
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW17_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW17_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS65_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS65_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS64_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS64_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS63_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS63_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS62_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS62_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS61_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS61_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS60_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS60_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS59_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS59_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS58_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW17_MSB_REDUN_TSENS58_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004598)
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004598)
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW18_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW18_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS68_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS68_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS67_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS67_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS66_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS66_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW18_LSB_REDUN_TSENS_MAIN6_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000459c)
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000459c)
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW18_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW18_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS76_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS76_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS75_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS75_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS74_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS74_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS73_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS73_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS72_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS72_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS71_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS71_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS70_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS70_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS69_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW18_MSB_REDUN_TSENS69_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045a0)
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045a0)
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW19_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW19_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS79_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS79_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS78_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS78_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS77_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS77_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW19_LSB_REDUN_TSENS_MAIN7_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045a4)
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045a4)
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW19_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW19_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS87_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS87_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS86_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS86_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS85_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS85_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS84_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS84_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS83_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS83_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS82_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS82_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS81_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS81_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS80_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW19_MSB_REDUN_TSENS80_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045a8)
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045a8)
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW20_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW20_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS90_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS90_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS89_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS89_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS88_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS88_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW20_LSB_REDUN_TSENS_MAIN8_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045ac)
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045ac)
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW20_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW20_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS98_INTERCEPT_BMSK                                 0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS98_INTERCEPT_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS97_INTERCEPT_BMSK                                  0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS97_INTERCEPT_SHFT                                       0x18
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS96_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS96_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS95_INTERCEPT_BMSK                                    0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS95_INTERCEPT_SHFT                                       0x10
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS94_INTERCEPT_BMSK                                     0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS94_INTERCEPT_SHFT                                        0xc
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS93_INTERCEPT_BMSK                                      0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS93_INTERCEPT_SHFT                                        0x8
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS92_INTERCEPT_BMSK                                       0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS92_INTERCEPT_SHFT                                        0x4
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS91_INTERCEPT_BMSK                                        0xf
#define HWIO_QFPROM_CORR_TSENS_ROW20_MSB_REDUN_TSENS91_INTERCEPT_SHFT                                        0x0

#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045b0)
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045b0)
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW21_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW21_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS101_INTERCEPT_BMSK                                0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS101_INTERCEPT_SHFT                                      0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS100_INTERCEPT_BMSK                                 0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS100_INTERCEPT_SHFT                                      0x18
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS99_INTERCEPT_BMSK                                   0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS99_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT1_BMSK                               0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT1_SHFT                                   0xa
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT0_BMSK                                 0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW21_LSB_REDUN_TSENS_MAIN9_REF_POINT0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045b4)
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045b4)
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW21_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW21_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS109_INTERCEPT_BMSK                                0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS109_INTERCEPT_SHFT                                      0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS108_INTERCEPT_BMSK                                 0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS108_INTERCEPT_SHFT                                      0x18
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS107_INTERCEPT_BMSK                                  0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS107_INTERCEPT_SHFT                                      0x14
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS106_INTERCEPT_BMSK                                   0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS106_INTERCEPT_SHFT                                      0x10
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS105_INTERCEPT_BMSK                                    0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS105_INTERCEPT_SHFT                                       0xc
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS104_INTERCEPT_BMSK                                     0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS104_INTERCEPT_SHFT                                       0x8
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS103_INTERCEPT_BMSK                                      0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS103_INTERCEPT_SHFT                                       0x4
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS102_INTERCEPT_BMSK                                       0xf
#define HWIO_QFPROM_CORR_TSENS_ROW21_MSB_REDUN_TSENS102_INTERCEPT_SHFT                                       0x0

#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045b8)
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045b8)
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW22_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW22_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS112_INTERCEPT_BMSK                                0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS112_INTERCEPT_SHFT                                      0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS111_INTERCEPT_BMSK                                 0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS111_INTERCEPT_SHFT                                      0x18
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS110_INTERCEPT_BMSK                                  0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS110_INTERCEPT_SHFT                                      0x14
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT1_BMSK                              0xffc00
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT1_SHFT                                  0xa
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT0_BMSK                                0x3ff
#define HWIO_QFPROM_CORR_TSENS_ROW22_LSB_REDUN_TSENS_MAIN10_REF_POINT0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045bc)
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045bc)
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW22_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW22_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS120_INTERCEPT_BMSK                                0xf0000000
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS120_INTERCEPT_SHFT                                      0x1c
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS119_INTERCEPT_BMSK                                 0xf000000
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS119_INTERCEPT_SHFT                                      0x18
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS118_INTERCEPT_BMSK                                  0xf00000
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS118_INTERCEPT_SHFT                                      0x14
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS117_INTERCEPT_BMSK                                   0xf0000
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS117_INTERCEPT_SHFT                                      0x10
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS116_INTERCEPT_BMSK                                    0xf000
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS116_INTERCEPT_SHFT                                       0xc
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS115_INTERCEPT_BMSK                                     0xf00
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS115_INTERCEPT_SHFT                                       0x8
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS114_INTERCEPT_BMSK                                      0xf0
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS114_INTERCEPT_SHFT                                       0x4
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS113_INTERCEPT_BMSK                                       0xf
#define HWIO_QFPROM_CORR_TSENS_ROW22_MSB_REDUN_TSENS113_INTERCEPT_SHFT                                       0x0

#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045c0)
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045c0)
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW23_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW23_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_RZVD0_BMSK                                                   0xffffe000
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_RZVD0_SHFT                                                          0xd
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_REDUN_TSENS_TEST_SECURITY_BMSK                                   0x1f00
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_REDUN_TSENS_TEST_SECURITY_SHFT                                      0x8
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_REDUN_TSENS_CALIBRATION_MODE_BMSK                                  0xff
#define HWIO_QFPROM_CORR_TSENS_ROW23_LSB_REDUN_TSENS_CALIBRATION_MODE_SHFT                                   0x0

#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045c4)
#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045c4)
#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW23_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW23_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW23_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045c8)
#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045c8)
#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW24_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW24_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW24_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045cc)
#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045cc)
#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW24_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW24_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW24_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045d0)
#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045d0)
#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW25_LSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW25_LSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW25_LSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045d4)
#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045d4)
#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW25_MSB_ADDR, HWIO_QFPROM_CORR_TSENS_ROW25_MSB_RMSK)
#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_TSENS_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_RZVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_TSENS_ROW25_MSB_RZVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045d8)
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045d8)
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_AGING_BMSK                                              0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_AGING_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_L2_BMSK                                  0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_L2_SHFT                                      0xf
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_SVS_BMSK                                        0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_SVS_SHFT                                           0xa
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_NOM_BMSK                                         0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_NOM_SHFT                                           0x5
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CPR_ROW0_LSB_CPR_DIG_TARGET_VOLT_TURBO_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045dc)
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045dc)
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_AGING_BMSK                                               0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_AGING_SHFT                                                     0x14
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_L2_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_L2_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_SVS_BMSK                                         0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_SVS_SHFT                                            0xa
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_NOM_BMSK                                          0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_NOM_SHFT                                            0x5
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_BMSK                                         0x1f
#define HWIO_QFPROM_CORR_CPR_ROW0_MSB_CPR_MX_TARGET_VOLT_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045e0)
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045e0)
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_AGING_BMSK                                              0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_AGING_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_L2_BMSK                                  0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_L2_SHFT                                      0xf
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_SVS_BMSK                                        0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_SVS_SHFT                                           0xa
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_NOM_BMSK                                         0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_NOM_SHFT                                           0x5
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CPR_ROW1_LSB_CPR_VDN_TARGET_VOLT_TURBO_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045e4)
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045e4)
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_AGING_BMSK                                              0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_AGING_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_L2_BMSK                                  0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_L2_SHFT                                      0xf
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_SVS_BMSK                                        0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_SVS_SHFT                                           0xa
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_NOM_BMSK                                         0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_NOM_SHFT                                           0x5
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CPR_ROW1_MSB_CPR_VDS_TARGET_VOLT_TURBO_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045e8)
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045e8)
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                         0xf0000000
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                               0x1c
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_SVS_BMSK                               0xf000000
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_SVS_SHFT                                    0x18
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_NOM_BMSK                                0xf00000
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_NOM_SHFT                                    0x14
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_BMSK                               0xf0000
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_MX_TARGET_VOLT_OFFSET_TURBO_SHFT                                  0x10
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                            0xf000
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                               0xc
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_SVS_BMSK                                  0xf00
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_SVS_SHFT                                    0x8
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_NOM_BMSK                                   0xf0
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_NOM_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_BMSK                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW2_LSB_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045ec)
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045ec)
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                        0xf0000000
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                              0x1c
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_SVS_BMSK                              0xf000000
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_SVS_SHFT                                   0x18
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_NOM_BMSK                               0xf00000
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_NOM_SHFT                                   0x14
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_BMSK                              0xf0000
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_SHFT                                 0x10
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                            0xf000
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                               0xc
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_SVS_BMSK                                  0xf00
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_SVS_SHFT                                    0x8
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_NOM_BMSK                                   0xf0
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_NOM_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_BMSK                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW2_MSB_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045f0)
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045f0)
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_QUOT_OFFSET_TURBO_BMSK                                  0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_QUOT_OFFSET_TURBO_SHFT                                        0x17
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_QUOT_VMIN_TURBO_BMSK                                      0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_QUOT_VMIN_TURBO_SHFT                                           0xb
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_TARGET_VOLT_TURBO_BMSK                                       0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_TARGET_VOLT_TURBO_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_RO_SEL_TURBO_BMSK                                              0xf
#define HWIO_QFPROM_CORR_CPR_ROW3_LSB_CPR_CBF_RO_SEL_TURBO_SHFT                                              0x0

#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045f4)
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045f4)
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_QUOT_OFFSET_NOM_BMSK                                    0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_QUOT_OFFSET_NOM_SHFT                                          0x17
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_QUOT_VMIN_NOM_BMSK                                        0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_QUOT_VMIN_NOM_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_TARGET_VOLT_NOM_BMSK                                         0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_TARGET_VOLT_NOM_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_RO_SEL_NOM_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW3_MSB_CPR_CBF_RO_SEL_NOM_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045f8)
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045f8)
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_QUOT_OFFSET_TURBO_L2_BMSK                               0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_QUOT_OFFSET_TURBO_L2_SHFT                                     0x17
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_QUOT_VMIN_SVS_BMSK                                        0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_QUOT_VMIN_SVS_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_TARGET_VOLT_SVS_BMSK                                         0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_TARGET_VOLT_SVS_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_RO_SEL_SVS_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW4_LSB_CPR_CBF_RO_SEL_SVS_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045fc)
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000045fc)
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_CPR_CBF_QUOT_VMIN_TURBO_L2_BMSK                                   0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_CPR_CBF_QUOT_VMIN_TURBO_L2_SHFT                                        0xb
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_CPR_CBF_TARGET_VOLT_TURBO_L2_BMSK                                    0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_CPR_CBF_TARGET_VOLT_TURBO_L2_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_CPR_CBF_RO_SEL_TURBO_L2_BMSK                                           0xf
#define HWIO_QFPROM_CORR_CPR_ROW4_MSB_CPR_CBF_RO_SEL_TURBO_L2_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004600)
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004600)
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_CORR_CPR_ROW5_LSB_CPR3_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004604)
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004604)
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CPR_ROW5_MSB_CPR3_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004608)
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004608)
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CPR_ROW6_LSB_CPR3_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000460c)
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000460c)
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_CPR3_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_CPR3_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_CPR3_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_CPR3_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_CPR3_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_CORR_CPR_ROW6_MSB_CPR3_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004610)
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004610)
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_CORR_CPR_ROW7_LSB_CPR4_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004614)
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004614)
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CPR_ROW7_MSB_CPR4_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004618)
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004618)
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_QUOT_OFFSET_TURBO_L2_BMSK                                  0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_QUOT_OFFSET_TURBO_L2_SHFT                                        0x17
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_QUOT_VMIN_SVS_BMSK                                           0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_QUOT_VMIN_SVS_SHFT                                                0xb
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_TARGET_VOLT_SVS_BMSK                                            0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_TARGET_VOLT_SVS_SHFT                                              0x4
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_RO_SEL_SVS_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CPR_ROW8_LSB_CPR4_RO_SEL_SVS_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000461c)
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000461c)
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_RZVD0_BMSK                                                      0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_RZVD0_SHFT                                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_CPR4_QUOT_VMIN_TURBO_L2_BMSK                                      0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_CPR4_QUOT_VMIN_TURBO_L2_SHFT                                           0xb
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_CPR4_TARGET_VOLT_TURBO_L2_BMSK                                       0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_CPR4_TARGET_VOLT_TURBO_L2_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_CPR4_RO_SEL_TURBO_L2_BMSK                                              0xf
#define HWIO_QFPROM_CORR_CPR_ROW8_MSB_CPR4_RO_SEL_TURBO_L2_SHFT                                              0x0

#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004620)
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004620)
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_QUOT_OFFSET_TURBO_BMSK                                     0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_QUOT_OFFSET_TURBO_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_QUOT_VMIN_TURBO_BMSK                                         0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_QUOT_VMIN_TURBO_SHFT                                              0xb
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_TARGET_VOLT_TURBO_BMSK                                          0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_TARGET_VOLT_TURBO_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_RO_SEL_TURBO_BMSK                                                 0xf
#define HWIO_QFPROM_CORR_CPR_ROW9_LSB_CPR5_RO_SEL_TURBO_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004624)
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004624)
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_RZVD0_BMSK                                                      0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_RZVD0_SHFT                                                            0x1e
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_QUOT_OFFSET_NOM_BMSK                                       0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_QUOT_OFFSET_NOM_SHFT                                             0x17
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_QUOT_VMIN_NOM_BMSK                                           0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_QUOT_VMIN_NOM_SHFT                                                0xb
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_TARGET_VOLT_NOM_BMSK                                            0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_TARGET_VOLT_NOM_SHFT                                              0x4
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_RO_SEL_NOM_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CPR_ROW9_MSB_CPR5_RO_SEL_NOM_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004628)
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004628)
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_QUOT_OFFSET_TURBO_L2_BMSK                                 0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_QUOT_OFFSET_TURBO_L2_SHFT                                       0x17
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_QUOT_VMIN_SVS_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_QUOT_VMIN_SVS_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_TARGET_VOLT_SVS_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_TARGET_VOLT_SVS_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_RO_SEL_SVS_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW10_LSB_CPR5_RO_SEL_SVS_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000462c)
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000462c)
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_CPR5_QUOT_VMIN_TURBO_L2_BMSK                                     0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_CPR5_QUOT_VMIN_TURBO_L2_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_CPR5_TARGET_VOLT_TURBO_L2_BMSK                                      0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_CPR5_TARGET_VOLT_TURBO_L2_SHFT                                        0x4
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_CPR5_RO_SEL_TURBO_L2_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CPR_ROW10_MSB_CPR5_RO_SEL_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004630)
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004630)
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_QUOT_OFFSET_TURBO_BMSK                                    0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_QUOT_OFFSET_TURBO_SHFT                                          0x17
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_QUOT_VMIN_TURBO_BMSK                                        0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_QUOT_VMIN_TURBO_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_TARGET_VOLT_TURBO_BMSK                                         0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_TARGET_VOLT_TURBO_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_RO_SEL_TURBO_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW11_LSB_CPR6_RO_SEL_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004634)
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004634)
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_QUOT_OFFSET_NOM_BMSK                                      0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_QUOT_OFFSET_NOM_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_QUOT_VMIN_NOM_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_QUOT_VMIN_NOM_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_TARGET_VOLT_NOM_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_TARGET_VOLT_NOM_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_RO_SEL_NOM_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW11_MSB_CPR6_RO_SEL_NOM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004638)
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004638)
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_QUOT_OFFSET_TURBO_L2_BMSK                                 0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_QUOT_OFFSET_TURBO_L2_SHFT                                       0x17
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_QUOT_VMIN_SVS_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_QUOT_VMIN_SVS_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_TARGET_VOLT_SVS_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_TARGET_VOLT_SVS_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_RO_SEL_SVS_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW12_LSB_CPR6_RO_SEL_SVS_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000463c)
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000463c)
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_CPR6_QUOT_VMIN_TURBO_L2_BMSK                                     0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_CPR6_QUOT_VMIN_TURBO_L2_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_CPR6_TARGET_VOLT_TURBO_L2_BMSK                                      0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_CPR6_TARGET_VOLT_TURBO_L2_SHFT                                        0x4
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_CPR6_RO_SEL_TURBO_L2_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CPR_ROW12_MSB_CPR6_RO_SEL_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004640)
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004640)
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_QUOT_OFFSET_TURBO_BMSK                                    0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_QUOT_OFFSET_TURBO_SHFT                                          0x17
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_QUOT_VMIN_TURBO_BMSK                                        0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_QUOT_VMIN_TURBO_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_TARGET_VOLT_TURBO_BMSK                                         0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_TARGET_VOLT_TURBO_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_RO_SEL_TURBO_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW13_LSB_CPR7_RO_SEL_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004644)
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004644)
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_QUOT_OFFSET_NOM_BMSK                                      0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_QUOT_OFFSET_NOM_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_QUOT_VMIN_NOM_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_QUOT_VMIN_NOM_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_TARGET_VOLT_NOM_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_TARGET_VOLT_NOM_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_RO_SEL_NOM_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW13_MSB_CPR7_RO_SEL_NOM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004648)
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004648)
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_QUOT_OFFSET_TURBO_L2_BMSK                                 0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_QUOT_OFFSET_TURBO_L2_SHFT                                       0x17
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_QUOT_VMIN_SVS_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_QUOT_VMIN_SVS_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_TARGET_VOLT_SVS_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_TARGET_VOLT_SVS_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_RO_SEL_SVS_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW14_LSB_CPR7_RO_SEL_SVS_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000464c)
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000464c)
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_CPR7_QUOT_VMIN_TURBO_L2_BMSK                                     0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_CPR7_QUOT_VMIN_TURBO_L2_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_CPR7_TARGET_VOLT_TURBO_L2_BMSK                                      0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_CPR7_TARGET_VOLT_TURBO_L2_SHFT                                        0x4
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_CPR7_RO_SEL_TURBO_L2_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CPR_ROW14_MSB_CPR7_RO_SEL_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004650)
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004650)
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_QUOT_OFFSET_TURBO_BMSK                                    0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_QUOT_OFFSET_TURBO_SHFT                                          0x17
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_QUOT_VMIN_TURBO_BMSK                                        0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_QUOT_VMIN_TURBO_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_TARGET_VOLT_TURBO_BMSK                                         0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_TARGET_VOLT_TURBO_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_RO_SEL_TURBO_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW15_LSB_CPR8_RO_SEL_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004654)
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004654)
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_QUOT_OFFSET_NOM_BMSK                                      0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_QUOT_OFFSET_NOM_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_QUOT_VMIN_NOM_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_QUOT_VMIN_NOM_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_TARGET_VOLT_NOM_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_TARGET_VOLT_NOM_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_RO_SEL_NOM_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW15_MSB_CPR8_RO_SEL_NOM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004658)
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004658)
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_QUOT_OFFSET_TURBO_L2_BMSK                                 0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_QUOT_OFFSET_TURBO_L2_SHFT                                       0x17
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_QUOT_VMIN_SVS_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_QUOT_VMIN_SVS_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_TARGET_VOLT_SVS_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_TARGET_VOLT_SVS_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_RO_SEL_SVS_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW16_LSB_CPR8_RO_SEL_SVS_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000465c)
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000465c)
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_CPR8_QUOT_VMIN_TURBO_L2_BMSK                                     0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_CPR8_QUOT_VMIN_TURBO_L2_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_CPR8_TARGET_VOLT_TURBO_L2_BMSK                                      0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_CPR8_TARGET_VOLT_TURBO_L2_SHFT                                        0x4
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_CPR8_RO_SEL_TURBO_L2_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CPR_ROW16_MSB_CPR8_RO_SEL_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004660)
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004660)
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW17_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW17_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_QUOT_OFFSET_TURBO_BMSK                                    0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_QUOT_OFFSET_TURBO_SHFT                                          0x17
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_QUOT_VMIN_TURBO_BMSK                                        0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_QUOT_VMIN_TURBO_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_TARGET_VOLT_TURBO_BMSK                                         0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_TARGET_VOLT_TURBO_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_RO_SEL_TURBO_BMSK                                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW17_LSB_CPR9_RO_SEL_TURBO_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004664)
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004664)
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW17_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW17_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_QUOT_OFFSET_NOM_BMSK                                      0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_QUOT_OFFSET_NOM_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_QUOT_VMIN_NOM_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_QUOT_VMIN_NOM_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_TARGET_VOLT_NOM_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_TARGET_VOLT_NOM_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_RO_SEL_NOM_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW17_MSB_CPR9_RO_SEL_NOM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004668)
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004668)
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW18_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW18_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_QUOT_OFFSET_TURBO_L2_BMSK                                 0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_QUOT_OFFSET_TURBO_L2_SHFT                                       0x17
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_QUOT_VMIN_SVS_BMSK                                          0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_QUOT_VMIN_SVS_SHFT                                               0xb
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_TARGET_VOLT_SVS_BMSK                                           0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_TARGET_VOLT_SVS_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_RO_SEL_SVS_BMSK                                                  0xf
#define HWIO_QFPROM_CORR_CPR_ROW18_LSB_CPR9_RO_SEL_SVS_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000466c)
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000466c)
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW18_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW18_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_CPR9_QUOT_VMIN_TURBO_L2_BMSK                                     0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_CPR9_QUOT_VMIN_TURBO_L2_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_CPR9_TARGET_VOLT_TURBO_L2_BMSK                                      0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_CPR9_TARGET_VOLT_TURBO_L2_SHFT                                        0x4
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_CPR9_RO_SEL_TURBO_L2_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CPR_ROW18_MSB_CPR9_RO_SEL_TURBO_L2_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004670)
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004670)
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW19_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW19_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_QUOT_OFFSET_TURBO_BMSK                                   0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_QUOT_OFFSET_TURBO_SHFT                                         0x17
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_QUOT_VMIN_TURBO_BMSK                                       0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_QUOT_VMIN_TURBO_SHFT                                            0xb
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_TARGET_VOLT_TURBO_BMSK                                        0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_TARGET_VOLT_TURBO_SHFT                                          0x4
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_RO_SEL_TURBO_BMSK                                               0xf
#define HWIO_QFPROM_CORR_CPR_ROW19_LSB_CPR10_RO_SEL_TURBO_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004674)
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004674)
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW19_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW19_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_QUOT_OFFSET_NOM_BMSK                                     0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_QUOT_OFFSET_NOM_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_QUOT_VMIN_NOM_BMSK                                         0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_QUOT_VMIN_NOM_SHFT                                              0xb
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_TARGET_VOLT_NOM_BMSK                                          0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_TARGET_VOLT_NOM_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_RO_SEL_NOM_BMSK                                                 0xf
#define HWIO_QFPROM_CORR_CPR_ROW19_MSB_CPR10_RO_SEL_NOM_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004678)
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004678)
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW20_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW20_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_QUOT_OFFSET_TURBO_L2_BMSK                                0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_QUOT_OFFSET_TURBO_L2_SHFT                                      0x17
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_QUOT_VMIN_SVS_BMSK                                         0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_QUOT_VMIN_SVS_SHFT                                              0xb
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_TARGET_VOLT_SVS_BMSK                                          0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_TARGET_VOLT_SVS_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_RO_SEL_SVS_BMSK                                                 0xf
#define HWIO_QFPROM_CORR_CPR_ROW20_LSB_CPR10_RO_SEL_SVS_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000467c)
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000467c)
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW20_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW20_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_CPR10_QUOT_VMIN_TURBO_L2_BMSK                                    0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_CPR10_QUOT_VMIN_TURBO_L2_SHFT                                         0xb
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_CPR10_TARGET_VOLT_TURBO_L2_BMSK                                     0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_CPR10_TARGET_VOLT_TURBO_L2_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_CPR10_RO_SEL_TURBO_L2_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW20_MSB_CPR10_RO_SEL_TURBO_L2_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004680)
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004680)
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW21_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW21_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_RZVD0_BMSK                                                     0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_RZVD0_SHFT                                                           0x14
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_BMSK                          0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_SHFT                              0xf
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_BMSK                                0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_SHFT                                   0xa
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_BMSK                                 0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_SHFT                                   0x5
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_BMSK                                0x1f
#define HWIO_QFPROM_CORR_CPR_ROW21_LSB_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_SHFT                                 0x0

#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004684)
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004684)
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW21_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW21_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CBF_LOCAL_GLOBAL_SELECT_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CBF_LOCAL_GLOBAL_SELECT_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_LOCAL_RC_BMSK                                              0x7c000000
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_LOCAL_RC_SHFT                                                    0x1a
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_RZVD0_BMSK                                                      0x3e00000
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_RZVD0_SHFT                                                           0x15
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_RC_BMSK                                               0x1f0000
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_RC_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                    0xf000
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                       0xc
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_BMSK                          0xf00
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_SHFT                            0x8
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_BMSK                           0xf0
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_SHFT                            0x4
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_BMSK                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW21_MSB_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_SHFT                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004688)
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004688)
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW22_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW22_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_AGING_BMSK                                       0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_AGING_SHFT                                             0x14
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_L2_BMSK                           0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_L2_SHFT                               0xf
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_SVS_BMSK                                 0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_SVS_SHFT                                    0xa
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_NOM_BMSK                                  0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_NOM_SHFT                                    0x5
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_BMSK                                 0x1f
#define HWIO_QFPROM_CORR_CPR_ROW22_LSB_REDUN_CPR_DIG_TARGET_VOLT_TURBO_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000468c)
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000468c)
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW22_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW22_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_AGING_BMSK                                        0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_AGING_SHFT                                              0x14
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_L2_BMSK                            0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_L2_SHFT                                0xf
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_SVS_BMSK                                  0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_SVS_SHFT                                     0xa
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_NOM_BMSK                                   0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_NOM_SHFT                                     0x5
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_BMSK                                  0x1f
#define HWIO_QFPROM_CORR_CPR_ROW22_MSB_REDUN_CPR_MX_TARGET_VOLT_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004690)
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004690)
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW23_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW23_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_AGING_BMSK                                       0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_AGING_SHFT                                             0x14
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_L2_BMSK                           0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_L2_SHFT                               0xf
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_SVS_BMSK                                 0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_SVS_SHFT                                    0xa
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_NOM_BMSK                                  0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_NOM_SHFT                                    0x5
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_BMSK                                 0x1f
#define HWIO_QFPROM_CORR_CPR_ROW23_LSB_REDUN_CPR_VDN_TARGET_VOLT_TURBO_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004694)
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004694)
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW23_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW23_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_AGING_BMSK                                       0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_AGING_SHFT                                             0x14
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_L2_BMSK                           0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_L2_SHFT                               0xf
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_SVS_BMSK                                 0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_SVS_SHFT                                    0xa
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_NOM_BMSK                                  0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_NOM_SHFT                                    0x5
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_BMSK                                 0x1f
#define HWIO_QFPROM_CORR_CPR_ROW23_MSB_REDUN_CPR_VDS_TARGET_VOLT_TURBO_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004698)
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004698)
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW24_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW24_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                  0xf0000000
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                        0x1c
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_SVS_BMSK                        0xf000000
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_SVS_SHFT                             0x18
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_NOM_BMSK                         0xf00000
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_NOM_SHFT                             0x14
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_BMSK                        0xf0000
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_MX_TARGET_VOLT_OFFSET_TURBO_SHFT                           0x10
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                     0xf000
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                        0xc
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_SVS_BMSK                           0xf00
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_SVS_SHFT                             0x8
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_NOM_BMSK                            0xf0
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_NOM_SHFT                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_BMSK                           0xf
#define HWIO_QFPROM_CORR_CPR_ROW24_LSB_REDUN_CPR_DIG_TARGET_VOLT_OFFSET_TURBO_SHFT                           0x0

#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000469c)
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000469c)
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW24_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW24_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                 0xf0000000
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                       0x1c
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_SVS_BMSK                       0xf000000
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_SVS_SHFT                            0x18
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_NOM_BMSK                        0xf00000
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_NOM_SHFT                            0x14
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_BMSK                       0xf0000
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDS_TARGET_VOLT_OFFSET_TURBO_SHFT                          0x10
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_BMSK                     0xf000
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                        0xc
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_SVS_BMSK                           0xf00
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_SVS_SHFT                             0x8
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_NOM_BMSK                            0xf0
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_NOM_SHFT                             0x4
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_BMSK                           0xf
#define HWIO_QFPROM_CORR_CPR_ROW24_MSB_REDUN_CPR_VDN_TARGET_VOLT_OFFSET_TURBO_SHFT                           0x0

#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046a0)
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046a0)
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW25_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW25_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_RZVD0_BMSK                                                     0xc0000000
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_RZVD0_SHFT                                                           0x1e
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_BMSK                           0x3f800000
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_SHFT                                 0x17
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_RO_SEL_TURBO_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW25_LSB_REDUN_CPR_CBF_RO_SEL_TURBO_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046a4)
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046a4)
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW25_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW25_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_OFFSET_NOM_BMSK                             0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_OFFSET_NOM_SHFT                                   0x16
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_VMIN_NOM_BMSK                                 0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_QUOT_VMIN_NOM_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_TARGET_VOLT_NOM_BMSK                                  0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_TARGET_VOLT_NOM_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_RO_SEL_NOM_BMSK                                         0xf
#define HWIO_QFPROM_CORR_CPR_ROW25_MSB_REDUN_CPR_CBF_RO_SEL_NOM_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046a8)
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046a8)
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW26_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW26_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW26_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_L2_BMSK                        0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_OFFSET_TURBO_L2_SHFT                              0x16
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_VMIN_SVS_BMSK                                 0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_QUOT_VMIN_SVS_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_TARGET_VOLT_SVS_BMSK                                  0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_TARGET_VOLT_SVS_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_RO_SEL_SVS_BMSK                                         0xf
#define HWIO_QFPROM_CORR_CPR_ROW26_LSB_REDUN_CPR_CBF_RO_SEL_SVS_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046ac)
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046ac)
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW26_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW26_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW26_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_L2_BMSK                            0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_REDUN_CPR_CBF_QUOT_VMIN_TURBO_L2_SHFT                                 0xb
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_L2_BMSK                             0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_REDUN_CPR_CBF_TARGET_VOLT_TURBO_L2_SHFT                               0x4
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_REDUN_CPR_CBF_RO_SEL_TURBO_L2_BMSK                                    0xf
#define HWIO_QFPROM_CORR_CPR_ROW26_MSB_REDUN_CPR_CBF_RO_SEL_TURBO_L2_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046b0)
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046b0)
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW27_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW27_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW27_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW27_LSB_REDUN_CPR3_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046b4)
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046b4)
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW27_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW27_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW27_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW27_MSB_REDUN_CPR3_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046b8)
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046b8)
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW28_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW28_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW28_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW28_LSB_REDUN_CPR3_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046bc)
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046bc)
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW28_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW28_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW28_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_REDUN_CPR3_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_REDUN_CPR3_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_REDUN_CPR3_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_REDUN_CPR3_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_REDUN_CPR3_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW28_MSB_REDUN_CPR3_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046c0)
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046c0)
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW29_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW29_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW29_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW29_LSB_REDUN_CPR4_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046c4)
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046c4)
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW29_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW29_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW29_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW29_MSB_REDUN_CPR4_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046c8)
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046c8)
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW30_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW30_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW30_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW30_LSB_REDUN_CPR4_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046cc)
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046cc)
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW30_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW30_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW30_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_REDUN_CPR4_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_REDUN_CPR4_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_REDUN_CPR4_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_REDUN_CPR4_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_REDUN_CPR4_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW30_MSB_REDUN_CPR4_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046d0)
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046d0)
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW31_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW31_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW31_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW31_LSB_REDUN_CPR5_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046d4)
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046d4)
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW31_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW31_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW31_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW31_MSB_REDUN_CPR5_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046d8)
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046d8)
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW32_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW32_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW32_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW32_LSB_REDUN_CPR5_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046dc)
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046dc)
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW32_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW32_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW32_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_REDUN_CPR5_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_REDUN_CPR5_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_REDUN_CPR5_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_REDUN_CPR5_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_REDUN_CPR5_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW32_MSB_REDUN_CPR5_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046e0)
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046e0)
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW33_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW33_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW33_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW33_LSB_REDUN_CPR6_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046e4)
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046e4)
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW33_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW33_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW33_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW33_MSB_REDUN_CPR6_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046e8)
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046e8)
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW34_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW34_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW34_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW34_LSB_REDUN_CPR6_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046ec)
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046ec)
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW34_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW34_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW34_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_REDUN_CPR6_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_REDUN_CPR6_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_REDUN_CPR6_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_REDUN_CPR6_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_REDUN_CPR6_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW34_MSB_REDUN_CPR6_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046f0)
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046f0)
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW35_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW35_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW35_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW35_LSB_REDUN_CPR7_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046f4)
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046f4)
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW35_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW35_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW35_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW35_MSB_REDUN_CPR7_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046f8)
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046f8)
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW36_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW36_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW36_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW36_LSB_REDUN_CPR7_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000046fc)
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000046fc)
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW36_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW36_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW36_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_REDUN_CPR7_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_REDUN_CPR7_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_REDUN_CPR7_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_REDUN_CPR7_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_REDUN_CPR7_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW36_MSB_REDUN_CPR7_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004700)
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004700)
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW37_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW37_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW37_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW37_LSB_REDUN_CPR8_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004704)
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004704)
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW37_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW37_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW37_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW37_MSB_REDUN_CPR8_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004708)
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004708)
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW38_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW38_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW38_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW38_LSB_REDUN_CPR8_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000470c)
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000470c)
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW38_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW38_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW38_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_REDUN_CPR8_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_REDUN_CPR8_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_REDUN_CPR8_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_REDUN_CPR8_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_REDUN_CPR8_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW38_MSB_REDUN_CPR8_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004710)
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004710)
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW39_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW39_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW39_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_BMSK                              0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_SHFT                                    0x16
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_QUOT_VMIN_TURBO_BMSK                                  0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_QUOT_VMIN_TURBO_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_TARGET_VOLT_TURBO_BMSK                                   0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_TARGET_VOLT_TURBO_SHFT                                     0x4
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_RO_SEL_TURBO_BMSK                                          0xf
#define HWIO_QFPROM_CORR_CPR_ROW39_LSB_REDUN_CPR9_RO_SEL_TURBO_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004714)
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004714)
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW39_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW39_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW39_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_QUOT_OFFSET_NOM_BMSK                                0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_QUOT_OFFSET_NOM_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_QUOT_VMIN_NOM_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_QUOT_VMIN_NOM_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_TARGET_VOLT_NOM_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_TARGET_VOLT_NOM_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_RO_SEL_NOM_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW39_MSB_REDUN_CPR9_RO_SEL_NOM_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004718)
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004718)
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW40_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW40_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW40_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_L2_BMSK                           0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_QUOT_OFFSET_TURBO_L2_SHFT                                 0x16
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_QUOT_VMIN_SVS_BMSK                                    0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_QUOT_VMIN_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_TARGET_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_TARGET_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_RO_SEL_SVS_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CPR_ROW40_LSB_REDUN_CPR9_RO_SEL_SVS_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000471c)
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000471c)
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW40_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW40_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW40_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_RZVD0_BMSK                                                     0xff800000
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_RZVD0_SHFT                                                           0x17
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_REDUN_CPR9_QUOT_VMIN_TURBO_L2_BMSK                               0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_REDUN_CPR9_QUOT_VMIN_TURBO_L2_SHFT                                    0xb
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_REDUN_CPR9_TARGET_VOLT_TURBO_L2_BMSK                                0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_REDUN_CPR9_TARGET_VOLT_TURBO_L2_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_REDUN_CPR9_RO_SEL_TURBO_L2_BMSK                                       0xf
#define HWIO_QFPROM_CORR_CPR_ROW40_MSB_REDUN_CPR9_RO_SEL_TURBO_L2_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004720)
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004720)
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW41_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW41_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW41_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_BMSK                             0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_SHFT                                   0x16
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_QUOT_VMIN_TURBO_BMSK                                 0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_QUOT_VMIN_TURBO_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_TARGET_VOLT_TURBO_BMSK                                  0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_TARGET_VOLT_TURBO_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_RO_SEL_TURBO_BMSK                                         0xf
#define HWIO_QFPROM_CORR_CPR_ROW41_LSB_REDUN_CPR10_RO_SEL_TURBO_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004724)
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004724)
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW41_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW41_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW41_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_QUOT_OFFSET_NOM_BMSK                               0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_QUOT_OFFSET_NOM_SHFT                                     0x16
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_QUOT_VMIN_NOM_BMSK                                   0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_QUOT_VMIN_NOM_SHFT                                        0xa
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_TARGET_VOLT_NOM_BMSK                                    0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_TARGET_VOLT_NOM_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_RO_SEL_NOM_BMSK                                           0xf
#define HWIO_QFPROM_CORR_CPR_ROW41_MSB_REDUN_CPR10_RO_SEL_NOM_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004728)
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004728)
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_RMSK                                                           0x3fffffff
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW42_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW42_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW42_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_RZVD0_BMSK                                                     0x20000000
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_L2_BMSK                          0x1fc00000
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_QUOT_OFFSET_TURBO_L2_SHFT                                0x16
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_QUOT_VMIN_SVS_BMSK                                   0x3ffc00
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_QUOT_VMIN_SVS_SHFT                                        0xa
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_TARGET_VOLT_SVS_BMSK                                    0x3f0
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_TARGET_VOLT_SVS_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_RO_SEL_SVS_BMSK                                           0xf
#define HWIO_QFPROM_CORR_CPR_ROW42_LSB_REDUN_CPR10_RO_SEL_SVS_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000472c)
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000472c)
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_RMSK                                                           0xe07fffff
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW42_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW42_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW42_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_RZVD0_BMSK                                                     0xe0000000
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_RZVD0_SHFT                                                           0x1d
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_REDUN_CPR10_QUOT_VMIN_TURBO_L2_BMSK                              0x7ff800
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_REDUN_CPR10_QUOT_VMIN_TURBO_L2_SHFT                                   0xb
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_REDUN_CPR10_TARGET_VOLT_TURBO_L2_BMSK                               0x7f0
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_REDUN_CPR10_TARGET_VOLT_TURBO_L2_SHFT                                 0x4
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_REDUN_CPR10_RO_SEL_TURBO_L2_BMSK                                      0xf
#define HWIO_QFPROM_CORR_CPR_ROW42_MSB_REDUN_CPR10_RO_SEL_TURBO_L2_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004730)
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004730)
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW43_LSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW43_LSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW43_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_RZVD0_BMSK                                                     0xfff00000
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_RZVD0_SHFT                                                           0x14
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_BMSK                    0xf8000
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_L2_SHFT                        0xf
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_BMSK                          0x7c00
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_SVS_SHFT                             0xa
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_BMSK                           0x3e0
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_NOM_SHFT                             0x5
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_BMSK                          0x1f
#define HWIO_QFPROM_CORR_CPR_ROW43_LSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_TURBO_SHFT                           0x0

#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004734)
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004734)
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW43_MSB_ADDR, HWIO_QFPROM_CORR_CPR_ROW43_MSB_RMSK)
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CPR_ROW43_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CBF_LOCAL_GLOBAL_SELECT_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CBF_LOCAL_GLOBAL_SELECT_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_LOCAL_RC_BMSK                                        0x7c000000
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_LOCAL_RC_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_RZVD0_BMSK                                                      0x3e00000
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_RZVD0_SHFT                                                           0x15
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_RC_BMSK                                         0x1f0000
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_RC_SHFT                                             0x10
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_BMSK              0xf000
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_L2_SHFT                 0xc
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_BMSK                    0xf00
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_SVS_SHFT                      0x8
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_BMSK                     0xf0
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_NOM_SHFT                      0x4
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_BMSK                    0xf
#define HWIO_QFPROM_CORR_CPR_ROW43_MSB_REDUN_CPR_GLOBAL_CBF_TARGET_VOLT_OFFSET_TURBO_SHFT                    0x0

#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004738 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004738 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_MAXn                                                             764
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_REDUN_DATA_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_LSB_REDUN_DATA_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000473c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000473c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_RMSK                                                        0xffffff
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_MAXn                                                             764
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_REDUN_DATA_BMSK                                             0xffffff
#define HWIO_QFPROM_CORR_MEM_REDUN_ROWn_MSB_REDUN_DATA_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00005f20 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00005f20 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                              63
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA0_BMSK                                          0xffff0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA0_SHFT                                                0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_ADDR_BMSK                                               0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_ADDR_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00005f24 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00005f24 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                              63
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RZVD1_BMSK                                                0x80000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RZVD1_SHFT                                                      0x1f
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                            0x7f000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                                  0x18
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RZVD0_BMSK                                                  0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RZVD0_SHFT                                                      0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                0x10000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_DATA1_BMSK                                              0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_DATA1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006120 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006120 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                  3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006124 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006124 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                  3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                      0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006140)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006144)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006144)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006148 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006148 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                                  3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000614c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000614c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                                  3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RZVD0_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                      0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006168)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000616c)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD1_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RZVD0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006170 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006170 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_MAXn                                                             3
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_BMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_LSB_HASH_DATA0_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006174 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006174 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_MAXn                                                             3
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_BMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROWn_MSB_HASH_DATA1_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006190)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_BMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_LSB_HASH_DATA0_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006194)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RZVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RZVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RZVD0_BMSK                                                0xffffff
#define HWIO_QFPROM_CORR_OEM_PK_HASH_ROW4_MSB_RZVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006198 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                            3
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                               0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                           0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                               0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                             0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                                0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                               0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000619c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                            3
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                           0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                               0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                             0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                                0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                               0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                                0x0

#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_MAXn                                                             3
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                          0xff000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                                0x18
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                            0xff0000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                                0x10
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                              0xff00
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                                0xff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061bc + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_MAXn                                                             3
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                            0xff0000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                                0x10
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                              0xff00
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                                0xff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061d8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061d8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_MAXn                                                            54
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_SP26_LSB_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_LSB_SP26_LSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061dc + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061dc + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_MAXn                                                            54
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_SP26_MSB_BMSK                                             0xffffff
#define HWIO_QFPROM_CORR_SPARE_REG26_ROWn_MSB_SP26_MSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006390)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006390)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC03_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC03_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC02_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC02_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC01_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC01_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC00_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_LSB_TDP_APC00_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006394)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006394)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_TDP_APC06_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_TDP_APC06_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_TDP_APC05_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_TDP_APC05_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_TDP_APC04_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW0_MSB_TDP_APC04_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006398)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006398)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC10_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC10_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC09_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC09_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC08_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC08_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC07_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_LSB_TDP_APC07_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000639c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000639c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_TDP_APC13_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_TDP_APC13_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_TDP_APC12_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_TDP_APC12_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_TDP_APC11_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW1_MSB_TDP_APC11_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063a0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063a0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC17_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC17_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC16_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC16_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC15_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC15_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC14_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_LSB_TDP_APC14_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063a4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063a4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_TDP_APC20_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_TDP_APC20_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_TDP_APC19_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_TDP_APC19_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_TDP_APC18_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW2_MSB_TDP_APC18_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063a8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063a8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC24_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC24_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC23_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC23_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC22_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC22_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC21_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_LSB_TDP_APC21_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063ac)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063ac)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_TDP_APC27_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_TDP_APC27_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_TDP_APC26_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_TDP_APC26_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_TDP_APC25_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW3_MSB_TDP_APC25_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063b0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063b0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC31_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC31_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC30_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC30_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC29_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC29_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC28_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_LSB_TDP_APC28_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063b4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063b4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_TDP_APC34_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_TDP_APC34_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_TDP_APC33_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_TDP_APC33_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_TDP_APC32_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW4_MSB_TDP_APC32_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063b8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063b8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC38_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC38_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC37_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC37_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC36_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC36_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC35_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_LSB_TDP_APC35_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063bc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063bc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_TDP_APC41_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_TDP_APC41_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_TDP_APC40_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_TDP_APC40_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_TDP_APC39_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW5_MSB_TDP_APC39_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063c0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063c0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC45_VMIN_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC45_VMIN_SHFT                                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC44_VMIN_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC44_VMIN_SHFT                                           0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC43_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC43_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC42_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_LSB_TDP_APC42_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063c4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063c4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_SPARE0_BMSK                                               0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_SPARE0_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_TDP_APC47_VMIN_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_TDP_APC47_VMIN_SHFT                                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_TDP_APC46_VMIN_BMSK                                           0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW6_MSB_TDP_APC46_VMIN_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063c8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063c8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC03_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC03_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC02_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC02_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC01_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC01_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC00_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_LSB_TDP_APC00_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063cc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063cc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_TDP_APC05_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_TDP_APC05_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_TDP_APC04_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_TDP_APC04_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_TDP_APC03_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW7_MSB_TDP_APC03_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063d0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063d0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC09_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC09_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC08_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC08_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC07_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC07_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC06_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_LSB_TDP_APC06_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063d4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063d4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_TDP_APC11_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_TDP_APC11_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_TDP_APC10_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_TDP_APC10_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_TDP_APC09_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW8_MSB_TDP_APC09_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063d8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063d8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC15_IDDQ_LSB_BMSK                                 0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC15_IDDQ_LSB_SHFT                                       0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC14_IDDQ_BMSK                                      0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC14_IDDQ_SHFT                                           0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC13_IDDQ_BMSK                                        0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC13_IDDQ_SHFT                                            0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC12_IDDQ_BMSK                                          0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_LSB_TDP_APC12_IDDQ_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063dc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063dc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_SPARE0_BMSK                                               0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_SPARE0_SHFT                                                   0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_TDP_APC17_IDDQ_BMSK                                       0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_TDP_APC17_IDDQ_SHFT                                            0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_TDP_APC16_IDDQ_BMSK                                         0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_TDP_APC16_IDDQ_SHFT                                            0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_TDP_APC15_IDDQ_MSB_BMSK                                        0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW9_MSB_TDP_APC15_IDDQ_MSB_SHFT                                        0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063e0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063e0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC21_IDDQ_LSB_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC21_IDDQ_LSB_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC20_IDDQ_BMSK                                     0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC20_IDDQ_SHFT                                          0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC19_IDDQ_BMSK                                       0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC19_IDDQ_SHFT                                           0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC18_IDDQ_BMSK                                         0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_LSB_TDP_APC18_IDDQ_SHFT                                           0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063e4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063e4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_SPARE0_BMSK                                              0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_SPARE0_SHFT                                                  0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_TDP_APC23_IDDQ_BMSK                                      0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_TDP_APC23_IDDQ_SHFT                                           0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_TDP_APC22_IDDQ_BMSK                                        0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_TDP_APC22_IDDQ_SHFT                                           0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_TDP_APC21_IDDQ_MSB_BMSK                                       0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW10_MSB_TDP_APC21_IDDQ_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063e8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063e8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC27_IDDQ_LSB_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC27_IDDQ_LSB_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC26_IDDQ_BMSK                                     0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC26_IDDQ_SHFT                                          0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC25_IDDQ_BMSK                                       0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC25_IDDQ_SHFT                                           0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC24_IDDQ_BMSK                                         0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_LSB_TDP_APC24_IDDQ_SHFT                                           0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063ec)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063ec)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_SPARE0_BMSK                                              0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_SPARE0_SHFT                                                  0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_TDP_APC29_IDDQ_BMSK                                      0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_TDP_APC29_IDDQ_SHFT                                           0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_TDP_APC28_IDDQ_BMSK                                        0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_TDP_APC28_IDDQ_SHFT                                           0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_TDP_APC27_IDDQ_MSB_BMSK                                       0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW11_MSB_TDP_APC27_IDDQ_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063f0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063f0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC33_IDDQ_LSB_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC33_IDDQ_LSB_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC32_IDDQ_BMSK                                     0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC32_IDDQ_SHFT                                          0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC31_IDDQ_BMSK                                       0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC31_IDDQ_SHFT                                           0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC30_IDDQ_BMSK                                         0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_LSB_TDP_APC30_IDDQ_SHFT                                           0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063f4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063f4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_SPARE0_BMSK                                              0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_SPARE0_SHFT                                                  0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_TDP_APC35_IDDQ_BMSK                                      0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_TDP_APC35_IDDQ_SHFT                                           0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_TDP_APC34_IDDQ_BMSK                                        0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_TDP_APC34_IDDQ_SHFT                                           0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_TDP_APC33_IDDQ_MSB_BMSK                                       0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW12_MSB_TDP_APC33_IDDQ_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063f8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063f8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC39_IDDQ_LSB_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC39_IDDQ_LSB_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC38_IDDQ_BMSK                                     0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC38_IDDQ_SHFT                                          0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC37_IDDQ_BMSK                                       0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC37_IDDQ_SHFT                                           0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC36_IDDQ_BMSK                                         0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_LSB_TDP_APC36_IDDQ_SHFT                                           0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000063fc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000063fc)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_SPARE0_BMSK                                              0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_SPARE0_SHFT                                                  0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_TDP_APC41_IDDQ_BMSK                                      0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_TDP_APC41_IDDQ_SHFT                                           0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_TDP_APC40_IDDQ_BMSK                                        0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_TDP_APC40_IDDQ_SHFT                                           0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_TDP_APC39_IDDQ_MSB_BMSK                                       0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW13_MSB_TDP_APC39_IDDQ_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006400)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006400)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC45_IDDQ_LSB_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC45_IDDQ_LSB_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC44_IDDQ_BMSK                                     0x7fc0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC44_IDDQ_SHFT                                          0x12
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC43_IDDQ_BMSK                                       0x3fe00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC43_IDDQ_SHFT                                           0x9
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC42_IDDQ_BMSK                                         0x1ff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_LSB_TDP_APC42_IDDQ_SHFT                                           0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006404)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006404)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_SPARE0_BMSK                                              0xc00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_SPARE0_SHFT                                                  0x16
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_TDP_APC47_IDDQ_BMSK                                      0x3fe000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_TDP_APC47_IDDQ_SHFT                                           0xd
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_TDP_APC46_IDDQ_BMSK                                        0x1ff0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_TDP_APC46_IDDQ_SHFT                                           0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_TDP_APC45_IDDQ_MSB_BMSK                                       0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW14_MSB_TDP_APC45_IDDQ_MSB_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006408)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006408)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_SPARE0_BMSK                                            0xffff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_SPARE0_SHFT                                                  0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_IDDQ_MULT_BMSK                                             0xffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_LSB_IDDQ_MULT_SHFT                                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000640c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000640c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_SPARE0_BMSK                                              0xffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW15_MSB_SPARE0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006410)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006410)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CBF_FBASE_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CBF_FBASE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CPU_FBASE_BMSK                                           0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CPU_FBASE_SHFT                                               0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CBF_FMAX_BMSK                                              0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CBF_FMAX_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CPU_FMAX_BMSK                                                0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_LSB_CPU_FMAX_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006414)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006414)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_CPU_FREQ_TURBO_BMSK                                      0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_CPU_FREQ_TURBO_SHFT                                          0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_CPU_FREQ_NOM_BMSK                                          0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_CPU_FREQ_NOM_SHFT                                             0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_CPU_FREQ_SVS_BMSK                                            0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW16_MSB_CPU_FREQ_SVS_SHFT                                             0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006418)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006418)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CBF_FREQ_TURBO_BMSK                                    0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CBF_FREQ_TURBO_SHFT                                          0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CBF_FREQ_NOM_BMSK                                        0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CBF_FREQ_NOM_SHFT                                            0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CBF_FREQ_SVS_BMSK                                          0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CBF_FREQ_SVS_SHFT                                             0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CPU_FREQ_TURBO_L2_BMSK                                       0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_LSB_CPU_FREQ_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000641c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000641c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_NOM_BMSK                                   0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_NOM_SHFT                                       0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_SVS_BMSK                                     0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_CPU_BASE_VOLT_SVS_SHFT                                        0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_CBF_FREQ_TURBO_L2_BMSK                                       0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW17_MSB_CBF_FREQ_TURBO_L2_SHFT                                        0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006420)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006420)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_NOM_BMSK                                 0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_NOM_SHFT                                       0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_SVS_BMSK                                   0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CBF_BASE_VOLT_SVS_SHFT                                       0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_L2_BMSK                                0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_L2_SHFT                                   0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_LSB_CPU_BASE_VOLT_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006424)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006424)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_CPR_MX_BASE_VOLT_NOM_BMSK                                0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_CPR_MX_BASE_VOLT_NOM_SHFT                                    0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_L2_BMSK                                0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_L2_SHFT                                   0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_BMSK                                     0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW18_MSB_CBF_BASE_VOLT_TURBO_SHFT                                      0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006428)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006428)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_TURBO_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_TURBO_SHFT                                 0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_NOM_BMSK                               0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_DIG_BASE_VOLT_NOM_SHFT                                   0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_L2_BMSK                             0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_L2_SHFT                                0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_BMSK                                  0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_LSB_CPR_MX_BASE_VOLT_TURBO_SHFT                                   0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000642c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000642c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_SVS_BMSK                               0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_SVS_SHFT                                   0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_TURBO_BMSK                               0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_TURBO_SHFT                                  0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_NOM_BMSK                                   0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW19_MSB_CPR_VDS_BASE_VOLT_NOM_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006430)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006430)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_TDP_BMSK                                               0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_TDP_SHFT                                                     0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_SVS_BMSK                               0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_SVS_SHFT                                   0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_TURBO_BMSK                               0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_TURBO_SHFT                                  0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_NOM_BMSK                                   0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_LSB_CPR_VDN_BASE_VOLT_NOM_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006434)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006434)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_SPARE0_BMSK                                              0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_SPARE0_SHFT                                                  0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_PRODUCT_CODE_BMSK                                          0xffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW20_MSB_PRODUCT_CODE_SHFT                                             0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006438)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006438)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CBF_FBASE_BMSK                                   0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CBF_FBASE_SHFT                                         0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CPU_FBASE_BMSK                                     0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CPU_FBASE_SHFT                                         0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CBF_FMAX_BMSK                                        0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CBF_FMAX_SHFT                                           0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CPU_FMAX_BMSK                                          0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_LSB_REDUN_CPU_FMAX_SHFT                                           0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000643c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000643c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_TURBO_BMSK                                0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_TURBO_SHFT                                    0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_NOM_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_NOM_SHFT                                       0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_SVS_BMSK                                      0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW21_MSB_REDUN_CPU_FREQ_SVS_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006440)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006440)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_TURBO_BMSK                              0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_TURBO_SHFT                                    0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_NOM_BMSK                                  0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_NOM_SHFT                                      0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_SVS_BMSK                                    0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CBF_FREQ_SVS_SHFT                                       0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CPU_FREQ_TURBO_L2_BMSK                                 0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_LSB_REDUN_CPU_FREQ_TURBO_L2_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006444)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006444)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_NOM_BMSK                             0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_NOM_SHFT                                 0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_SVS_BMSK                               0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_REDUN_CPU_BASE_VOLT_SVS_SHFT                                  0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_REDUN_CBF_FREQ_TURBO_L2_BMSK                                 0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW22_MSB_REDUN_CBF_FREQ_TURBO_L2_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006448)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006448)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_NOM_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_NOM_SHFT                                 0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_SVS_BMSK                             0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CBF_BASE_VOLT_SVS_SHFT                                 0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_L2_BMSK                          0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_L2_SHFT                             0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_BMSK                               0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_LSB_REDUN_CPU_BASE_VOLT_TURBO_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000644c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000644c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_REDUN_CPR_MX_BASE_VOLT_NOM_BMSK                          0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_REDUN_CPR_MX_BASE_VOLT_NOM_SHFT                              0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_L2_BMSK                          0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_L2_SHFT                             0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_BMSK                               0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW23_MSB_REDUN_CBF_BASE_VOLT_TURBO_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006450)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006450)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_BMSK                     0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_SHFT                           0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_NOM_BMSK                         0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_DIG_BASE_VOLT_NOM_SHFT                             0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_L2_BMSK                       0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_L2_SHFT                          0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_BMSK                            0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_LSB_REDUN_CPR_MX_BASE_VOLT_TURBO_SHFT                             0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006454)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006454)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_SVS_BMSK                         0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_SVS_SHFT                             0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_BMSK                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_SHFT                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_NOM_BMSK                             0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW24_MSB_REDUN_CPR_VDS_BASE_VOLT_NOM_SHFT                              0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006458)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006458)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_TDP_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_TDP_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_SVS_BMSK                         0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_SVS_SHFT                             0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_BMSK                         0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_SHFT                            0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_NOM_BMSK                             0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_LSB_REDUN_CPR_VDN_BASE_VOLT_NOM_SHFT                              0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000645c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000645c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_SPARE0_BMSK                                              0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_SPARE0_SHFT                                                  0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_REDUN_PRODUCT_CODE_BMSK                                    0xffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW25_MSB_REDUN_PRODUCT_CODE_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006460)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006460)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_RZVD0_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_LSB_RZVD0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006464)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006464)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_RZVD0_BMSK                                               0xffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW26_MSB_RZVD0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006468)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006468)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_RZVD0_BMSK                                             0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_RZVD0_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_CPR3_AGING_BMSK                                          0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_CPR3_AGING_SHFT                                               0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_CPR2_AGING_BMSK                                             0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_LSB_CPR2_AGING_SHFT                                               0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000646c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000646c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_CPR5_AGING_BMSK                                          0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_CPR5_AGING_SHFT                                               0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_CPR4_AGING_BMSK                                             0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW27_MSB_CPR4_AGING_SHFT                                               0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006470)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006470)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_RZVD0_BMSK                                             0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_RZVD0_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_CPR7_AGING_BMSK                                          0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_CPR7_AGING_SHFT                                               0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_CPR6_AGING_BMSK                                             0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_LSB_CPR6_AGING_SHFT                                               0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006474)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006474)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_CPR9_AGING_BMSK                                          0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_CPR9_AGING_SHFT                                               0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_CPR8_AGING_BMSK                                             0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW28_MSB_CPR8_AGING_SHFT                                               0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006478)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006478)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_RZVD0_BMSK                                             0xfffff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_RZVD0_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_CPR10_AGING_BMSK                                            0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_LSB_CPR10_AGING_SHFT                                              0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000647c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000647c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_REDUN_CPR3_AGING_BMSK                                    0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_REDUN_CPR3_AGING_SHFT                                         0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_REDUN_CPR2_AGING_BMSK                                       0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW29_MSB_REDUN_CPR2_AGING_SHFT                                         0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006480)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006480)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_RZVD0_BMSK                                             0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_RZVD0_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_REDUN_CPR5_AGING_BMSK                                    0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_REDUN_CPR5_AGING_SHFT                                         0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_REDUN_CPR4_AGING_BMSK                                       0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_LSB_REDUN_CPR4_AGING_SHFT                                         0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006484)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006484)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_RZVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_RZVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_REDUN_CPR7_AGING_BMSK                                    0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_REDUN_CPR7_AGING_SHFT                                         0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_REDUN_CPR6_AGING_BMSK                                       0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW30_MSB_REDUN_CPR6_AGING_SHFT                                         0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006488)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006488)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_RZVD0_BMSK                                             0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_RZVD0_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_REDUN_CPR9_AGING_BMSK                                    0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_REDUN_CPR9_AGING_SHFT                                         0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_REDUN_CPR8_AGING_BMSK                                       0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_LSB_REDUN_CPR8_AGING_SHFT                                         0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000648c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000648c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_RZVD0_BMSK                                               0xfff000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_RZVD0_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_REDUN_CPR10_AGING_BMSK                                      0xfff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW31_MSB_REDUN_CPR10_AGING_SHFT                                        0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006490)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006490)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_RZVD0_BMSK                                             0xff000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_RZVD0_SHFT                                                   0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_CPR_VDN_BASE_VOLT_TURBO_L2_BMSK                          0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_CPR_VDN_BASE_VOLT_TURBO_L2_SHFT                              0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_CPR_VDS_BASE_VOLT_TURBO_L2_BMSK                            0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_CPR_VDS_BASE_VOLT_TURBO_L2_SHFT                               0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_CPR_DIG_BASE_VOLT_TURBO_L2_BMSK                              0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_LSB_CPR_DIG_BASE_VOLT_TURBO_L2_SHFT                               0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006494)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006494)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_L2_BMSK                    0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDN_BASE_VOLT_TURBO_L2_SHFT                        0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_L2_BMSK                      0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_REDUN_CPR_VDS_BASE_VOLT_TURBO_L2_SHFT                         0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_L2_BMSK                        0xff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW32_MSB_REDUN_CPR_DIG_BASE_VOLT_TURBO_L2_SHFT                         0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006498)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006498)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC02_CLK_CFG_OVR_DCA_VAL_BMSK                         0x7c000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC02_CLK_CFG_OVR_DCA_VAL_SHFT                               0x1a
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC01_CLK_CFG_OVR_DCA_VAL_BMSK                          0x3e00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC01_CLK_CFG_OVR_DCA_VAL_SHFT                               0x15
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC00_CLK_CFG_OVR_DCA_VAL_BMSK                           0x1f0000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC00_CLK_CFG_OVR_DCA_VAL_SHFT                               0x10
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_RZVD0_BMSK                                                 0xff00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_RZVD0_SHFT                                                    0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_MUX_SEL_BMSK                                 0xf0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_MUX_SEL_SHFT                                  0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_DCA_EN_BMSK                                   0x8
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_DCA_EN_SHFT                                   0x3
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_INV_EN_BMSK                                   0x4
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_INV_EN_SHFT                                   0x2
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_TDL_SEL_BMSK                                  0x2
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_TDL_SEL_SHFT                                  0x1
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_EN_BMSK                                       0x1
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_LSB_APC_CLK_CFG_OVR_EN_SHFT                                       0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000649c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000649c)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_RZVD0_BMSK                                               0xf00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_RZVD0_SHFT                                                   0x14
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC06_CLK_CFG_OVR_DCA_VAL_BMSK                            0xf8000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC06_CLK_CFG_OVR_DCA_VAL_SHFT                                0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC05_CLK_CFG_OVR_DCA_VAL_BMSK                             0x7c00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC05_CLK_CFG_OVR_DCA_VAL_SHFT                                0xa
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC04_CLK_CFG_OVR_DCA_VAL_BMSK                              0x3e0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC04_CLK_CFG_OVR_DCA_VAL_SHFT                                0x5
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC03_CLK_CFG_OVR_DCA_VAL_BMSK                               0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW33_MSB_APC03_CLK_CFG_OVR_DCA_VAL_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000064a0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000064a0)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_RZVD0_BMSK                                             0xc0000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_RZVD0_SHFT                                                   0x1e
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC12_CLK_CFG_OVR_DCA_VAL_BMSK                         0x3e000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC12_CLK_CFG_OVR_DCA_VAL_SHFT                               0x19
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC11_CLK_CFG_OVR_DCA_VAL_BMSK                          0x1f00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC11_CLK_CFG_OVR_DCA_VAL_SHFT                               0x14
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC10_CLK_CFG_OVR_DCA_VAL_BMSK                            0xf8000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC10_CLK_CFG_OVR_DCA_VAL_SHFT                                0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC09_CLK_CFG_OVR_DCA_VAL_BMSK                             0x7c00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC09_CLK_CFG_OVR_DCA_VAL_SHFT                                0xa
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC08_CLK_CFG_OVR_DCA_VAL_BMSK                              0x3e0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC08_CLK_CFG_OVR_DCA_VAL_SHFT                                0x5
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC07_CLK_CFG_OVR_DCA_VAL_BMSK                               0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_LSB_APC07_CLK_CFG_OVR_DCA_VAL_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000064a4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000064a4)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_RZVD0_BMSK                                               0xf00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_RZVD0_SHFT                                                   0x14
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC16_CLK_CFG_OVR_DCA_VAL_BMSK                            0xf8000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC16_CLK_CFG_OVR_DCA_VAL_SHFT                                0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC15_CLK_CFG_OVR_DCA_VAL_BMSK                             0x7c00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC15_CLK_CFG_OVR_DCA_VAL_SHFT                                0xa
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC14_CLK_CFG_OVR_DCA_VAL_BMSK                              0x3e0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC14_CLK_CFG_OVR_DCA_VAL_SHFT                                0x5
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC13_CLK_CFG_OVR_DCA_VAL_BMSK                               0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW34_MSB_APC13_CLK_CFG_OVR_DCA_VAL_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000064a8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000064a8)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_RZVD0_BMSK                                             0xc0000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_RZVD0_SHFT                                                   0x1e
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC22_CLK_CFG_OVR_DCA_VAL_BMSK                         0x3e000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC22_CLK_CFG_OVR_DCA_VAL_SHFT                               0x19
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC21_CLK_CFG_OVR_DCA_VAL_BMSK                          0x1f00000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC21_CLK_CFG_OVR_DCA_VAL_SHFT                               0x14
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC20_CLK_CFG_OVR_DCA_VAL_BMSK                            0xf8000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC20_CLK_CFG_OVR_DCA_VAL_SHFT                                0xf
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC19_CLK_CFG_OVR_DCA_VAL_BMSK                             0x7c00
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC19_CLK_CFG_OVR_DCA_VAL_SHFT                                0xa
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC18_CLK_CFG_OVR_DCA_VAL_BMSK                              0x3e0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC18_CLK_CFG_OVR_DCA_VAL_SHFT                                0x5
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC17_CLK_CFG_OVR_DCA_VAL_BMSK                               0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_LSB_APC17_CLK_CFG_OVR_DCA_VAL_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000064ac)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000064ac)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_RZVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_RZVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_RZVD0_BMSK                                               0xffffe0
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_RZVD0_SHFT                                                    0x5
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_APC23_CLK_CFG_OVR_DCA_VAL_BMSK                               0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROW35_MSB_APC23_CLK_CFG_OVR_DCA_VAL_SHFT                                0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006390 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006390 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_MAXn                                                            54
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_SP27_LSB_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_LSB_SP27_LSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006394 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006394 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_MAXn                                                            54
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_SP27_MSB_BMSK                                             0xffffff
#define HWIO_QFPROM_CORR_SPARE_REG27_ROWn_MSB_SP27_MSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006548 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006548 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_MAXn                                                             5
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_SP28_LSB_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_LSB_SP28_LSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000654c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000654c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_MAXn                                                             5
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_SP28_MSB_BMSK                                             0xffffff
#define HWIO_QFPROM_CORR_SPARE_REG28_ROWn_MSB_SP28_MSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006578)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006578)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_EMAC_0_MAC_ADDRESS_LSB_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_LSB_EMAC_0_MAC_ADDRESS_LSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000657c)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000657c)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_RZVD1_BMSK                                                0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_RZVD1_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_EMAC_0_MAC_ADDRESS_MSB_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW0_MSB_EMAC_0_MAC_ADDRESS_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006580)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006580)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_EMAC_1_MAC_ADDRESS_LSB_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_LSB_EMAC_1_MAC_ADDRESS_LSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006584)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006584)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_RZVD1_BMSK                                                0xff0000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_RZVD1_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_EMAC_1_MAC_ADDRESS_MSB_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROW1_MSB_EMAC_1_MAC_ADDRESS_MSB_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006578 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006578 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_MAXn                                                             6
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_SP29_LSB_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_LSB_SP29_LSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000657c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000657c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_MAXn                                                             6
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_RZVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_RZVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_SP29_MSB_BMSK                                             0xffffff
#define HWIO_QFPROM_CORR_SPARE_REG29_ROWn_MSB_SP29_MSB_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000065b0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000065b0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_MAXn                                                         36
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_KEY_DATA_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_LSB_KEY_DATA_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000065b4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000065b4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_MAXn                                                         36
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_RZVD0_BMSK                                           0x80000000
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_RZVD0_SHFT                                                 0x1f
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_FEC_VALUE_BMSK                                       0x7f000000
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_FEC_VALUE_SHFT                                             0x18
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_KEY_DATA_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY0_ROWn_MSB_KEY_DATA_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000066d8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000066d8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_MAXn                                                         36
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_KEY_DATA_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_LSB_KEY_DATA_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000066dc + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000066dc + 0x8 * (n))
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_MAXn                                                         36
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_RZVD0_BMSK                                           0x80000000
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_RZVD0_SHFT                                                 0x1f
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                       0x7f000000
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                             0x18
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_KEY_DATA_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_CUST_PRIV_KEY1_ROWn_MSB_KEY_DATA_SHFT                                               0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003800)
#define HWIO_SEC_CTRL_HW_VERSION_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003800)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                                 0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, HWIO_SEC_CTRL_HW_VERSION_RMSK)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                           0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                                 0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                            0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                                 0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                                0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                                   0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003804)
#define HWIO_FEATURE_CONFIG0_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003804)
#define HWIO_FEATURE_CONFIG0_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, HWIO_FEATURE_CONFIG0_RMSK)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_SPARE3_BMSK                                                              0xff800000
#define HWIO_FEATURE_CONFIG0_SPARE3_SHFT                                                                    0x17
#define HWIO_FEATURE_CONFIG0_PBL_SCRUB_DISABLE_BMSK                                                     0x400000
#define HWIO_FEATURE_CONFIG0_PBL_SCRUB_DISABLE_SHFT                                                         0x16
#define HWIO_FEATURE_CONFIG0_PRNG_TESTMODE_DISABLE_BMSK                                                 0x200000
#define HWIO_FEATURE_CONFIG0_PRNG_TESTMODE_DISABLE_SHFT                                                     0x15
#define HWIO_FEATURE_CONFIG0_MDDR_COMPRESSION_DISABLE_BMSK                                              0x100000
#define HWIO_FEATURE_CONFIG0_MDDR_COMPRESSION_DISABLE_SHFT                                                  0x14
#define HWIO_FEATURE_CONFIG0_TESTBUS_DISABLE_BMSK                                                        0x80000
#define HWIO_FEATURE_CONFIG0_TESTBUS_DISABLE_SHFT                                                           0x13
#define HWIO_FEATURE_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                    0x40000
#define HWIO_FEATURE_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                       0x12
#define HWIO_FEATURE_CONFIG0_SPARE2_BMSK                                                                 0x20000
#define HWIO_FEATURE_CONFIG0_SPARE2_SHFT                                                                    0x11
#define HWIO_FEATURE_CONFIG0_PARTIAL_GOOD_DISABLE_BMSK                                                   0x10000
#define HWIO_FEATURE_CONFIG0_PARTIAL_GOOD_DISABLE_SHFT                                                      0x10
#define HWIO_FEATURE_CONFIG0_ATE_TEST_MODE_DISABLE_BMSK                                                   0x8000
#define HWIO_FEATURE_CONFIG0_ATE_TEST_MODE_DISABLE_SHFT                                                      0xf
#define HWIO_FEATURE_CONFIG0_SPARE1_BMSK                                                                  0x7000
#define HWIO_FEATURE_CONFIG0_SPARE1_SHFT                                                                     0xc
#define HWIO_FEATURE_CONFIG0_APPS_CFGAESPMULLDISABLE_BMSK                                                  0x800
#define HWIO_FEATURE_CONFIG0_APPS_CFGAESPMULLDISABLE_SHFT                                                    0xb
#define HWIO_FEATURE_CONFIG0_APPS_CFGSHADISABLE_BMSK                                                       0x400
#define HWIO_FEATURE_CONFIG0_APPS_CFGSHADISABLE_SHFT                                                         0xa
#define HWIO_FEATURE_CONFIG0_APPS_CFGCRYPTODISABLE_BMSK                                                    0x200
#define HWIO_FEATURE_CONFIG0_APPS_CFGCRYPTODISABLE_SHFT                                                      0x9
#define HWIO_FEATURE_CONFIG0_APPS_CP15SDISABLE_BMSK                                                        0x100
#define HWIO_FEATURE_CONFIG0_APPS_CP15SDISABLE_SHFT                                                          0x8
#define HWIO_FEATURE_CONFIG0_APPS_CFGRSTSCTLREL3V_BMSK                                                      0x80
#define HWIO_FEATURE_CONFIG0_APPS_CFGRSTSCTLREL3V_SHFT                                                       0x7
#define HWIO_FEATURE_CONFIG0_APPS_CFGRSTSCTLREL3TE_BMSK                                                     0x40
#define HWIO_FEATURE_CONFIG0_APPS_CFGRSTSCTLREL3TE_SHFT                                                      0x6
#define HWIO_FEATURE_CONFIG0_APPS_CFGRSTSCTLREL3EE_BMSK                                                     0x20
#define HWIO_FEATURE_CONFIG0_APPS_CFGRSTSCTLREL3EE_SHFT                                                      0x5
#define HWIO_FEATURE_CONFIG0_SPARE0_BMSK                                                                    0x18
#define HWIO_FEATURE_CONFIG0_SPARE0_SHFT                                                                     0x3
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_BMSK                                                     0x7
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_SHFT                                                     0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003808)
#define HWIO_FEATURE_CONFIG1_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003808)
#define HWIO_FEATURE_CONFIG1_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, HWIO_FEATURE_CONFIG1_RMSK)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_SPARE1_BMSK                                                              0xfffffc00
#define HWIO_FEATURE_CONFIG1_SPARE1_SHFT                                                                     0xa
#define HWIO_FEATURE_CONFIG1_SECURE_CHANNEL_DISABLE_BMSK                                                   0x200
#define HWIO_FEATURE_CONFIG1_SECURE_CHANNEL_DISABLE_SHFT                                                     0x9
#define HWIO_FEATURE_CONFIG1_ACC_DISABLE_BMSK                                                              0x100
#define HWIO_FEATURE_CONFIG1_ACC_DISABLE_SHFT                                                                0x8
#define HWIO_FEATURE_CONFIG1_SPARE0_BMSK                                                                    0xff
#define HWIO_FEATURE_CONFIG1_SPARE0_SHFT                                                                     0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000380c)
#define HWIO_FEATURE_CONFIG2_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000380c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, HWIO_FEATURE_CONFIG2_RMSK)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_SPARE1_BMSK                                                              0xfc000000
#define HWIO_FEATURE_CONFIG2_SPARE1_SHFT                                                                    0x1a
#define HWIO_FEATURE_CONFIG2_QC_TPDM_SPNIDEN_DISABLE_BMSK                                              0x2000000
#define HWIO_FEATURE_CONFIG2_QC_TPDM_SPNIDEN_DISABLE_SHFT                                                   0x19
#define HWIO_FEATURE_CONFIG2_QC_TPDM_SPIDEN_DISABLE_BMSK                                               0x1000000
#define HWIO_FEATURE_CONFIG2_QC_TPDM_SPIDEN_DISABLE_SHFT                                                    0x18
#define HWIO_FEATURE_CONFIG2_QC_TPDM_NIDEN_DISABLE_BMSK                                                 0x800000
#define HWIO_FEATURE_CONFIG2_QC_TPDM_NIDEN_DISABLE_SHFT                                                     0x17
#define HWIO_FEATURE_CONFIG2_QC_TPDM_DBGEN_DISABLE_BMSK                                                 0x400000
#define HWIO_FEATURE_CONFIG2_QC_TPDM_DBGEN_DISABLE_SHFT                                                     0x16
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_BMSK                                               0x200000
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_SHFT                                                   0x15
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_BMSK                                                0x100000
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_SHFT                                                    0x14
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_BMSK                                                  0x80000
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_SHFT                                                     0x13
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_BMSK                                                   0x40000
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_SHFT                                                      0x12
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_BMSK                                                   0x20000
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_SHFT                                                      0x11
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_BMSK                                                0x10000
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_SHFT                                                   0x10
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_BMSK                                                  0x8000
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_SHFT                                                     0xf
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_BMSK                                                   0x4000
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_SHFT                                                      0xe
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_BMSK                                                   0x2000
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_SHFT                                                      0xd
#define HWIO_FEATURE_CONFIG2_QC_SPARE1_DISABLE_BMSK                                                       0x1000
#define HWIO_FEATURE_CONFIG2_QC_SPARE1_DISABLE_SHFT                                                          0xc
#define HWIO_FEATURE_CONFIG2_QC_SPARE0_DISABLE_BMSK                                                        0x800
#define HWIO_FEATURE_CONFIG2_QC_SPARE0_DISABLE_SHFT                                                          0xb
#define HWIO_FEATURE_CONFIG2_QC_IMC_SPNIDEN_DISABLE_BMSK                                                   0x400
#define HWIO_FEATURE_CONFIG2_QC_IMC_SPNIDEN_DISABLE_SHFT                                                     0xa
#define HWIO_FEATURE_CONFIG2_QC_IMC_SPIDEN_DISABLE_BMSK                                                    0x200
#define HWIO_FEATURE_CONFIG2_QC_IMC_SPIDEN_DISABLE_SHFT                                                      0x9
#define HWIO_FEATURE_CONFIG2_QC_IMC_NIDEN_DISABLE_BMSK                                                     0x100
#define HWIO_FEATURE_CONFIG2_QC_IMC_NIDEN_DISABLE_SHFT                                                       0x8
#define HWIO_FEATURE_CONFIG2_QC_IMC_DBGEN_DISABLE_BMSK                                                      0x80
#define HWIO_FEATURE_CONFIG2_QC_IMC_DBGEN_DISABLE_SHFT                                                       0x7
#define HWIO_FEATURE_CONFIG2_SPARE0_BMSK                                                                    0x78
#define HWIO_FEATURE_CONFIG2_SPARE0_SHFT                                                                     0x3
#define HWIO_FEATURE_CONFIG2_QC_DEBUG_BUS_DISABLE_BMSK                                                       0x4
#define HWIO_FEATURE_CONFIG2_QC_DEBUG_BUS_DISABLE_SHFT                                                       0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_BMSK                                                            0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_SHFT                                                            0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_BMSK                                                                0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_SHFT                                                                0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003810)
#define HWIO_FEATURE_CONFIG3_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003810)
#define HWIO_FEATURE_CONFIG3_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, HWIO_FEATURE_CONFIG3_RMSK)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_BMSK                                              0xfffc0000
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_SHFT                                                    0x12
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_BMSK                                               0x3c000
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_SHFT                                                   0xe
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_BMSK                                                       0x3fff
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_SHFT                                                          0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003814)
#define HWIO_FEATURE_CONFIG4_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003814)
#define HWIO_FEATURE_CONFIG4_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, HWIO_FEATURE_CONFIG4_RMSK)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                                    0xffffffff
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003818)
#define HWIO_FEATURE_CONFIG5_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003818)
#define HWIO_FEATURE_CONFIG5_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, HWIO_FEATURE_CONFIG5_RMSK)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SW_EXPANSION_FUSES_BMSK                                                  0xff000000
#define HWIO_FEATURE_CONFIG5_SW_EXPANSION_FUSES_SHFT                                                        0x18
#define HWIO_FEATURE_CONFIG5_SPARE0_BMSK                                                                0xfc0000
#define HWIO_FEATURE_CONFIG5_SPARE0_SHFT                                                                    0x12
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_49_32_BMSK                                      0x3ffff
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_49_32_SHFT                                          0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000381c)
#define HWIO_FEATURE_CONFIG6_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000381c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, HWIO_FEATURE_CONFIG6_RMSK)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_MDSP_FW_DISABLE_BMSK                                                     0xffffffff
#define HWIO_FEATURE_CONFIG6_MDSP_FW_DISABLE_SHFT                                                            0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003820)
#define HWIO_FEATURE_CONFIG7_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003820)
#define HWIO_FEATURE_CONFIG7_RMSK                                                                     0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, HWIO_FEATURE_CONFIG7_RMSK)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SPARE3_BMSK                                                              0xe0000000
#define HWIO_FEATURE_CONFIG7_SPARE3_SHFT                                                                    0x1d
#define HWIO_FEATURE_CONFIG7_APPS_PBL_PATCH_VERSION_BMSK                                              0x1f000000
#define HWIO_FEATURE_CONFIG7_APPS_PBL_PATCH_VERSION_SHFT                                                    0x18
#define HWIO_FEATURE_CONFIG7_SPARE2_BMSK                                                                0xffc000
#define HWIO_FEATURE_CONFIG7_SPARE2_SHFT                                                                     0xe
#define HWIO_FEATURE_CONFIG7_IMC_BOOT_FROM_ROM_BMSK                                                       0x2000
#define HWIO_FEATURE_CONFIG7_IMC_BOOT_FROM_ROM_SHFT                                                          0xd
#define HWIO_FEATURE_CONFIG7_SPARE1_BMSK                                                                  0x1000
#define HWIO_FEATURE_CONFIG7_SPARE1_SHFT                                                                     0xc
#define HWIO_FEATURE_CONFIG7_MSA_ENA_BMSK                                                                  0x800
#define HWIO_FEATURE_CONFIG7_MSA_ENA_SHFT                                                                    0xb
#define HWIO_FEATURE_CONFIG7_FORCE_MSA_AUTH_EN_BMSK                                                        0x400
#define HWIO_FEATURE_CONFIG7_FORCE_MSA_AUTH_EN_SHFT                                                          0xa
#define HWIO_FEATURE_CONFIG7_SPARE0_BMSK                                                                   0x3ff
#define HWIO_FEATURE_CONFIG7_SPARE0_SHFT                                                                     0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003824)
#define HWIO_OEM_CONFIG0_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003824)
#define HWIO_OEM_CONFIG0_RMSK                                                                         0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, HWIO_OEM_CONFIG0_RMSK)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_SPARE1_DISABLE_BMSK                                                          0x80000000
#define HWIO_OEM_CONFIG0_SPARE1_DISABLE_SHFT                                                                0x1f
#define HWIO_OEM_CONFIG0_SPARE0_DISABLE_BMSK                                                          0x40000000
#define HWIO_OEM_CONFIG0_SPARE0_DISABLE_SHFT                                                                0x1e
#define HWIO_OEM_CONFIG0_IMC_SPNIDEN_DISABLE_BMSK                                                     0x20000000
#define HWIO_OEM_CONFIG0_IMC_SPNIDEN_DISABLE_SHFT                                                           0x1d
#define HWIO_OEM_CONFIG0_IMC_SPIDEN_DISABLE_BMSK                                                      0x10000000
#define HWIO_OEM_CONFIG0_IMC_SPIDEN_DISABLE_SHFT                                                            0x1c
#define HWIO_OEM_CONFIG0_IMC_NIDEN_DISABLE_BMSK                                                        0x8000000
#define HWIO_OEM_CONFIG0_IMC_NIDEN_DISABLE_SHFT                                                             0x1b
#define HWIO_OEM_CONFIG0_IMC_DBGEN_DISABLE_BMSK                                                        0x4000000
#define HWIO_OEM_CONFIG0_IMC_DBGEN_DISABLE_SHFT                                                             0x1a
#define HWIO_OEM_CONFIG0_DEBUG_BUS_DISABLE_BMSK                                                        0x2000000
#define HWIO_OEM_CONFIG0_DEBUG_BUS_DISABLE_SHFT                                                             0x19
#define HWIO_OEM_CONFIG0_SPARE3_BMSK                                                                   0x1c00000
#define HWIO_OEM_CONFIG0_SPARE3_SHFT                                                                        0x16
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                         0x200000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                             0x15
#define HWIO_OEM_CONFIG0_SPARE2_BMSK                                                                    0x1f0000
#define HWIO_OEM_CONFIG0_SPARE2_SHFT                                                                        0x10
#define HWIO_OEM_CONFIG0_UART_PORT_SELECT_BMSK                                                            0xc000
#define HWIO_OEM_CONFIG0_UART_PORT_SELECT_SHFT                                                               0xe
#define HWIO_OEM_CONFIG0_BOOT_INTF_SELECT_BMSK                                                            0x3c00
#define HWIO_OEM_CONFIG0_BOOT_INTF_SELECT_SHFT                                                               0xa
#define HWIO_OEM_CONFIG0_SPARE1_BMSK                                                                       0x300
#define HWIO_OEM_CONFIG0_SPARE1_SHFT                                                                         0x8
#define HWIO_OEM_CONFIG0_APPS_PBL_BOOT_SPEED_BMSK                                                           0xc0
#define HWIO_OEM_CONFIG0_APPS_PBL_BOOT_SPEED_SHFT                                                            0x6
#define HWIO_OEM_CONFIG0_FORCE_SD_RECOVERY_BOOT_DISABLE_BMSK                                                0x20
#define HWIO_OEM_CONFIG0_FORCE_SD_RECOVERY_BOOT_DISABLE_SHFT                                                 0x5
#define HWIO_OEM_CONFIG0_SPARE0_BMSK                                                                        0x1f
#define HWIO_OEM_CONFIG0_SPARE0_SHFT                                                                         0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003828)
#define HWIO_OEM_CONFIG1_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003828)
#define HWIO_OEM_CONFIG1_RMSK                                                                         0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, HWIO_OEM_CONFIG1_RMSK)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_WDOG_EN_BMSK                                                                 0x80000000
#define HWIO_OEM_CONFIG1_WDOG_EN_SHFT                                                                       0x1f
#define HWIO_OEM_CONFIG1_SPARE2_BMSK                                                                  0x78000000
#define HWIO_OEM_CONFIG1_SPARE2_SHFT                                                                        0x1b
#define HWIO_OEM_CONFIG1_BOOT_ROM_CFG_BMSK                                                             0x7000000
#define HWIO_OEM_CONFIG1_BOOT_ROM_CFG_SHFT                                                                  0x18
#define HWIO_OEM_CONFIG1_ROT_TRANSFER_CHECK_GPIO_BMSK                                                   0x800000
#define HWIO_OEM_CONFIG1_ROT_TRANSFER_CHECK_GPIO_SHFT                                                       0x17
#define HWIO_OEM_CONFIG1_ROT_TRANSFER_DISABLE_BMSK                                                      0x400000
#define HWIO_OEM_CONFIG1_ROT_TRANSFER_DISABLE_SHFT                                                          0x16
#define HWIO_OEM_CONFIG1_CUST_PRIV_KEY_SELECT_BMSK                                                      0x200000
#define HWIO_OEM_CONFIG1_CUST_PRIV_KEY_SELECT_SHFT                                                          0x15
#define HWIO_OEM_CONFIG1_SW_FUSE_PROG_DISABLE_BMSK                                                      0x100000
#define HWIO_OEM_CONFIG1_SW_FUSE_PROG_DISABLE_SHFT                                                          0x14
#define HWIO_OEM_CONFIG1_SPARE1_BMSK                                                                     0xfe000
#define HWIO_OEM_CONFIG1_SPARE1_SHFT                                                                         0xd
#define HWIO_OEM_CONFIG1_TPDM_SPNIDEN_DISABLE_BMSK                                                        0x1000
#define HWIO_OEM_CONFIG1_TPDM_SPNIDEN_DISABLE_SHFT                                                           0xc
#define HWIO_OEM_CONFIG1_TPDM_SPIDEN_DISABLE_BMSK                                                          0x800
#define HWIO_OEM_CONFIG1_TPDM_SPIDEN_DISABLE_SHFT                                                            0xb
#define HWIO_OEM_CONFIG1_TPDM_NIDEN_DISABLE_BMSK                                                           0x400
#define HWIO_OEM_CONFIG1_TPDM_NIDEN_DISABLE_SHFT                                                             0xa
#define HWIO_OEM_CONFIG1_TPDM_DBGEN_DISABLE_BMSK                                                           0x200
#define HWIO_OEM_CONFIG1_TPDM_DBGEN_DISABLE_SHFT                                                             0x9
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_BMSK                                                         0x100
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_SHFT                                                           0x8
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_BMSK                                                           0x80
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_SHFT                                                            0x7
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_BMSK                                                            0x40
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_SHFT                                                             0x6
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_BMSK                                                             0x20
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_SHFT                                                              0x5
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_BMSK                                                             0x10
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_SHFT                                                              0x4
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_BMSK                                                           0x8
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_SHFT                                                           0x3
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_BMSK                                                            0x4
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_SHFT                                                            0x2
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                             0x2
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                             0x1
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                             0x1
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                             0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000382c)
#define HWIO_OEM_CONFIG2_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000382c)
#define HWIO_OEM_CONFIG2_RMSK                                                                         0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, HWIO_OEM_CONFIG2_RMSK)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_OEM_HW_ID_BMSK                                                               0xffff0000
#define HWIO_OEM_CONFIG2_OEM_HW_ID_SHFT                                                                     0x10
#define HWIO_OEM_CONFIG2_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                    0xff00
#define HWIO_OEM_CONFIG2_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                       0x8
#define HWIO_OEM_CONFIG2_SPARE0_BMSK                                                                        0xff
#define HWIO_OEM_CONFIG2_SPARE0_SHFT                                                                         0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003830)
#define HWIO_OEM_CONFIG3_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003830)
#define HWIO_OEM_CONFIG3_RMSK                                                                         0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, HWIO_OEM_CONFIG3_RMSK)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_SPARE0_BMSK                                                                  0xffff0000
#define HWIO_OEM_CONFIG3_SPARE0_SHFT                                                                        0x10
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                              0xffff
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                                 0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003834)
#define HWIO_BOOT_CONFIG_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003834)
#define HWIO_BOOT_CONFIG_RMSK                                                                             0xffff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, HWIO_BOOT_CONFIG_RMSK)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_ROT_TRANSFER_GPIO_BMSK                                                           0x8000
#define HWIO_BOOT_CONFIG_ROT_TRANSFER_GPIO_SHFT                                                              0xf
#define HWIO_BOOT_CONFIG_DEEP_RECOVERY_GPIO_BMSK                                                          0x4000
#define HWIO_BOOT_CONFIG_DEEP_RECOVERY_GPIO_SHFT                                                             0xe
#define HWIO_BOOT_CONFIG_FORCE_SD_RECOVERY_GPIO_BMSK                                                      0x2000
#define HWIO_BOOT_CONFIG_FORCE_SD_RECOVERY_GPIO_SHFT                                                         0xd
#define HWIO_BOOT_CONFIG_BOOT_RECOVERY_GPIO_BMSK                                                          0x1000
#define HWIO_BOOT_CONFIG_BOOT_RECOVERY_GPIO_SHFT                                                             0xc
#define HWIO_BOOT_CONFIG_ALL_USE_SERIAL_NUM_BMSK                                                           0x800
#define HWIO_BOOT_CONFIG_ALL_USE_SERIAL_NUM_SHFT                                                             0xb
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_BMSK                                                            0x400
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_SHFT                                                              0xa
#define HWIO_BOOT_CONFIG_PK_HASH_IN_FUSE_BMSK                                                              0x200
#define HWIO_BOOT_CONFIG_PK_HASH_IN_FUSE_SHFT                                                                0x9
#define HWIO_BOOT_CONFIG_PK_HASH_INDEX_SOURCE_BMSK                                                         0x100
#define HWIO_BOOT_CONFIG_PK_HASH_INDEX_SOURCE_SHFT                                                           0x8
#define HWIO_BOOT_CONFIG_PBL_BOOT_SPEED_BMSK                                                                0xc0
#define HWIO_BOOT_CONFIG_PBL_BOOT_SPEED_SHFT                                                                 0x6
#define HWIO_BOOT_CONFIG_BOOT_FROM_ROM_BMSK                                                                 0x20
#define HWIO_BOOT_CONFIG_BOOT_FROM_ROM_SHFT                                                                  0x5
#define HWIO_BOOT_CONFIG_BOOT_INTF_SELECT_BMSK                                                              0x1e
#define HWIO_BOOT_CONFIG_BOOT_INTF_SELECT_SHFT                                                               0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                        0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                        0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003838 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_OFFS(n)                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003838 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                             0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                                28
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                                    0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                      0x8
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                       0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                        0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                               0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                                0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                      0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                       0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                              0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                               0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                             0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                             0x0

#define HWIO_OVERRIDE_0_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038b0)
#define HWIO_OVERRIDE_0_OFFS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038b0)
#define HWIO_OVERRIDE_0_RMSK                                                                          0xffffffff
#define HWIO_OVERRIDE_0_IN          \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, HWIO_OVERRIDE_0_RMSK)
#define HWIO_OVERRIDE_0_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, m)
#define HWIO_OVERRIDE_0_OUT(v)      \
        out_dword(HWIO_OVERRIDE_0_ADDR,v)
#define HWIO_OVERRIDE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_0_ADDR,m,v,HWIO_OVERRIDE_0_IN)
#define HWIO_OVERRIDE_0_OVERRIDE_0_BMSK                                                               0xffffffff
#define HWIO_OVERRIDE_0_OVERRIDE_0_SHFT                                                                      0x0

#define HWIO_OVERRIDE_1_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038b4)
#define HWIO_OVERRIDE_1_OFFS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038b4)
#define HWIO_OVERRIDE_1_RMSK                                                                          0xffffffff
#define HWIO_OVERRIDE_1_IN          \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, HWIO_OVERRIDE_1_RMSK)
#define HWIO_OVERRIDE_1_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, m)
#define HWIO_OVERRIDE_1_OUT(v)      \
        out_dword(HWIO_OVERRIDE_1_ADDR,v)
#define HWIO_OVERRIDE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_1_ADDR,m,v,HWIO_OVERRIDE_1_IN)
#define HWIO_OVERRIDE_1_OVERRIDE_1_BMSK                                                               0xffffffff
#define HWIO_OVERRIDE_1_OVERRIDE_1_SHFT                                                                      0x0

#define HWIO_OVERRIDE_2_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038b8)
#define HWIO_OVERRIDE_2_OFFS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038b8)
#define HWIO_OVERRIDE_2_RMSK                                                                            0x7ff800
#define HWIO_OVERRIDE_2_IN          \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, HWIO_OVERRIDE_2_RMSK)
#define HWIO_OVERRIDE_2_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, m)
#define HWIO_OVERRIDE_2_OUT(v)      \
        out_dword(HWIO_OVERRIDE_2_ADDR,v)
#define HWIO_OVERRIDE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_2_ADDR,m,v,HWIO_OVERRIDE_2_IN)
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_BMSK                                                 0x400000
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_SHFT                                                     0x16
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_BMSK                                                    0x200000
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_SHFT                                                        0x15
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_BMSK                                                    0x100000
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_SHFT                                                        0x14
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_BMSK                                                    0x80000
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_SHFT                                                       0x13
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_BMSK                                                    0x40000
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_SHFT                                                       0x12
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_BMSK                                                        0x20000
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_SHFT                                                           0x11
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_BMSK                                                        0x10000
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_SHFT                                                           0x10
#define HWIO_OVERRIDE_2_OVRID_TPDM_NIDEN_DISABLE_BMSK                                                     0x8000
#define HWIO_OVERRIDE_2_OVRID_TPDM_NIDEN_DISABLE_SHFT                                                        0xf
#define HWIO_OVERRIDE_2_OVRID_TPDM_DBGEN_DISABLE_BMSK                                                     0x4000
#define HWIO_OVERRIDE_2_OVRID_TPDM_DBGEN_DISABLE_SHFT                                                        0xe
#define HWIO_OVERRIDE_2_OVRID_IMC_NIDEN_DISABLE_BMSK                                                      0x2000
#define HWIO_OVERRIDE_2_OVRID_IMC_NIDEN_DISABLE_SHFT                                                         0xd
#define HWIO_OVERRIDE_2_OVRID_IMC_DBGEN_DISABLE_BMSK                                                      0x1000
#define HWIO_OVERRIDE_2_OVRID_IMC_DBGEN_DISABLE_SHFT                                                         0xc
#define HWIO_OVERRIDE_2_OVRID_DEBUG_BUS_DISABLE_BMSK                                                       0x800
#define HWIO_OVERRIDE_2_OVRID_DEBUG_BUS_DISABLE_SHFT                                                         0xb

#define HWIO_OVERRIDE_3_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038bc)
#define HWIO_OVERRIDE_3_OFFS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038bc)
#define HWIO_OVERRIDE_3_RMSK                                                                               0xffe
#define HWIO_OVERRIDE_3_IN          \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, HWIO_OVERRIDE_3_RMSK)
#define HWIO_OVERRIDE_3_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, m)
#define HWIO_OVERRIDE_3_OUT(v)      \
        out_dword(HWIO_OVERRIDE_3_ADDR,v)
#define HWIO_OVERRIDE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_3_ADDR,m,v,HWIO_OVERRIDE_3_IN)
#define HWIO_OVERRIDE_3_RZVD0_BMSK                                                                         0xe00
#define HWIO_OVERRIDE_3_RZVD0_SHFT                                                                           0x9
#define HWIO_OVERRIDE_3_OVRID_TPDM_SPNIDEN_DISABLE_BMSK                                                    0x100
#define HWIO_OVERRIDE_3_OVRID_TPDM_SPNIDEN_DISABLE_SHFT                                                      0x8
#define HWIO_OVERRIDE_3_OVRID_TPDM_SPIDEN_DISABLE_BMSK                                                      0x80
#define HWIO_OVERRIDE_3_OVRID_TPDM_SPIDEN_DISABLE_SHFT                                                       0x7
#define HWIO_OVERRIDE_3_OVRID_IMC_SPNIDEN_DISABLE_BMSK                                                      0x40
#define HWIO_OVERRIDE_3_OVRID_IMC_SPNIDEN_DISABLE_SHFT                                                       0x6
#define HWIO_OVERRIDE_3_OVRID_IMC_SPIDEN_DISABLE_BMSK                                                       0x20
#define HWIO_OVERRIDE_3_OVRID_IMC_SPIDEN_DISABLE_SHFT                                                        0x5
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_BMSK                                                      0x10
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_SHFT                                                       0x4
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_BMSK                                                        0x8
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_SHFT                                                        0x3
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_BMSK                                                      0x4
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_SHFT                                                      0x2
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_BMSK                                                       0x2
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_SHFT                                                       0x1

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038c4)
#define HWIO_CAPT_SEC_GPIO_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038c4)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                           0xffff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, HWIO_CAPT_SEC_GPIO_RMSK)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_BMSK                                                          0xffff
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_SHFT                                                             0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038c8)
#define HWIO_APP_PROC_CFG_OFFS                                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038c8)
#define HWIO_APP_PROC_CFG_RMSK                                                                        0xfff0000f
#define HWIO_APP_PROC_CFG_IN          \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, HWIO_APP_PROC_CFG_RMSK)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_SPARE31_BMSK                                                                0x80000000
#define HWIO_APP_PROC_CFG_SPARE31_SHFT                                                                      0x1f
#define HWIO_APP_PROC_CFG_SPARE30_BMSK                                                                0x40000000
#define HWIO_APP_PROC_CFG_SPARE30_SHFT                                                                      0x1e
#define HWIO_APP_PROC_CFG_SPARE29_BMSK                                                                0x20000000
#define HWIO_APP_PROC_CFG_SPARE29_SHFT                                                                      0x1d
#define HWIO_APP_PROC_CFG_SPARE28_BMSK                                                                0x10000000
#define HWIO_APP_PROC_CFG_SPARE28_SHFT                                                                      0x1c
#define HWIO_APP_PROC_CFG_SPARE27_BMSK                                                                 0x8000000
#define HWIO_APP_PROC_CFG_SPARE27_SHFT                                                                      0x1b
#define HWIO_APP_PROC_CFG_SPARE26_BMSK                                                                 0x4000000
#define HWIO_APP_PROC_CFG_SPARE26_SHFT                                                                      0x1a
#define HWIO_APP_PROC_CFG_TPDM_DBG_NIDEN_BMSK                                                          0x2000000
#define HWIO_APP_PROC_CFG_TPDM_DBG_NIDEN_SHFT                                                               0x19
#define HWIO_APP_PROC_CFG_TPDM_DBG_SPNIDEN_BMSK                                                        0x1000000
#define HWIO_APP_PROC_CFG_TPDM_DBG_SPNIDEN_SHFT                                                             0x18
#define HWIO_APP_PROC_CFG_IMC_DBG_NIDEN_BMSK                                                            0x800000
#define HWIO_APP_PROC_CFG_IMC_DBG_NIDEN_SHFT                                                                0x17
#define HWIO_APP_PROC_CFG_IMC_DBG_SPNIDEN_BMSK                                                          0x400000
#define HWIO_APP_PROC_CFG_IMC_DBG_SPNIDEN_SHFT                                                              0x16
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_BMSK                                                            0x200000
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_SHFT                                                                0x15
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_BMSK                                                          0x100000
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_SHFT                                                              0x14
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_BMSK                                                                0x8
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_SHFT                                                                0x3
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_BMSK                                                              0x4
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_SHFT                                                              0x2
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                             0x2
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                             0x1
#define HWIO_APP_PROC_CFG_SPARE0_BMSK                                                                        0x1
#define HWIO_APP_PROC_CFG_SPARE0_SHFT                                                                        0x0

#define HWIO_KDF_CFG_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038d0)
#define HWIO_KDF_CFG_OFFS                                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038d0)
#define HWIO_KDF_CFG_RMSK                                                                                    0x1
#define HWIO_KDF_CFG_IN          \
        in_dword_masked(HWIO_KDF_CFG_ADDR, HWIO_KDF_CFG_RMSK)
#define HWIO_KDF_CFG_INM(m)      \
        in_dword_masked(HWIO_KDF_CFG_ADDR, m)
#define HWIO_KDF_CFG_OUT(v)      \
        out_dword(HWIO_KDF_CFG_ADDR,v)
#define HWIO_KDF_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_KDF_CFG_ADDR,m,v,HWIO_KDF_CFG_IN)
#define HWIO_KDF_CFG_CE1_CE2_SAME_HW_KEY_BMSK                                                                0x1
#define HWIO_KDF_CFG_CE1_CE2_SAME_HW_KEY_SHFT                                                                0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038d4)
#define HWIO_QFPROM_CLK_CTL_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038d4)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                             0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, HWIO_QFPROM_CLK_CTL_RMSK)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                                    0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                                    0x0

#define HWIO_JTAG_ID_ADDR                                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038e0)
#define HWIO_JTAG_ID_OFFS                                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038e0)
#define HWIO_JTAG_ID_RMSK                                                                             0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword_masked(HWIO_JTAG_ID_ADDR, HWIO_JTAG_ID_RMSK)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_DIE_VERSION_BMSK                                                                 0xf0000000
#define HWIO_JTAG_ID_DIE_VERSION_SHFT                                                                       0x1c
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                                      0xfffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                            0x0

#define HWIO_OEM_ID_ADDR                                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038e4)
#define HWIO_OEM_ID_OFFS                                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038e4)
#define HWIO_OEM_ID_RMSK                                                                              0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword_masked(HWIO_OEM_ID_ADDR, HWIO_OEM_ID_RMSK)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                       0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                             0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                                   0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                      0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038e8)
#define HWIO_TEST_BUS_SEL_OFFS                                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038e8)
#define HWIO_TEST_BUS_SEL_RMSK                                                                               0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, HWIO_TEST_BUS_SEL_RMSK)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                       0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                       0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                                   0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                                   0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038ec)
#define HWIO_SPDM_DYN_SECURE_MODE_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038ec)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                       0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, HWIO_SPDM_DYN_SECURE_MODE_RMSK)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                           0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                           0x0

#define HWIO_BOOT_PARTITION_SELECT_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038f0)
#define HWIO_BOOT_PARTITION_SELECT_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038f0)
#define HWIO_BOOT_PARTITION_SELECT_RMSK                                                               0xffffffff
#define HWIO_BOOT_PARTITION_SELECT_IN          \
        in_dword_masked(HWIO_BOOT_PARTITION_SELECT_ADDR, HWIO_BOOT_PARTITION_SELECT_RMSK)
#define HWIO_BOOT_PARTITION_SELECT_INM(m)      \
        in_dword_masked(HWIO_BOOT_PARTITION_SELECT_ADDR, m)
#define HWIO_BOOT_PARTITION_SELECT_OUT(v)      \
        out_dword(HWIO_BOOT_PARTITION_SELECT_ADDR,v)
#define HWIO_BOOT_PARTITION_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BOOT_PARTITION_SELECT_ADDR,m,v,HWIO_BOOT_PARTITION_SELECT_IN)
#define HWIO_BOOT_PARTITION_SELECT_SDI_BASE_ADDR_BMSK                                                 0xffffffe0
#define HWIO_BOOT_PARTITION_SELECT_SDI_BASE_ADDR_SHFT                                                        0x5
#define HWIO_BOOT_PARTITION_SELECT_WD_RESET_BMSK                                                            0x10
#define HWIO_BOOT_PARTITION_SELECT_WD_RESET_SHFT                                                             0x4
#define HWIO_BOOT_PARTITION_SELECT_BOOT_RECOVERY_BMSK                                                        0x8
#define HWIO_BOOT_PARTITION_SELECT_BOOT_RECOVERY_SHFT                                                        0x3
#define HWIO_BOOT_PARTITION_SELECT_DLOAD_MODE_BMSK                                                           0x6
#define HWIO_BOOT_PARTITION_SELECT_DLOAD_MODE_SHFT                                                           0x1
#define HWIO_BOOT_PARTITION_SELECT_DETECT_ABNORMAL_RESET_BMSK                                                0x1
#define HWIO_BOOT_PARTITION_SELECT_DETECT_ABNORMAL_RESET_SHFT                                                0x0

#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038f4)
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038f4)
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_RMSK                                                            0xffffffff
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_IN          \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_REG_LSB_ADDR, HWIO_PARTIAL_GOOD_CPU_REG_LSB_RMSK)
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_INM(m)      \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_REG_LSB_ADDR, m)
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_OUT(v)      \
        out_dword(HWIO_PARTIAL_GOOD_CPU_REG_LSB_ADDR,v)
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PARTIAL_GOOD_CPU_REG_LSB_ADDR,m,v,HWIO_PARTIAL_GOOD_CPU_REG_LSB_IN)
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_31_BMSK                                                     0x80000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_31_SHFT                                                           0x1f
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_30_BMSK                                                     0x40000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_30_SHFT                                                           0x1e
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_29_BMSK                                                     0x20000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_29_SHFT                                                           0x1d
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_28_BMSK                                                     0x10000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_28_SHFT                                                           0x1c
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_27_BMSK                                                      0x8000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_27_SHFT                                                           0x1b
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_26_BMSK                                                      0x4000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_26_SHFT                                                           0x1a
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_25_BMSK                                                      0x2000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_25_SHFT                                                           0x19
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_24_BMSK                                                      0x1000000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_24_SHFT                                                           0x18
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_23_BMSK                                                       0x800000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_23_SHFT                                                           0x17
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_22_BMSK                                                       0x400000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_22_SHFT                                                           0x16
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_21_BMSK                                                       0x200000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_21_SHFT                                                           0x15
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_20_BMSK                                                       0x100000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_20_SHFT                                                           0x14
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_19_BMSK                                                        0x80000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_19_SHFT                                                           0x13
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_18_BMSK                                                        0x40000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_18_SHFT                                                           0x12
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_17_BMSK                                                        0x20000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_17_SHFT                                                           0x11
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_16_BMSK                                                        0x10000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_16_SHFT                                                           0x10
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_15_BMSK                                                         0x8000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_15_SHFT                                                            0xf
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_14_BMSK                                                         0x4000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_14_SHFT                                                            0xe
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_13_BMSK                                                         0x2000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_13_SHFT                                                            0xd
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_12_BMSK                                                         0x1000
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_12_SHFT                                                            0xc
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_11_BMSK                                                          0x800
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_11_SHFT                                                            0xb
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_10_BMSK                                                          0x400
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_10_SHFT                                                            0xa
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_9_BMSK                                                           0x200
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_9_SHFT                                                             0x9
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_8_BMSK                                                           0x100
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_8_SHFT                                                             0x8
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_7_BMSK                                                            0x80
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_7_SHFT                                                             0x7
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_6_BMSK                                                            0x40
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_6_SHFT                                                             0x6
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_5_BMSK                                                            0x20
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_5_SHFT                                                             0x5
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_4_BMSK                                                            0x10
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_4_SHFT                                                             0x4
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_3_BMSK                                                             0x8
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_3_SHFT                                                             0x3
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_2_BMSK                                                             0x4
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_2_SHFT                                                             0x2
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_1_BMSK                                                             0x2
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_1_SHFT                                                             0x1
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_0_BMSK                                                             0x1
#define HWIO_PARTIAL_GOOD_CPU_REG_LSB_CPU_0_SHFT                                                             0x0

#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038f8)
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038f8)
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_RMSK                                                                0xffff
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_IN          \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_REG_MSB_ADDR, HWIO_PARTIAL_GOOD_CPU_REG_MSB_RMSK)
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_INM(m)      \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_REG_MSB_ADDR, m)
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_OUT(v)      \
        out_dword(HWIO_PARTIAL_GOOD_CPU_REG_MSB_ADDR,v)
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PARTIAL_GOOD_CPU_REG_MSB_ADDR,m,v,HWIO_PARTIAL_GOOD_CPU_REG_MSB_IN)
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_47_BMSK                                                         0x8000
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_47_SHFT                                                            0xf
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_46_BMSK                                                         0x4000
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_46_SHFT                                                            0xe
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_45_BMSK                                                         0x2000
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_45_SHFT                                                            0xd
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_44_BMSK                                                         0x1000
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_44_SHFT                                                            0xc
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_43_BMSK                                                          0x800
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_43_SHFT                                                            0xb
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_42_BMSK                                                          0x400
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_42_SHFT                                                            0xa
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_41_BMSK                                                          0x200
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_41_SHFT                                                            0x9
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_40_BMSK                                                          0x100
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_40_SHFT                                                            0x8
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_39_BMSK                                                           0x80
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_39_SHFT                                                            0x7
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_38_BMSK                                                           0x40
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_38_SHFT                                                            0x6
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_37_BMSK                                                           0x20
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_37_SHFT                                                            0x5
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_36_BMSK                                                           0x10
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_36_SHFT                                                            0x4
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_35_BMSK                                                            0x8
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_35_SHFT                                                            0x3
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_34_BMSK                                                            0x4
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_34_SHFT                                                            0x2
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_33_BMSK                                                            0x2
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_33_SHFT                                                            0x1
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_32_BMSK                                                            0x1
#define HWIO_PARTIAL_GOOD_CPU_REG_MSB_CPU_32_SHFT                                                            0x0

#define HWIO_PARTIAL_GOOD_L3_REG_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000038fc)
#define HWIO_PARTIAL_GOOD_L3_REG_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000038fc)
#define HWIO_PARTIAL_GOOD_L3_REG_RMSK                                                                 0x80ffffff
#define HWIO_PARTIAL_GOOD_L3_REG_IN          \
        in_dword_masked(HWIO_PARTIAL_GOOD_L3_REG_ADDR, HWIO_PARTIAL_GOOD_L3_REG_RMSK)
#define HWIO_PARTIAL_GOOD_L3_REG_INM(m)      \
        in_dword_masked(HWIO_PARTIAL_GOOD_L3_REG_ADDR, m)
#define HWIO_PARTIAL_GOOD_L3_REG_OUT(v)      \
        out_dword(HWIO_PARTIAL_GOOD_L3_REG_ADDR,v)
#define HWIO_PARTIAL_GOOD_L3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PARTIAL_GOOD_L3_REG_ADDR,m,v,HWIO_PARTIAL_GOOD_L3_REG_IN)
#define HWIO_PARTIAL_GOOD_L3_REG_REG_SELECT_BMSK                                                      0x80000000
#define HWIO_PARTIAL_GOOD_L3_REG_REG_SELECT_SHFT                                                            0x1f
#define HWIO_PARTIAL_GOOD_L3_REG_L3_11_INTRLV_1_BMSK                                                    0x800000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_11_INTRLV_1_SHFT                                                        0x17
#define HWIO_PARTIAL_GOOD_L3_REG_L3_11_INTRLV_0_BMSK                                                    0x400000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_11_INTRLV_0_SHFT                                                        0x16
#define HWIO_PARTIAL_GOOD_L3_REG_L3_10_INTRLV_1_BMSK                                                    0x200000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_10_INTRLV_1_SHFT                                                        0x15
#define HWIO_PARTIAL_GOOD_L3_REG_L3_10_INTRLV_0_BMSK                                                    0x100000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_10_INTRLV_0_SHFT                                                        0x14
#define HWIO_PARTIAL_GOOD_L3_REG_L3_9_INTRLV_1_BMSK                                                      0x80000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_9_INTRLV_1_SHFT                                                         0x13
#define HWIO_PARTIAL_GOOD_L3_REG_L3_9_INTRLV_0_BMSK                                                      0x40000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_9_INTRLV_0_SHFT                                                         0x12
#define HWIO_PARTIAL_GOOD_L3_REG_L3_8_INTRLV_1_BMSK                                                      0x20000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_8_INTRLV_1_SHFT                                                         0x11
#define HWIO_PARTIAL_GOOD_L3_REG_L3_8_INTRLV_0_BMSK                                                      0x10000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_8_INTRLV_0_SHFT                                                         0x10
#define HWIO_PARTIAL_GOOD_L3_REG_L3_7_INTRLV_1_BMSK                                                       0x8000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_7_INTRLV_1_SHFT                                                          0xf
#define HWIO_PARTIAL_GOOD_L3_REG_L3_7_INTRLV_0_BMSK                                                       0x4000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_7_INTRLV_0_SHFT                                                          0xe
#define HWIO_PARTIAL_GOOD_L3_REG_L3_6_INTRLV_1_BMSK                                                       0x2000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_6_INTRLV_1_SHFT                                                          0xd
#define HWIO_PARTIAL_GOOD_L3_REG_L3_6_INTRLV_0_BMSK                                                       0x1000
#define HWIO_PARTIAL_GOOD_L3_REG_L3_6_INTRLV_0_SHFT                                                          0xc
#define HWIO_PARTIAL_GOOD_L3_REG_L3_5_INTRLV_1_BMSK                                                        0x800
#define HWIO_PARTIAL_GOOD_L3_REG_L3_5_INTRLV_1_SHFT                                                          0xb
#define HWIO_PARTIAL_GOOD_L3_REG_L3_5_INTRLV_0_BMSK                                                        0x400
#define HWIO_PARTIAL_GOOD_L3_REG_L3_5_INTRLV_0_SHFT                                                          0xa
#define HWIO_PARTIAL_GOOD_L3_REG_L3_4_INTRLV_1_BMSK                                                        0x200
#define HWIO_PARTIAL_GOOD_L3_REG_L3_4_INTRLV_1_SHFT                                                          0x9
#define HWIO_PARTIAL_GOOD_L3_REG_L3_4_INTRLV_0_BMSK                                                        0x100
#define HWIO_PARTIAL_GOOD_L3_REG_L3_4_INTRLV_0_SHFT                                                          0x8
#define HWIO_PARTIAL_GOOD_L3_REG_L3_3_INTRLV_1_BMSK                                                         0x80
#define HWIO_PARTIAL_GOOD_L3_REG_L3_3_INTRLV_1_SHFT                                                          0x7
#define HWIO_PARTIAL_GOOD_L3_REG_L3_3_INTRLV_0_BMSK                                                         0x40
#define HWIO_PARTIAL_GOOD_L3_REG_L3_3_INTRLV_0_SHFT                                                          0x6
#define HWIO_PARTIAL_GOOD_L3_REG_L3_2_INTRLV_1_BMSK                                                         0x20
#define HWIO_PARTIAL_GOOD_L3_REG_L3_2_INTRLV_1_SHFT                                                          0x5
#define HWIO_PARTIAL_GOOD_L3_REG_L3_2_INTRLV_0_BMSK                                                         0x10
#define HWIO_PARTIAL_GOOD_L3_REG_L3_2_INTRLV_0_SHFT                                                          0x4
#define HWIO_PARTIAL_GOOD_L3_REG_L3_1_INTRLV_1_BMSK                                                          0x8
#define HWIO_PARTIAL_GOOD_L3_REG_L3_1_INTRLV_1_SHFT                                                          0x3
#define HWIO_PARTIAL_GOOD_L3_REG_L3_1_INTRLV_0_BMSK                                                          0x4
#define HWIO_PARTIAL_GOOD_L3_REG_L3_1_INTRLV_0_SHFT                                                          0x2
#define HWIO_PARTIAL_GOOD_L3_REG_L3_0_INTRLV_1_BMSK                                                          0x2
#define HWIO_PARTIAL_GOOD_L3_REG_L3_0_INTRLV_1_SHFT                                                          0x1
#define HWIO_PARTIAL_GOOD_L3_REG_L3_0_INTRLV_0_BMSK                                                          0x1
#define HWIO_PARTIAL_GOOD_L3_REG_L3_0_INTRLV_0_SHFT                                                          0x0

#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003900)
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003900)
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_RMSK                                                           0xffffffff
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_IN          \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_PORT_LSB_ADDR, HWIO_PARTIAL_GOOD_CPU_PORT_LSB_RMSK)
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_INM(m)      \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_PORT_LSB_ADDR, m)
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_31_BMSK                                                    0x80000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_31_SHFT                                                          0x1f
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_30_BMSK                                                    0x40000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_30_SHFT                                                          0x1e
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_29_BMSK                                                    0x20000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_29_SHFT                                                          0x1d
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_28_BMSK                                                    0x10000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_28_SHFT                                                          0x1c
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_27_BMSK                                                     0x8000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_27_SHFT                                                          0x1b
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_26_BMSK                                                     0x4000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_26_SHFT                                                          0x1a
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_25_BMSK                                                     0x2000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_25_SHFT                                                          0x19
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_24_BMSK                                                     0x1000000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_24_SHFT                                                          0x18
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_23_BMSK                                                      0x800000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_23_SHFT                                                          0x17
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_22_BMSK                                                      0x400000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_22_SHFT                                                          0x16
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_21_BMSK                                                      0x200000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_21_SHFT                                                          0x15
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_20_BMSK                                                      0x100000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_20_SHFT                                                          0x14
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_19_BMSK                                                       0x80000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_19_SHFT                                                          0x13
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_18_BMSK                                                       0x40000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_18_SHFT                                                          0x12
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_17_BMSK                                                       0x20000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_17_SHFT                                                          0x11
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_16_BMSK                                                       0x10000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_16_SHFT                                                          0x10
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_15_BMSK                                                        0x8000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_15_SHFT                                                           0xf
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_14_BMSK                                                        0x4000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_14_SHFT                                                           0xe
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_13_BMSK                                                        0x2000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_13_SHFT                                                           0xd
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_12_BMSK                                                        0x1000
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_12_SHFT                                                           0xc
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_11_BMSK                                                         0x800
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_11_SHFT                                                           0xb
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_10_BMSK                                                         0x400
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_10_SHFT                                                           0xa
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_9_BMSK                                                          0x200
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_9_SHFT                                                            0x9
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_8_BMSK                                                          0x100
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_8_SHFT                                                            0x8
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_7_BMSK                                                           0x80
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_7_SHFT                                                            0x7
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_6_BMSK                                                           0x40
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_6_SHFT                                                            0x6
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_5_BMSK                                                           0x20
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_5_SHFT                                                            0x5
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_4_BMSK                                                           0x10
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_4_SHFT                                                            0x4
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_3_BMSK                                                            0x8
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_3_SHFT                                                            0x3
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_2_BMSK                                                            0x4
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_2_SHFT                                                            0x2
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_1_BMSK                                                            0x2
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_1_SHFT                                                            0x1
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_0_BMSK                                                            0x1
#define HWIO_PARTIAL_GOOD_CPU_PORT_LSB_CPU_0_SHFT                                                            0x0

#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003904)
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003904)
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_RMSK                                                               0xffff
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_IN          \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_PORT_MSB_ADDR, HWIO_PARTIAL_GOOD_CPU_PORT_MSB_RMSK)
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_INM(m)      \
        in_dword_masked(HWIO_PARTIAL_GOOD_CPU_PORT_MSB_ADDR, m)
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_47_BMSK                                                        0x8000
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_47_SHFT                                                           0xf
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_46_BMSK                                                        0x4000
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_46_SHFT                                                           0xe
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_45_BMSK                                                        0x2000
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_45_SHFT                                                           0xd
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_44_BMSK                                                        0x1000
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_44_SHFT                                                           0xc
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_43_BMSK                                                         0x800
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_43_SHFT                                                           0xb
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_42_BMSK                                                         0x400
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_42_SHFT                                                           0xa
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_41_BMSK                                                         0x200
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_41_SHFT                                                           0x9
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_40_BMSK                                                         0x100
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_40_SHFT                                                           0x8
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_39_BMSK                                                          0x80
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_39_SHFT                                                           0x7
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_38_BMSK                                                          0x40
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_38_SHFT                                                           0x6
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_37_BMSK                                                          0x20
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_37_SHFT                                                           0x5
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_36_BMSK                                                          0x10
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_36_SHFT                                                           0x4
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_35_BMSK                                                           0x8
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_35_SHFT                                                           0x3
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_34_BMSK                                                           0x4
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_34_SHFT                                                           0x2
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_33_BMSK                                                           0x2
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_33_SHFT                                                           0x1
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_32_BMSK                                                           0x1
#define HWIO_PARTIAL_GOOD_CPU_PORT_MSB_CPU_32_SHFT                                                           0x0

#define HWIO_PARTIAL_GOOD_L3_PORT_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003908)
#define HWIO_PARTIAL_GOOD_L3_PORT_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003908)
#define HWIO_PARTIAL_GOOD_L3_PORT_RMSK                                                                  0xffffff
#define HWIO_PARTIAL_GOOD_L3_PORT_IN          \
        in_dword_masked(HWIO_PARTIAL_GOOD_L3_PORT_ADDR, HWIO_PARTIAL_GOOD_L3_PORT_RMSK)
#define HWIO_PARTIAL_GOOD_L3_PORT_INM(m)      \
        in_dword_masked(HWIO_PARTIAL_GOOD_L3_PORT_ADDR, m)
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_11_INTRLV_1_BMSK                                                   0x800000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_11_INTRLV_1_SHFT                                                       0x17
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_11_INTRLV_0_BMSK                                                   0x400000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_11_INTRLV_0_SHFT                                                       0x16
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_10_INTRLV_1_BMSK                                                   0x200000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_10_INTRLV_1_SHFT                                                       0x15
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_10_INTRLV_0_BMSK                                                   0x100000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_10_INTRLV_0_SHFT                                                       0x14
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_9_INTRLV_1_BMSK                                                     0x80000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_9_INTRLV_1_SHFT                                                        0x13
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_9_INTRLV_0_BMSK                                                     0x40000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_9_INTRLV_0_SHFT                                                        0x12
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_8_INTRLV_1_BMSK                                                     0x20000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_8_INTRLV_1_SHFT                                                        0x11
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_8_INTRLV_0_BMSK                                                     0x10000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_8_INTRLV_0_SHFT                                                        0x10
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_7_INTRLV_1_BMSK                                                      0x8000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_7_INTRLV_1_SHFT                                                         0xf
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_7_INTRLV_0_BMSK                                                      0x4000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_7_INTRLV_0_SHFT                                                         0xe
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_6_INTRLV_1_BMSK                                                      0x2000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_6_INTRLV_1_SHFT                                                         0xd
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_6_INTRLV_0_BMSK                                                      0x1000
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_6_INTRLV_0_SHFT                                                         0xc
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_5_INTRLV_1_BMSK                                                       0x800
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_5_INTRLV_1_SHFT                                                         0xb
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_5_INTRLV_0_BMSK                                                       0x400
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_5_INTRLV_0_SHFT                                                         0xa
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_4_INTRLV_1_BMSK                                                       0x200
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_4_INTRLV_1_SHFT                                                         0x9
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_4_INTRLV_0_BMSK                                                       0x100
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_4_INTRLV_0_SHFT                                                         0x8
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_3_INTRLV_1_BMSK                                                        0x80
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_3_INTRLV_1_SHFT                                                         0x7
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_3_INTRLV_0_BMSK                                                        0x40
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_3_INTRLV_0_SHFT                                                         0x6
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_2_INTRLV_1_BMSK                                                        0x20
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_2_INTRLV_1_SHFT                                                         0x5
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_2_INTRLV_0_BMSK                                                        0x10
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_2_INTRLV_0_SHFT                                                         0x4
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_1_INTRLV_1_BMSK                                                         0x8
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_1_INTRLV_1_SHFT                                                         0x3
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_1_INTRLV_0_BMSK                                                         0x4
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_1_INTRLV_0_SHFT                                                         0x2
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_0_INTRLV_1_BMSK                                                         0x2
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_0_INTRLV_1_SHFT                                                         0x1
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_0_INTRLV_0_BMSK                                                         0x1
#define HWIO_PARTIAL_GOOD_L3_PORT_L3_0_INTRLV_0_SHFT                                                         0x0

#define HWIO_FUSE_DISTRIBUTION_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000390c)
#define HWIO_FUSE_DISTRIBUTION_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000390c)
#define HWIO_FUSE_DISTRIBUTION_STATUS_RMSK                                                                0x1fff
#define HWIO_FUSE_DISTRIBUTION_STATUS_IN          \
        in_dword_masked(HWIO_FUSE_DISTRIBUTION_STATUS_ADDR, HWIO_FUSE_DISTRIBUTION_STATUS_RMSK)
#define HWIO_FUSE_DISTRIBUTION_STATUS_INM(m)      \
        in_dword_masked(HWIO_FUSE_DISTRIBUTION_STATUS_ADDR, m)
#define HWIO_FUSE_DISTRIBUTION_STATUS_FUSE_DISTRIBUTION_PARITY_ERROR_ADDR_BMSK                            0x1ffc
#define HWIO_FUSE_DISTRIBUTION_STATUS_FUSE_DISTRIBUTION_PARITY_ERROR_ADDR_SHFT                               0x2
#define HWIO_FUSE_DISTRIBUTION_STATUS_FUSE_DISTRIBUTION_ERROR_AGAIN_BMSK                                     0x2
#define HWIO_FUSE_DISTRIBUTION_STATUS_FUSE_DISTRIBUTION_ERROR_AGAIN_SHFT                                     0x1
#define HWIO_FUSE_DISTRIBUTION_STATUS_FUSE_DISTRIBUTION_ERROR_BMSK                                           0x1
#define HWIO_FUSE_DISTRIBUTION_STATUS_FUSE_DISTRIBUTION_ERROR_SHFT                                           0x0

#define HWIO_SW_ROT_STICKY_BIT_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003910)
#define HWIO_SW_ROT_STICKY_BIT_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003910)
#define HWIO_SW_ROT_STICKY_BIT_RMSK                                                                          0x1
#define HWIO_SW_ROT_STICKY_BIT_IN          \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, HWIO_SW_ROT_STICKY_BIT_RMSK)
#define HWIO_SW_ROT_STICKY_BIT_INM(m)      \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, m)
#define HWIO_SW_ROT_STICKY_BIT_OUT(v)      \
        out_dword(HWIO_SW_ROT_STICKY_BIT_ADDR,v)
#define HWIO_SW_ROT_STICKY_BIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SW_ROT_STICKY_BIT_ADDR,m,v,HWIO_SW_ROT_STICKY_BIT_IN)
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_BMSK                                                      0x1
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_SHFT                                                      0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00003914)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00003914)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_RMSK                                                     0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION31_STICKY_BIT_BMSK                                 0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION31_STICKY_BIT_SHFT                                       0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION30_STICKY_BIT_BMSK                                 0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION30_STICKY_BIT_SHFT                                       0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION29_STICKY_BIT_BMSK                                 0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION29_STICKY_BIT_SHFT                                       0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION28_STICKY_BIT_BMSK                                 0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION28_STICKY_BIT_SHFT                                       0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION27_STICKY_BIT_BMSK                                  0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION27_STICKY_BIT_SHFT                                       0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION26_STICKY_BIT_BMSK                                  0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION26_STICKY_BIT_SHFT                                       0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION25_STICKY_BIT_BMSK                                  0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION25_STICKY_BIT_SHFT                                       0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION24_STICKY_BIT_BMSK                                  0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION24_STICKY_BIT_SHFT                                       0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION23_STICKY_BIT_BMSK                                   0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION23_STICKY_BIT_SHFT                                       0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION22_STICKY_BIT_BMSK                                   0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION22_STICKY_BIT_SHFT                                       0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION21_STICKY_BIT_BMSK                                   0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION21_STICKY_BIT_SHFT                                       0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION20_STICKY_BIT_BMSK                                   0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION20_STICKY_BIT_SHFT                                       0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION19_STICKY_BIT_BMSK                                    0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION19_STICKY_BIT_SHFT                                       0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION18_STICKY_BIT_BMSK                                    0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION18_STICKY_BIT_SHFT                                       0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION17_STICKY_BIT_BMSK                                    0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION17_STICKY_BIT_SHFT                                       0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION16_STICKY_BIT_BMSK                                    0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION16_STICKY_BIT_SHFT                                       0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION15_STICKY_BIT_BMSK                                     0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION15_STICKY_BIT_SHFT                                        0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION14_STICKY_BIT_BMSK                                     0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION14_STICKY_BIT_SHFT                                        0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION13_STICKY_BIT_BMSK                                     0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION13_STICKY_BIT_SHFT                                        0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION12_STICKY_BIT_BMSK                                     0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION12_STICKY_BIT_SHFT                                        0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION11_STICKY_BIT_BMSK                                      0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION11_STICKY_BIT_SHFT                                        0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION10_STICKY_BIT_BMSK                                      0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION10_STICKY_BIT_SHFT                                        0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION9_STICKY_BIT_BMSK                                       0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION9_STICKY_BIT_SHFT                                         0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION8_STICKY_BIT_BMSK                                       0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION8_STICKY_BIT_SHFT                                         0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION7_STICKY_BIT_BMSK                                        0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION7_STICKY_BIT_SHFT                                         0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION6_STICKY_BIT_BMSK                                        0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION6_STICKY_BIT_SHFT                                         0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION5_STICKY_BIT_BMSK                                        0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION5_STICKY_BIT_SHFT                                         0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION4_STICKY_BIT_BMSK                                        0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION4_STICKY_BIT_SHFT                                         0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION3_STICKY_BIT_BMSK                                         0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION3_STICKY_BIT_SHFT                                         0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION2_STICKY_BIT_BMSK                                         0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION2_STICKY_BIT_SHFT                                         0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION1_STICKY_BIT_BMSK                                         0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION1_STICKY_BIT_SHFT                                         0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION0_STICKY_BIT_BMSK                                         0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT_REGION0_STICKY_BIT_SHFT                                         0x0


#endif /* __VOLTPLAN_FUSE_HWIO_H__ */
