module clock_divider (input Clock, Reset_n, output reg clk_ms);
	parameter factor=10; //50000; // 32'h000061a7;
	reg [31:0] countQ;
	always @ (posedge Clock, negedge Reset_n) begin
	if (!Reset_n) begin
	/* fill in your code here */
	end
	else
	begin
		if (countQ<factor/2) begin
		/* fill in your code here */
		end
		else if (countQ<factor) begin
		/* fill in your code here */
		end
		else begin//countQ==factor
		/* fill in your code here */
		end
	end
	end
endmodule