Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  hw1.vo
Sim SDF file          :  hw1__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do hw1_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {hw1.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 23:26:55 on Mar 21,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." hw1.vo 
ModelSim-Altera Info: # -- Compiling module hw1
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	hw1
ModelSim-Altera Info: # End time: 23:26:55 on Mar 21,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 1 {D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 23:26:55 on Mar 21,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 1" D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v 
ModelSim-Altera Info: # -- Compiling module hw1_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	hw1_tb
ModelSim-Altera Info: # End time: 23:26:55 on Mar 21,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  hw1_tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" hw1_tb 
ModelSim-Altera Info: # Start time: 23:26:55 on Mar 21,2022
ModelSim-Altera Info: # Loading work.hw1_tb
ModelSim-Altera Info: # Loading work.hw1
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf
ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading instances from hw1_v.sdo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'clk_50M' not found in the connected module (1st connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'reset_n' not found in the connected module (2nd connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'write' not found in the connected module (3rd connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'write_value' not found in the connected module (4th connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'uart_txd' not found in the connected module (5th connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'read_complete' not found in the connected module (6th connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'read_error' not found in the connected module (7th connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'read_value' not found in the connected module (8th connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'uart_rxd' not found in the connected module (9th connection).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Error: # ** Fatal: (vsim-3365) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Too many port connections. Expected 2, found 9.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
ModelSim-Altera Info: # FATAL ERROR while loading design
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design
ModelSim-Altera Info: #        Pausing macro execution
ModelSim-Altera Info: # MACRO ./hw1_run_msim_gate_verilog.do PAUSED at line 12
ModelSim-Altera Info: # End time: 23:27:42 on Mar 21,2022, Elapsed time: 0:00:47
ModelSim-Altera Info: # Errors: 10, Warnings: 0
Error: Errors encountered while running modelsim do file
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  1
Nativelink TCL script failed with errorInfo:  1
    (procedure "launch_sim" line 1)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
                set savedCode $::errorCode
                set savedInfo $::errorInfo
                error $result $..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
            set status 1
            if [ info exists ::errorCode ] {
                set save..."
    (procedure "run_sim" line 74)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
            set savedCode $::errorCode
            set savedInfo $::errorInfo
            error "$result" $savedInfo ..."
    (procedure "run_eda_simulation_tool" line 334)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
