Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 07 20:31:02 2024
| Host         : LAPTOP-KN9N3SBV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CU/DBEN/q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CU/DBEN/q3_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CU/TFFUD/temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CM01/COUNT_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/CU/CM10/COUNT_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/CU/CM10/COUNT_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/CU/CM10/COUNT_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: EU/CU/CS01/COUNT_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: EU/CU/CS10/COUNT_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: EU/FD1/TEMP_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/SSD/refresh_counter_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: EU/SSD/refresh_counter_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                   85        0.170        0.000                      0                   85        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.831        0.000                      0                   85        0.170        0.000                      0                   85        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/TEMP_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 2.002ns (47.768%)  route 2.189ns (52.232%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          1.334     8.956    EU/FD1/clear
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.373     9.329 r  EU/FD1/TEMP_i_1/O
                         net (fo=1, routed)           0.000     9.329    EU/FD1/TEMP_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  EU/FD1/TEMP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.844    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  EU/FD1/TEMP_reg/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.077    15.160    EU/FD1/TEMP_reg
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.629ns (48.630%)  route 1.721ns (51.370%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.866     8.488    EU/FD1/clear
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[0]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.678    14.425    EU/FD1/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.629ns (48.630%)  route 1.721ns (51.370%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.866     8.488    EU/FD1/clear
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[1]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.678    14.425    EU/FD1/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.629ns (48.630%)  route 1.721ns (51.370%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.866     8.488    EU/FD1/clear
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[2]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.678    14.425    EU/FD1/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.629ns (48.630%)  route 1.721ns (51.370%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.866     8.488    EU/FD1/clear
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.678    14.425    EU/FD1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.629ns (50.638%)  route 1.588ns (49.362%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.355    EU/FD1/clear
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.678    14.389    EU/FD1/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.629ns (50.638%)  route 1.588ns (49.362%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.355    EU/FD1/clear
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.678    14.389    EU/FD1/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.629ns (50.638%)  route 1.588ns (49.362%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.355    EU/FD1/clear
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.678    14.389    EU/FD1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.629ns (50.638%)  route 1.588ns (49.362%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.733     8.355    EU/FD1/clear
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.501    14.842    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  EU/FD1/COUNT_reg[7]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.678    14.389    EU/FD1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 EU/FD1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.629ns (51.422%)  route 1.539ns (48.578%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.138    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  EU/FD1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  EU/FD1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.855     6.449    EU/FD1/COUNT_reg[3]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.573 r  EU/FD1/geqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.573    EU/FD1/geqOp_carry_i_3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  EU/FD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    EU/FD1/geqOp_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  EU/FD1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    EU/FD1/geqOp_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  EU/FD1/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.351    EU/FD1/geqOp_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.622 r  EU/FD1/geqOp_carry__2/CO[0]
                         net (fo=27, routed)          0.684     8.306    EU/FD1/clear
    SLICE_X58Y26         FDRE                                         r  EU/FD1/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.844    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  EU/FD1/COUNT_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.678    14.391    EU/FD1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CU/DBEN/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBEN/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.586     1.469    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  CU/DBEN/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CU/DBEN/q1_reg/Q
                         net (fo=1, routed)           0.112     1.722    CU/DBEN/q1
    SLICE_X59Y20         FDRE                                         r  CU/DBEN/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.853     1.980    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CU/DBEN/q2_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.070     1.552    CU/DBEN/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 EU/SSD/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/SSD/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.586     1.469    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  EU/SSD/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  EU/SSD/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.748    EU/SSD/refresh_counter_reg_n_0_[6]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  EU/SSD/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    EU/SSD/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  EU/SSD/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     1.982    EU/SSD/CLK_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  EU/SSD/refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    EU/SSD/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CU/DBEN/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBEN/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.468    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CU/DBEN/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CU/DBEN/q2_reg/Q
                         net (fo=2, routed)           0.181     1.791    CU/DBEN/q2
    SLICE_X59Y20         FDRE                                         r  CU/DBEN/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.853     1.980    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  CU/DBEN/q3_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.066     1.534    CU/DBEN/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 EU/FD1/TEMP_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/TEMP_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.582     1.465    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  EU/FD1/TEMP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  EU/FD1/TEMP_reg/Q
                         net (fo=2, routed)           0.175     1.804    EU/FD1/CLK_1hz
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  EU/FD1/TEMP_i_1/O
                         net (fo=1, routed)           0.000     1.849    EU/FD1/TEMP_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  EU/FD1/TEMP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.849     1.976    EU/FD1/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  EU/FD1/TEMP_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.120     1.585    EU/FD1/TEMP_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CU/DBEN/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBEN/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.587     1.470    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  CU/DBEN/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CU/DBEN/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.760    CU/DBEN/DBSEC/count_reg[6]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  CU/DBEN/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    CU/DBEN/count_reg[4]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  CU/DBEN/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     1.982    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  CU/DBEN/count_reg[6]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.604    CU/DBEN/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CU/DBEN/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBEN/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.586     1.469    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  CU/DBEN/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CU/DBEN/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.759    CU/DBEN/DBSEC/count_reg[10]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  CU/DBEN/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    CU/DBEN/count_reg[8]_i_1_n_5
    SLICE_X60Y19         FDRE                                         r  CU/DBEN/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     1.981    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  CU/DBEN/count_reg[10]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    CU/DBEN/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CU/DBEN/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBEN/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.468    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  CU/DBEN/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CU/DBEN/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.759    CU/DBEN/DBSEC/count_reg[14]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  CU/DBEN/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    CU/DBEN/count_reg[12]_i_1_n_5
    SLICE_X60Y20         FDRE                                         r  CU/DBEN/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.853     1.980    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  CU/DBEN/count_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    CU/DBEN/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CU/DBEN/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/DBEN/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.588     1.471    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  CU/DBEN/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  CU/DBEN/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.762    CU/DBEN/DBSEC/count_reg[2]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  CU/DBEN/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    CU/DBEN/count_reg[0]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  CU/DBEN/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.856     1.983    CU/DBEN/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  CU/DBEN/count_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    CU/DBEN/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 EU/FD1/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.584     1.467    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  EU/FD1/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  EU/FD1/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.133     1.741    EU/FD1/COUNT_reg[14]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  EU/FD1/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    EU/FD1/COUNT_reg[12]_i_1_n_5
    SLICE_X58Y27         FDRE                                         r  EU/FD1/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.851     1.978    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  EU/FD1/COUNT_reg[14]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    EU/FD1/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 EU/FD1/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EU/FD1/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.584     1.467    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  EU/FD1/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  EU/FD1/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.134     1.742    EU/FD1/COUNT_reg[18]
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  EU/FD1/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    EU/FD1/COUNT_reg[16]_i_1_n_5
    SLICE_X58Y28         FDRE                                         r  EU/FD1/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.852     1.979    EU/FD1/CLK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  EU/FD1/COUNT_reg[18]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    EU/FD1/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   CU/DBEN/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   CU/DBEN/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   CU/DBEN/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   CU/DBEN/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   CU/DBEN/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   CU/DBEN/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   CU/DBEN/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   CU/DBEN/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   CU/DBEN/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   CU/DBEN/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   CU/DBEN/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   CU/DBEN/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   CU/DBEN/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   CU/DBEN/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   CU/DBEN/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   CU/DBEN/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   CU/DBEN/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   CU/DBEN/q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   CU/DBEN/q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   CU/DBEN/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   CU/DBEN/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   CU/DBEN/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   CU/DBEN/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   EU/FD1/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   EU/FD1/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   EU/FD1/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   EU/FD1/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   EU/FD1/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   EU/FD1/COUNT_reg[13]/C



