// Seed: 1387271180
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4#(
        .id_7(1),
        .id_8(1),
        .id_9(1),
        .id_10(1),
        .id_11(1'b0),
        .\id_12 (-1'b0),
        .id_13(1),
        .id_14(-1'h0),
        .id_15(1)
    )
    , id_16,
    input wand id_5
);
  wire id_17, id_18, id_19, id_20, id_21;
endmodule
module module_1 (
    input supply0 id_0#(
        .id_17(1),
        .id_18(-1),
        .id_19(-1),
        .id_20(!1),
        .id_21(-1)
    ),
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output supply1 id_13,
    output wire id_14,
    output uwire id_15
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_8,
      id_3,
      id_3
  );
  parameter id_22 = {1 > 1 ==? 1'b0, 1'd0, {1{-1'b0}}};
  reg id_23;
  ;
  assign id_21 = -1;
  assign id_18 = id_8;
  assign id_17 = 1;
  always_latch #1 id_23 <= id_6 == 1;
  id_24 :
  assert property (@(id_10) -1)
  else;
  assign id_20 = id_9;
  parameter id_25 = id_22;
  logic [1 : 1] id_26, id_27, id_28;
endmodule
