-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_ConvertInputToArray is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv3_sild_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    conv3_sild_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    conv3_sild_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    conv3_sild_empty_n : IN STD_LOGIC;
    conv3_sild_read : OUT STD_LOGIC;
    mm_a_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    mm_a_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    mm_a_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    mm_a_empty_n : IN STD_LOGIC;
    mm_a_read : OUT STD_LOGIC;
    fifo_SA_A_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_full_n : IN STD_LOGIC;
    fifo_SA_A_write : OUT STD_LOGIC;
    fifo_SA_A_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_1_full_n : IN STD_LOGIC;
    fifo_SA_A_1_write : OUT STD_LOGIC;
    fifo_SA_A_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_2_full_n : IN STD_LOGIC;
    fifo_SA_A_2_write : OUT STD_LOGIC;
    fifo_SA_A_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_3_full_n : IN STD_LOGIC;
    fifo_SA_A_3_write : OUT STD_LOGIC;
    fifo_SA_A_4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_4_full_n : IN STD_LOGIC;
    fifo_SA_A_4_write : OUT STD_LOGIC;
    fifo_SA_A_5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_5_full_n : IN STD_LOGIC;
    fifo_SA_A_5_write : OUT STD_LOGIC;
    fifo_SA_A_6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_6_full_n : IN STD_LOGIC;
    fifo_SA_A_6_write : OUT STD_LOGIC;
    fifo_SA_A_7_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_7_full_n : IN STD_LOGIC;
    fifo_SA_A_7_write : OUT STD_LOGIC;
    fifo_SA_A_8_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_8_full_n : IN STD_LOGIC;
    fifo_SA_A_8_write : OUT STD_LOGIC;
    fifo_SA_A_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_9_full_n : IN STD_LOGIC;
    fifo_SA_A_9_write : OUT STD_LOGIC;
    fifo_SA_A_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_10_full_n : IN STD_LOGIC;
    fifo_SA_A_10_write : OUT STD_LOGIC;
    fifo_SA_A_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_11_full_n : IN STD_LOGIC;
    fifo_SA_A_11_write : OUT STD_LOGIC;
    fifo_SA_A_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_12_full_n : IN STD_LOGIC;
    fifo_SA_A_12_write : OUT STD_LOGIC;
    fifo_SA_A_13_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_13_full_n : IN STD_LOGIC;
    fifo_SA_A_13_write : OUT STD_LOGIC;
    fifo_SA_A_14_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_14_full_n : IN STD_LOGIC;
    fifo_SA_A_14_write : OUT STD_LOGIC;
    fifo_SA_A_15_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_15_full_n : IN STD_LOGIC;
    fifo_SA_A_15_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    mode_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    mode_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_empty_n : IN STD_LOGIC;
    mode_read : OUT STD_LOGIC;
    num_a_sa_2_loc_c42_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    num_a_sa_2_loc_c42_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    num_a_sa_2_loc_c42_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    num_a_sa_2_loc_c42_full_n : IN STD_LOGIC;
    num_a_sa_2_loc_c42_write : OUT STD_LOGIC;
    mode_c66_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    mode_c66_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_c66_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_c66_full_n : IN STD_LOGIC;
    mode_c66_write : OUT STD_LOGIC );
end;


architecture behav of top_ConvertInputToArray is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mode_blk_n : STD_LOGIC;
    signal num_a_sa_2_loc_c42_blk_n : STD_LOGIC;
    signal mode_c66_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal mode_7_reg_151 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_idle : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_ready : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write : STD_LOGIC;
    signal grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mm_a_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        mm_a_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        mm_a_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        mm_a_empty_n : IN STD_LOGIC;
        mm_a_read : OUT STD_LOGIC;
        conv3_sild_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        conv3_sild_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        conv3_sild_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        conv3_sild_empty_n : IN STD_LOGIC;
        conv3_sild_read : OUT STD_LOGIC;
        fifo_SA_A_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_full_n : IN STD_LOGIC;
        fifo_SA_A_write : OUT STD_LOGIC;
        fifo_SA_A_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_1_full_n : IN STD_LOGIC;
        fifo_SA_A_1_write : OUT STD_LOGIC;
        fifo_SA_A_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_2_full_n : IN STD_LOGIC;
        fifo_SA_A_2_write : OUT STD_LOGIC;
        fifo_SA_A_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_3_full_n : IN STD_LOGIC;
        fifo_SA_A_3_write : OUT STD_LOGIC;
        fifo_SA_A_4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_4_full_n : IN STD_LOGIC;
        fifo_SA_A_4_write : OUT STD_LOGIC;
        fifo_SA_A_5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_5_full_n : IN STD_LOGIC;
        fifo_SA_A_5_write : OUT STD_LOGIC;
        fifo_SA_A_6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_6_full_n : IN STD_LOGIC;
        fifo_SA_A_6_write : OUT STD_LOGIC;
        fifo_SA_A_7_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_7_full_n : IN STD_LOGIC;
        fifo_SA_A_7_write : OUT STD_LOGIC;
        fifo_SA_A_8_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_8_full_n : IN STD_LOGIC;
        fifo_SA_A_8_write : OUT STD_LOGIC;
        fifo_SA_A_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_9_full_n : IN STD_LOGIC;
        fifo_SA_A_9_write : OUT STD_LOGIC;
        fifo_SA_A_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_10_full_n : IN STD_LOGIC;
        fifo_SA_A_10_write : OUT STD_LOGIC;
        fifo_SA_A_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_11_full_n : IN STD_LOGIC;
        fifo_SA_A_11_write : OUT STD_LOGIC;
        fifo_SA_A_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_12_full_n : IN STD_LOGIC;
        fifo_SA_A_12_write : OUT STD_LOGIC;
        fifo_SA_A_13_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_13_full_n : IN STD_LOGIC;
        fifo_SA_A_13_write : OUT STD_LOGIC;
        fifo_SA_A_14_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_14_full_n : IN STD_LOGIC;
        fifo_SA_A_14_write : OUT STD_LOGIC;
        fifo_SA_A_15_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_15_full_n : IN STD_LOGIC;
        fifo_SA_A_15_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        mode_7 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104 : component top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start,
        ap_done => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done,
        ap_idle => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_idle,
        ap_ready => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_ready,
        mm_a_dout => mm_a_dout,
        mm_a_num_data_valid => ap_const_lv8_0,
        mm_a_fifo_cap => ap_const_lv8_0,
        mm_a_empty_n => mm_a_empty_n,
        mm_a_read => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read,
        conv3_sild_dout => conv3_sild_dout,
        conv3_sild_num_data_valid => ap_const_lv3_0,
        conv3_sild_fifo_cap => ap_const_lv3_0,
        conv3_sild_empty_n => conv3_sild_empty_n,
        conv3_sild_read => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read,
        fifo_SA_A_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_din,
        fifo_SA_A_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_full_n => fifo_SA_A_full_n,
        fifo_SA_A_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write,
        fifo_SA_A_1_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_din,
        fifo_SA_A_1_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_1_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_1_full_n => fifo_SA_A_1_full_n,
        fifo_SA_A_1_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write,
        fifo_SA_A_2_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_din,
        fifo_SA_A_2_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_2_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_2_full_n => fifo_SA_A_2_full_n,
        fifo_SA_A_2_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write,
        fifo_SA_A_3_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_din,
        fifo_SA_A_3_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_3_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_3_full_n => fifo_SA_A_3_full_n,
        fifo_SA_A_3_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write,
        fifo_SA_A_4_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_din,
        fifo_SA_A_4_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_4_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_4_full_n => fifo_SA_A_4_full_n,
        fifo_SA_A_4_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write,
        fifo_SA_A_5_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_din,
        fifo_SA_A_5_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_5_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_5_full_n => fifo_SA_A_5_full_n,
        fifo_SA_A_5_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write,
        fifo_SA_A_6_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_din,
        fifo_SA_A_6_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_6_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_6_full_n => fifo_SA_A_6_full_n,
        fifo_SA_A_6_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write,
        fifo_SA_A_7_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_din,
        fifo_SA_A_7_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_7_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_7_full_n => fifo_SA_A_7_full_n,
        fifo_SA_A_7_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write,
        fifo_SA_A_8_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_din,
        fifo_SA_A_8_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_8_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_8_full_n => fifo_SA_A_8_full_n,
        fifo_SA_A_8_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write,
        fifo_SA_A_9_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_din,
        fifo_SA_A_9_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_9_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_9_full_n => fifo_SA_A_9_full_n,
        fifo_SA_A_9_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write,
        fifo_SA_A_10_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_din,
        fifo_SA_A_10_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_10_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_10_full_n => fifo_SA_A_10_full_n,
        fifo_SA_A_10_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write,
        fifo_SA_A_11_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_din,
        fifo_SA_A_11_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_11_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_11_full_n => fifo_SA_A_11_full_n,
        fifo_SA_A_11_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write,
        fifo_SA_A_12_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_din,
        fifo_SA_A_12_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_12_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_12_full_n => fifo_SA_A_12_full_n,
        fifo_SA_A_12_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write,
        fifo_SA_A_13_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_din,
        fifo_SA_A_13_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_13_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_13_full_n => fifo_SA_A_13_full_n,
        fifo_SA_A_13_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write,
        fifo_SA_A_14_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_din,
        fifo_SA_A_14_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_14_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_14_full_n => fifo_SA_A_14_full_n,
        fifo_SA_A_14_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write,
        fifo_SA_A_15_din => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_din,
        fifo_SA_A_15_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_15_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_15_full_n => fifo_SA_A_15_full_n,
        fifo_SA_A_15_write => grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write,
        p_read => p_read,
        mode_7 => mode_7_reg_151);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_ready = ap_const_logic_1)) then 
                    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                mode_7_reg_151 <= mode_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done)
    begin
        if ((grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, mode_empty_n, num_a_sa_2_loc_c42_full_n, mode_c66_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (mode_c66_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c42_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    conv3_sild_read_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv3_sild_read <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_conv3_sild_read;
        else 
            conv3_sild_read <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_10_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_din;

    fifo_SA_A_10_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_10_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_10_write;
        else 
            fifo_SA_A_10_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_11_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_din;

    fifo_SA_A_11_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_11_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_11_write;
        else 
            fifo_SA_A_11_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_12_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_din;

    fifo_SA_A_12_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_12_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_12_write;
        else 
            fifo_SA_A_12_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_13_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_din;

    fifo_SA_A_13_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_13_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_13_write;
        else 
            fifo_SA_A_13_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_14_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_din;

    fifo_SA_A_14_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_14_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_14_write;
        else 
            fifo_SA_A_14_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_15_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_din;

    fifo_SA_A_15_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_15_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_15_write;
        else 
            fifo_SA_A_15_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_1_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_din;

    fifo_SA_A_1_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_1_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_1_write;
        else 
            fifo_SA_A_1_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_2_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_din;

    fifo_SA_A_2_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_2_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_2_write;
        else 
            fifo_SA_A_2_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_3_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_din;

    fifo_SA_A_3_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_3_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_3_write;
        else 
            fifo_SA_A_3_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_4_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_din;

    fifo_SA_A_4_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_4_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_4_write;
        else 
            fifo_SA_A_4_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_5_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_din;

    fifo_SA_A_5_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_5_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_5_write;
        else 
            fifo_SA_A_5_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_6_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_din;

    fifo_SA_A_6_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_6_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_6_write;
        else 
            fifo_SA_A_6_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_7_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_din;

    fifo_SA_A_7_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_7_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_7_write;
        else 
            fifo_SA_A_7_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_8_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_din;

    fifo_SA_A_8_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_8_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_8_write;
        else 
            fifo_SA_A_8_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_9_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_din;

    fifo_SA_A_9_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_9_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_9_write;
        else 
            fifo_SA_A_9_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_A_din <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_din;

    fifo_SA_A_write_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fifo_SA_A_write <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_fifo_SA_A_write;
        else 
            fifo_SA_A_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_ap_start_reg;

    mm_a_read_assign_proc : process(grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mm_a_read <= grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104_mm_a_read;
        else 
            mm_a_read <= ap_const_logic_0;
        end if; 
    end process;


    mode_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mode_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_blk_n <= mode_empty_n;
        else 
            mode_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mode_c66_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mode_c66_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_c66_blk_n <= mode_c66_full_n;
        else 
            mode_c66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mode_c66_din <= mode_dout;

    mode_c66_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mode_c66_write <= ap_const_logic_1;
        else 
            mode_c66_write <= ap_const_logic_0;
        end if; 
    end process;


    mode_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mode_read <= ap_const_logic_1;
        else 
            mode_read <= ap_const_logic_0;
        end if; 
    end process;


    num_a_sa_2_loc_c42_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, num_a_sa_2_loc_c42_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_a_sa_2_loc_c42_blk_n <= num_a_sa_2_loc_c42_full_n;
        else 
            num_a_sa_2_loc_c42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    num_a_sa_2_loc_c42_din <= p_read;

    num_a_sa_2_loc_c42_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            num_a_sa_2_loc_c42_write <= ap_const_logic_1;
        else 
            num_a_sa_2_loc_c42_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
