Assertion report generated on: 26-Mar-2024 04:29:34 PM

Assertion summary report for design: control_unit
#################################################

     Target       | Total | Passed | Failed | Vacuous | Hit | Miss
----------------- | ----- | ------ | ------ | ------- | --- | ----
  bypass_key_en   |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
    bypass_rk     |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 encrypt_decrypt  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
    end_comp      |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
    iv_cnt_en     |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
   iv_cnt_sel     |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
key_derivation_en |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
     key_gen      |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
    key_init      |   2   |   0    |   0    |    2    | 0.0 | 1.0 
     key_sel      |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
   last_round     |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
    mode_cbc      |   1   |   0    |   0    |    1    | 0.0 | 1.0 
    mode_ctr      |   1   |   0    |   0    |    1    | 0.0 | 1.0 


Resource usage summary report for the desing: control_unit
##########################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:03.170528        |     906.53    
   Simulation     |       0:00:02.037711        |     971.03    
     D Parse      |       0:00:04.343595        |     974.63    
     Mining       |       0:00:49.121190        |    1049.02    
     Overall      |       0:01:26.141238        |    1049.02    
