{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:08:35 2019 " "Info: Processing started: Thu Mar 14 17:08:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuat_xung.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xuat_xung " "Info: Found entity 1: xuat_xung" {  } { { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(39) " "Warning (10268): Verilog HDL information at test.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xuat_xung " "Info: Elaborating entity \"xuat_xung\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74373b inst1 " "Warning: Block or symbol \"74373b\" of instance \"inst1\" overlaps another block or symbol" {  } { { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 56 56 192 136 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst21 " "Warning: Block or symbol \"OR2\" of instance \"inst21\" overlaps another block or symbol" {  } { { "xuat_xung.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 320 -104 -40 368 "inst21" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dda_module.bdf 1 1 " "Warning: Using design file dda_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst5 " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst5\"" {  } { { "xuat_xung.bdf" "inst5" { Schematic "D:/Document/Thesis/Software/CPLD/xuat_xung.bdf" { { 64 560 728 320 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test dda_module:inst5\|test:inst " "Info: Elaborating entity \"test\" for hierarchy \"dda_module:inst5\|test:inst\"" {  } { { "dda_module.bdf" "inst" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 88 1240 1352 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp test.v(22) " "Warning (10036): Verilog HDL or VHDL warning at test.v(22): object \"temp\" assigned a value but never read" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(17) " "Warning (10230): Verilog HDL assignment warning at test.v(17): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(51) " "Warning (10230): Verilog HDL assignment warning at test.v(51): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test.v(57) " "Warning (10230): Verilog HDL assignment warning at test.v(57): truncated value with size 32 to match size of target (11)" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test.v(64) " "Warning (10230): Verilog HDL assignment warning at test.v(64): truncated value with size 32 to match size of target (15)" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(72) " "Warning (10230): Verilog HDL assignment warning at test.v(72): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "D:/Document/Thesis/Software/CPLD/test.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b dda_module:inst5\|74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"dda_module:inst5\|74373b:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst5\|74373b:inst2 " "Info: Elaborated megafunction instantiation \"dda_module:inst5\|74373b:inst2\"" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst5\|74138:inst41 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst5\|74138:inst41\"" {  } { { "dda_module.bdf" "inst41" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst5\|74138:inst41 " "Info: Elaborated megafunction instantiation \"dda_module:inst5\|74138:inst41\"" {  } { { "dda_module.bdf" "" { Schematic "D:/Document/Thesis/Software/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|73 " "Warning: Converted tri-state buffer \"74373b:inst1\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|72 " "Warning: Converted tri-state buffer \"74373b:inst1\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|71 " "Warning: Converted tri-state buffer \"74373b:inst1\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|69 " "Warning: Converted tri-state buffer \"74373b:inst1\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|68 " "Warning: Converted tri-state buffer \"74373b:inst1\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|67 " "Warning: Converted tri-state buffer \"74373b:inst1\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst30\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst30\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst28\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst28\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst20\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst20\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst18\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst18\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst7\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst7\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|74 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|73 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|72 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|71 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|70 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|69 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|68 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst5\|74373b:inst2\|67 " "Warning: Converted tri-state buffer \"dda_module:inst5\|74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/software/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Info: Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "339 " "Info: Implemented 339 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Document/Thesis/Software/CPLD/test.map.smsg " "Info: Generated suppressed messages file D:/Document/Thesis/Software/CPLD/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 17:08:36 2019 " "Info: Processing ended: Thu Mar 14 17:08:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
