<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › comedi › drivers › mite.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mite.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">    module/mite.h</span>
<span class="cm">    Hardware driver for NI Mite PCI interface chip</span>

<span class="cm">    COMEDI - Linux Control and Measurement Device Interface</span>
<span class="cm">    Copyright (C) 1999 David A. Schleef &lt;ds@schleef.org&gt;</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>

<span class="cm">*/</span>

<span class="cp">#ifndef _MITE_H_</span>
<span class="cp">#define _MITE_H_</span>

<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &quot;../comedidev.h&quot;</span>

<span class="cm">/*  #define DEBUG_MITE */</span>
<span class="cp">#define PCIMIO_COMPAT</span>

<span class="cp">#ifdef DEBUG_MITE</span>
<span class="cp">#define MDPRINTK(format, args...)	printk(format , ## args)</span>
<span class="cp">#else</span>
<span class="cp">#define MDPRINTK(format, args...)</span>
<span class="cp">#endif</span>

<span class="cp">#define MAX_MITE_DMA_CHANNELS 8</span>

<span class="k">struct</span> <span class="n">mite_dma_descriptor</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">next</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dar</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">hw_dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n_links</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mite_dma_descriptor</span> <span class="o">*</span><span class="n">descriptors</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">descriptors_dma_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mite_channel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dir</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">done</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mite_struct</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">used</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pcidev</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">mite_phys_addr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mite_io_addr</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">daq_phys_addr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">daq_io_addr</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">mite_channel</span> <span class="n">channels</span><span class="p">[</span><span class="n">MAX_MITE_DMA_CHANNELS</span><span class="p">];</span>
	<span class="kt">short</span> <span class="n">channel_allocated</span><span class="p">[</span><span class="n">MAX_MITE_DMA_CHANNELS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">num_channels</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">fifo_size</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span> <span class="o">*</span><span class="nf">mite_alloc_ring</span><span class="p">(</span><span class="k">struct</span>
							       <span class="n">mite_struct</span>
							       <span class="o">*</span><span class="n">mite</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span>
	    <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ring</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ring</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">hw_dev</span> <span class="o">=</span> <span class="n">get_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mite</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">hw_dev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ring</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">n_links</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">descriptors</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">descriptors_dma_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ring</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mite_free_ring</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ring</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">descriptors</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">hw_dev</span><span class="p">,</span>
					  <span class="n">ring</span><span class="o">-&gt;</span><span class="n">n_links</span> <span class="o">*</span>
					  <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_dma_descriptor</span><span class="p">),</span>
					  <span class="n">ring</span><span class="o">-&gt;</span><span class="n">descriptors</span><span class="p">,</span>
					  <span class="n">ring</span><span class="o">-&gt;</span><span class="n">descriptors_dma_addr</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">put_device</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">hw_dev</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ring</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite_devices</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mite_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mite</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mite_device_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mite</span><span class="o">-&gt;</span><span class="n">pcidev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">mite_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mite_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mite_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mite_setup2</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">use_iodwbsr_1</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mite_unsetup</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mite_list_devices</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_request_channel_in_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span> <span class="o">*</span><span class="n">mite</span><span class="p">,</span>
						   <span class="k">struct</span>
						   <span class="n">mite_dma_descriptor_ring</span>
						   <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">min_channel</span><span class="p">,</span>
						   <span class="kt">unsigned</span> <span class="n">max_channel</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="nf">mite_request_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_struct</span>
							<span class="o">*</span><span class="n">mite</span><span class="p">,</span>
							<span class="k">struct</span>
							<span class="n">mite_dma_descriptor_ring</span>
							<span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mite_request_channel_in_range</span><span class="p">(</span><span class="n">mite</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					     <span class="n">mite</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">mite_release_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="n">mite_dma_tcr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mite_dma_arm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mite_dma_disarm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mite_sync_input_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">comedi_async</span> <span class="o">*</span><span class="n">async</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mite_sync_output_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">comedi_async</span> <span class="o">*</span><span class="n">async</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">mite_bytes_written_to_memory_lb</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">mite_bytes_written_to_memory_ub</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">mite_bytes_read_from_memory_lb</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">mite_bytes_read_from_memory_ub</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">mite_bytes_in_transit</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="n">mite_get_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mite_done</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">mite_prep_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_device_bits</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_memory_bits</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mite_buf_change</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_dma_descriptor_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">comedi_async</span> <span class="o">*</span><span class="n">async</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG_MITE</span>
<span class="kt">void</span> <span class="n">mite_print_chsr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chsr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mite_dump_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">CHAN_OFFSET</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mh">0x500</span> <span class="o">+</span> <span class="mh">0x100</span> <span class="o">*</span> <span class="n">channel</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mite_registers</span> <span class="p">{</span>
	<span class="cm">/* The bits 0x90180700 in MITE_UNKNOWN_DMA_BURST_REG can be</span>
<span class="cm">	   written and read back.  The bits 0x1f always read as 1.</span>
<span class="cm">	   The rest always read as zero. */</span>
	<span class="n">MITE_UNKNOWN_DMA_BURST_REG</span> <span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="n">MITE_IODWBSR</span> <span class="o">=</span> <span class="mh">0xc0</span><span class="p">,</span>	<span class="cm">/* IO Device Window Base Size Register */</span>
	<span class="n">MITE_IODWBSR_1</span> <span class="o">=</span> <span class="mh">0xc4</span><span class="p">,</span>	<span class="cm">/*  IO Device Window Base Size Register 1 */</span>
	<span class="n">MITE_IODWCR_1</span> <span class="o">=</span> <span class="mh">0xf4</span><span class="p">,</span>
	<span class="n">MITE_PCI_CONFIG_OFFSET</span> <span class="o">=</span> <span class="mh">0x300</span><span class="p">,</span>
	<span class="n">MITE_CSIGR</span> <span class="o">=</span> <span class="mh">0x460</span>	<span class="cm">/* chip signature */</span>
<span class="p">};</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_CHOR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  channel operation */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x0</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_CHCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  channel control */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_TCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  transfer count */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_MCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  memory configuration */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_MAR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  memory address */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_DCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  device configuration */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_DAR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  device address */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_LKCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  link configuration */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_LKAR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  link address */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_LLKAR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  see mite section of tnt5002 manual */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_BAR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  base address */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x28</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_BCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  base count */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x2c</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_SAR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  ? address */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_WSCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  ? */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x34</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_WSER</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  ? */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x38</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_CHSR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  channel status */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x3c</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">MITE_FCR</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  fifo count */</span>
	<span class="k">return</span> <span class="n">CHAN_OFFSET</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x40</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">MITE_IODWBSR_bits</span> <span class="p">{</span>
	<span class="n">WENAB</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>		<span class="cm">/*  window enable */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="nf">MITE_IODWBSR_1_WSIZE_bits</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">order</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">++</span><span class="n">order</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">order</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">order</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">MITE_UNKNOWN_DMA_BURST_bits</span> <span class="p">{</span>
	<span class="n">UNKNOWN_DMA_BURST_ENABLE_BITS</span> <span class="o">=</span> <span class="mh">0x600</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_version</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">csigr_bits</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_type</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  original mite = 0, minimite = 1 */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_mmode</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  mite mode, minimite = 1 */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_imode</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  cpu port interface mode, pci = 0x3 */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_dmac</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  number of dma channels */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_wpdep</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  write post fifo depth */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wpdep_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wpdep_bits</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">wpdep_bits</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_wins</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mite_csigr_iowins</span><span class="p">(</span><span class="n">u32</span> <span class="n">csigr_bits</span><span class="p">)</span>
<span class="p">{</span>				<span class="cm">/*  number of io windows */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">csigr_bits</span> <span class="o">&gt;&gt;</span> <span class="mi">29</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">MITE_MCR_bits</span> <span class="p">{</span>
	<span class="n">MCRPON</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">MITE_DCR_bits</span> <span class="p">{</span>
	<span class="n">DCR_NORMAL</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>
	<span class="n">DCRPON</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">MITE_CHOR_bits</span> <span class="p">{</span>
	<span class="n">CHOR_DMARESET</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">CHOR_SET_SEND_TC</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="n">CHOR_CLR_SEND_TC</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">CHOR_SET_LPAUSE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">CHOR_CLR_LPAUSE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">CHOR_CLRDONE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">CHOR_CLRRB</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CHOR_CLRLC</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">CHOR_FRESET</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">CHOR_ABORT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* stop without emptying fifo */</span>
	<span class="n">CHOR_STOP</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* stop after emptying fifo */</span>
	<span class="n">CHOR_CONT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">CHOR_START</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHOR_PON</span> <span class="o">=</span> <span class="p">(</span><span class="n">CHOR_CLR_SEND_TC</span> <span class="o">|</span> <span class="n">CHOR_CLR_LPAUSE</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">MITE_CHCR_bits</span> <span class="p">{</span>
	<span class="n">CHCR_SET_DMA_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">CHCR_CLR_DMA_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>
	<span class="n">CHCR_SET_LINKP_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>
	<span class="n">CHCR_CLR_LINKP_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
	<span class="n">CHCR_SET_SAR_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
	<span class="n">CHCR_CLR_SAR_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>
	<span class="n">CHCR_SET_DONE_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>
	<span class="n">CHCR_CLR_DONE_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">CHCR_SET_MRDY_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>
	<span class="n">CHCR_CLR_MRDY_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">CHCR_SET_DRDY_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="n">CHCR_CLR_DRDY_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">CHCR_SET_LC_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="n">CHCR_CLR_LC_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">CHCR_SET_CONT_RB_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">CHCR_CLR_CONT_RB_IE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">CHCR_FIFODIS</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
	<span class="n">CHCR_FIFO_ON</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CHCR_BURSTEN</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">CHCR_NO_BURSTEN</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CHCR_BYTE_SWAP_DEVICE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CHCR_BYTE_SWAP_MEMORY</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">CHCR_DIR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">CHCR_DEV_TO_MEM</span> <span class="o">=</span> <span class="n">CHCR_DIR</span><span class="p">,</span>
	<span class="n">CHCR_MEM_TO_DEV</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CHCR_NORMAL</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHCR_CONTINUE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHCR_RINGBUFF</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHCR_LINKSHORT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHCR_LINKLONG</span> <span class="o">=</span> <span class="p">(</span><span class="mi">5</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHCRPON</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">CHCR_CLR_DMA_IE</span> <span class="o">|</span> <span class="n">CHCR_CLR_LINKP_IE</span> <span class="o">|</span> <span class="n">CHCR_CLR_SAR_IE</span> <span class="o">|</span>
	     <span class="n">CHCR_CLR_DONE_IE</span> <span class="o">|</span> <span class="n">CHCR_CLR_MRDY_IE</span> <span class="o">|</span> <span class="n">CHCR_CLR_DRDY_IE</span> <span class="o">|</span>
	     <span class="n">CHCR_CLR_LC_IE</span> <span class="o">|</span> <span class="n">CHCR_CLR_CONT_RB_IE</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ConfigRegister_bits</span> <span class="p">{</span>
	<span class="n">CR_REQS_MASK</span> <span class="o">=</span> <span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">CR_ASEQDONT</span> <span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">CR_ASEQUP</span> <span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">CR_ASEQDOWN</span> <span class="o">=</span> <span class="mh">0x2</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">CR_ASEQ_MASK</span> <span class="o">=</span> <span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">CR_PSIZE8</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">CR_PSIZE16</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">CR_PSIZE32</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">CR_PORTCPU</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CR_PORTIO</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CR_PORTVXI</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CR_PORTMXI</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CR_AMDEVICE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">CR_REQS</span><span class="p">(</span><span class="kt">int</span> <span class="n">source</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">source</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">CR_REQSDRQ</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">drq_line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* This also works on m-series when</span>
<span class="cm">	   using channels (drq_line) 4 or 5. */</span>
	<span class="k">return</span> <span class="n">CR_REQS</span><span class="p">((</span><span class="n">drq_line</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">CR_RL</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">retry_limit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">retry_limit</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retry_limit</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">value</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&gt;</span> <span class="mh">0x7</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;comedi: bug! retry_limit too large</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">CHSR_bits</span> <span class="p">{</span>
	<span class="n">CHSR_INT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
	<span class="n">CHSR_LPAUSES</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">),</span>
	<span class="n">CHSR_SARS</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
	<span class="n">CHSR_DONE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>
	<span class="n">CHSR_MRDY</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">),</span>
	<span class="n">CHSR_DRDY</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="n">CHSR_LINKC</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="n">CHSR_CONTS_RB</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">CHSR_ERROR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
	<span class="n">CHSR_SABORT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="n">CHSR_HABORT</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="n">CHSR_STOPS</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="n">CHSR_OPERR_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">CHSR_OPERR_NOERROR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">CHSR_OPERR_FIFOERROR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="n">CHSR_OPERR_LINKERROR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>	<span class="cm">/* ??? */</span>
	<span class="n">CHSR_XFERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">CHSR_END</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="n">CHSR_DRQ1</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">CHSR_DRQ0</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">CHSR_LxERR_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">CHSR_LBERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">CHSR_LRERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">CHSR_LOERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">CHSR_MxERR_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">CHSR_MBERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">CHSR_MRERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">CHSR_MOERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">CHSR_DxERR_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHSR_DBERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHSR_DRERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CHSR_DOERR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mite_dma_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mite_channel</span> <span class="o">*</span><span class="n">mite_chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">CHOR_DMARESET</span> <span class="o">|</span> <span class="n">CHOR_FRESET</span><span class="p">,</span>
	       <span class="n">mite_chan</span><span class="o">-&gt;</span><span class="n">mite</span><span class="o">-&gt;</span><span class="n">mite_io_addr</span> <span class="o">+</span> <span class="n">MITE_CHOR</span><span class="p">(</span><span class="n">mite_chan</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">));</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
