[submodule "verilog/airisc_core_complex"]
	path = verilog/airisc_core_complex
	url = git@github.com:crolfes/airisc_core_complex.git
	branch = efabless
