Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/Administrator/Desktop/Everything2/EE201 LAB/L6/ee201l_detour_verilog/ee201_detour_top_isim_beh.exe -prj C:/Documents and Settings/Administrator/Desktop/Everything2/EE201 LAB/L6/ee201l_detour_verilog/ee201_detour_top_beh.prj work.ee201_detour_top work.glbl 
ISim O.61xd (signature 0x6dd86d03)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Documents and Settings/Administrator/Desktop/Everything2/EE201 LAB/L6/ee201l_detour_verilog/ee201_detour_sm.v\" into library work
Analyzing Verilog file \"C:/Documents and Settings/Administrator/Desktop/Everything2/EE201 LAB/L6/ee201l_detour_verilog/ee201_detour_top.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 58928 KB
Fuse CPU Usage: 358 ms
Compiling module BUFGP
Compiling module ee201_detour_sm
Compiling module ee201_detour_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Documents and Settings/Administrator/Desktop/Everything2/EE201 LAB/L6/ee201l_detour_verilog/ee201_detour_top_isim_beh.exe
Fuse Memory Usage: 63412 KB
Fuse CPU Usage: 405 ms
