#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
#circuits_dir=benchmarks/verilog
circuits_dir=benchmarks/microbenchmarks

# Path to directory of architectures to use
archs_dir=arch/timing

# Path to directory of SDC files to use
sdc_dir=sdc

# Add circuits to list to sweep
#circuit_list_add=sha.v 
#circuit_list_add=stereovision3.v 
circuit_list_add=and.blif
circuit_list_add=and_latch.blif
circuit_list_add=false_path_mux.blif 
circuit_list_add=mult_2x2.blif
circuit_list_add=mult_3x3.blif 
circuit_list_add=mult_3x4.blif
circuit_list_add=mult_4x4.blif 
circuit_list_add=mult_5x5.blif 
circuit_list_add=mult_5x6.blif 
circuit_list_add=rca_1bit.blif 
circuit_list_add=rca_2bit.blif 
circuit_list_add=rca_3bit.blif
circuit_list_add=rca_4bit.blif
circuit_list_add=rca_5bit.blif

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

#Script parameters
script_params=-vpr_route_chan_width 200 -gen_postsynthesis_netlist -track_memory_usage -check_equivalent -sweep_hanging_nets_and_inputs off -starting_stage abc
