<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64ISelLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64ExpandImm_8h_source.html">AArch64ExpandImm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64CallingConvention_8h_source.html">AArch64CallingConvention.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64PerfectShuffle_8h_source.html">AArch64PerfectShuffle.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APInt_8h_source.html">llvm/ADT/APInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Triple_8h_source.html">llvm/ADT/Triple.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Twine_8h_source.html">llvm/ADT/Twine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConvLower_8h_source.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RuntimeLibcalls_8h_source.html">llvm/CodeGen/RuntimeLibcalls.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAG_8h_source.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetCallingConv_8h_source.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTypes_8h_source.html">llvm/CodeGen/ValueTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GetElementPtrTypeIterator_8h_source.html">llvm/IR/GetElementPtrTypeIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IR_2Instruction_8h_source.html">llvm/IR/Instruction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicInst_8h_source.html">llvm/IR/IntrinsicInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Module_8h_source.html">llvm/IR/Module.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OperandTraits_8h_source.html">llvm/IR/OperandTraits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Use_8h_source.html">llvm/IR/Use.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Value_8h_source.html">llvm/IR/Value.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;AArch64GenAsmMatcher.inc&quot;</code><br />
</div>
<p><a href="AArch64ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGenericSetCCInfo.html">GenericSetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of ISD::SET_CC operands.  <a href="structGenericSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of a SET_CC lowered into AArch64 code.  <a href="structAArch64SetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSetCCInfo.html">SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of SetCC information.  <a href="unionSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to be able to read SetCC information.  <a href="structSetCCInfoAndKind.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-lower&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de2baad077d3029a9cb8f211cf67c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a97de2baad077d3029a9cb8f211cf67c1">GET_REGISTER_MATCHER</a></td></tr>
<tr class="separator:a97de2baad077d3029a9cb8f211cf67c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number of tail calls&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a967be3ec17a5edbe4fd5b45cd2bc75e7">STATISTIC</a> (NumShiftInserts, &quot;Number of vector shift inserts&quot;)</td></tr>
<tr class="separator:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a53f96d02cdaf11793d6e4cec4462ae26">STATISTIC</a> (NumOptimizedImms, &quot;Number of times immediates were optimized&quot;)</td></tr>
<tr class="separator:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882ed852a717e7421c4dd8ede4908d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, uint64_t Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> NewOpc)</td></tr>
<tr class="separator:a882ed852a717e7421c4dd8ede4908d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b22e9412602b7ac342d65a53308f17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="memdesc:a84b22e9412602b7ac342d65a53308f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC  <a href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">More...</a><br /></td></tr>
<tr class="separator:a84b22e9412602b7ac342d65a53308f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f429073a46ec763cee3e892f2b6116e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:a3f429073a46ec763cee3e892f2b6116e"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC.  <a href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">More...</a><br /></td></tr>
<tr class="separator:a3f429073a46ec763cee3e892f2b6116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:aa8526c2421f7be2bffb71de4318a9fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a DAG fp condition code to an AArch64 CC.  <a href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">More...</a><br /></td></tr>
<tr class="separator:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035894ecbe9618f59e48813449bbfc55"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2, <a class="el" href="classbool.html">bool</a> &amp;Invert)</td></tr>
<tr class="memdesc:a035894ecbe9618f59e48813449bbfc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions.  <a href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">More...</a><br /></td></tr>
<tr class="separator:a035894ecbe9618f59e48813449bbfc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed62699b7aa575737f0a85b362eaee2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a> (uint64_t <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:a0ed62699b7aa575737f0a85b362eaee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26f57722dfb847f2313d9674fa0cba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="separator:ade26f57722dfb847f2313d9674fa0cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how profitable it is to fold a comparison's operand's shift and/or extension operations.  <a href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">More...</a><br /></td></tr>
<tr class="separator:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AArch64cc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6d17d48a339288489d7149aeb21216"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aff6d17d48a339288489d7149aeb21216">getAArch64XALUOOp</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aff6d17d48a339288489d7149aeb21216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae382925630390afbb03b3462b2ee73ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef">isOverflowIntrOpRes</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ae382925630390afbb03b3462b2ee73ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fcee9f16ffcb6377a8ff6e91c69866"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a71fcee9f16ffcb6377a8ff6e91c69866">LowerXOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a71fcee9f16ffcb6377a8ff6e91c69866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c84d6babf56cd968fd59671fab96ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab6c84d6babf56cd968fd59671fab96ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b284b652f676b448812e5ba2f1b9c70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b284b652f676b448812e5ba2f1b9c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8364c810117e878351a8b7b3ecfb833"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac8364c810117e878351a8b7b3ecfb833">LowerVectorINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac8364c810117e878351a8b7b3ecfb833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f60ee54e55e2c04798ab7ae0cebe49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83f60ee54e55e2c04798ab7ae0cebe49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f87d8844454c664483111762bd8dab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigVT)</td></tr>
<tr class="separator:a4f87d8844454c664483111762bd8dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ExtTy, <a class="el" href="classunsigned.html">unsigned</a> ExtOpcode)</td></tr>
<tr class="separator:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c49319d93381e455f0138e221896629"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> isSigned)</td></tr>
<tr class="separator:a6c49319d93381e455f0138e221896629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca66750f8ee53c16cb1f5de41009e426"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aca66750f8ee53c16cb1f5de41009e426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b88feeb3710cc54997cad1540860f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b88feeb3710cc54997cad1540860f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e04e2a436db3281f42173654da414"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a792e04e2a436db3281f42173654da414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab254961e69630f8f3d82f83429dd4be4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab254961e69630f8f3d82f83429dd4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <a href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">More...</a><br /></td></tr>
<tr class="separator:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <a href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">More...</a><br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int &amp;ExtraSteps)</td></tr>
<tr class="separator:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae138473fc11097221f02e42677663dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aae138473fc11097221f02e42677663dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class.  <a href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">More...</a><br /></td></tr>
<tr class="separator:aae138473fc11097221f02e42677663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94d01adfba8b1a65f781ecd925111ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V)</td></tr>
<tr class="memdesc:ae94d01adfba8b1a65f781ecd925111ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction.  <a href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">More...</a><br /></td></tr>
<tr class="separator:ae94d01adfba8b1a65f781ecd925111ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <a href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">More...</a><br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547dd3b2c2f8064c78de596bd957c92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a0547dd3b2c2f8064c78de596bd957c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> &amp;ReverseEXT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d7dc249759221f9ee792a901a462c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:a195d7dc249759221f9ee792a901a462c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <a href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">More...</a><br /></td></tr>
<tr class="separator:a195d7dc249759221f9ee792a901a462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14c27fea2964289d4310614a18788e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:ad14c27fea2964289d4310614a18788e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">More...</a><br /></td></tr>
<tr class="separator:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5254c39b86764ce2ca093701342756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:a3b5254c39b86764ce2ca093701342756"><td class="mdescLeft">&#160;</td><td class="mdescRight">isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">More...</a><br /></td></tr>
<tr class="separator:a3b5254c39b86764ce2ca093701342756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1476240ebd4bc1b48535567993515fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ad1476240ebd4bc1b48535567993515fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">More...</a><br /></td></tr>
<tr class="separator:ad1476240ebd4bc1b48535567993515fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db00b480bde7c4005a6d9091b8648d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, int NumInputElements, <a class="el" href="classbool.html">bool</a> &amp;DstIsLeft, int &amp;Anomaly)</td></tr>
<tr class="separator:a5db00b480bde7c4005a6d9091b8648d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016f7b15a2e335153beb2421ac622ce5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> SplitLHS)</td></tr>
<tr class="separator:a016f7b15a2e335153beb2421ac622ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b61f0543f51a5dca686a9f9f258240"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a95b61f0543f51a5dca686a9f9f258240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab412ed28f090cbd85f13e2dbf3a52377"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> PFEntry, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ab412ed28f090cbd85f13e2dbf3a52377"><td class="mdescLeft">&#160;</td><td class="mdescRight">GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle.  <a href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">More...</a><br /></td></tr>
<tr class="separator:ab412ed28f090cbd85f13e2dbf3a52377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cdd12114b2452d5dc26ab23460bb60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ShuffleMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07cdd12114b2452d5dc26ab23460bb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f064ee27555e0a70ef944b728969ce9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> EltType)</td></tr>
<tr class="separator:a3f064ee27555e0a70ef944b728969ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;CnstBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefBits)</td></tr>
<tr class="separator:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b49fd007d3e59011c1e924579f3a80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a52b49fd007d3e59011c1e924579f3a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed120dd6850080b309b6054efd2b142b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *LHS=nullptr)</td></tr>
<tr class="separator:aed120dd6850080b309b6054efd2b142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *LHS=nullptr)</td></tr>
<tr class="separator:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41506ddab8a425491f9ebf969036eb84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a41506ddab8a425491f9ebf969036eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab17595c13740973595e3e453704985a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;PotentialBVec, uint64_t &amp;ConstVal)</td></tr>
<tr class="separator:aab17595c13740973595e3e453704985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62766c75f88612ffa652342472e755f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a62766c75f88612ffa652342472e755f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254b0db030fe653dbe78f9336bf97c39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a254b0db030fe653dbe78f9336bf97c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06205ea56e17027e23e321056e351c58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a06205ea56e17027e23e321056e351c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46baa445306c81581d7e08af58dc6e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a46baa445306c81581d7e08af58dc6e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488e7918427cbc59c4216e0249bc8ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> ElementBits, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a8488e7918427cbc59c4216e0249bc8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value.  <a href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">More...</a><br /></td></tr>
<tr class="separator:a8488e7918427cbc59c4216e0249bc8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34aa0262dce6014056d3d3be02682af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isLong, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:ad34aa0262dce6014056d3d3be02682af"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation.  <a href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">More...</a><br /></td></tr>
<tr class="separator:ad34aa0262dce6014056d3d3be02682af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ce20d2138535663fed2e0fcc5ec604"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isNarrow, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a03ce20d2138535663fed2e0fcc5ec604"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation.  <a href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">More...</a><br /></td></tr>
<tr class="separator:a03ce20d2138535663fed2e0fcc5ec604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classbool.html">bool</a> NoNans, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1749fedeab78f694e83d8e6672b40a3b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:a1749fedeab78f694e83d8e6672b40a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements.  <a href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">More...</a><br /></td></tr>
<tr class="separator:a1749fedeab78f694e83d8e6672b40a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34998313b61266257a43201da0dd344c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">areExtractExts</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Ext1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Ext2)</td></tr>
<tr class="memdesc:a34998313b61266257a43201da0dd344c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements.  <a href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">More...</a><br /></td></tr>
<tr class="separator:a34998313b61266257a43201da0dd344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4838d0bf476cb2b8d5822f56b4f2b1e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4838d0bf476cb2b8d5822f56b4f2b1e5">memOpAlign</a> (<a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classunsigned.html">unsigned</a> AlignCheck)</td></tr>
<tr class="separator:a4838d0bf476cb2b8d5822f56b4f2b1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0.  <a href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">More...</a><br /></td></tr>
<tr class="separator:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7a7fddb3c91b27c79f7efbef5e49ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aef7a7fddb3c91b27c79f7efbef5e49ed">performIntegerAbsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aef7a7fddb3c91b27c79f7efbef5e49ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52bce44713165c831945178e1d5f696"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696">performXorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ac52bce44713165c831945178e1d5f696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ab6672869d33da27a1fb4f09602dd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a08ab6672869d33da27a1fb4f09602dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12d92b2d9e291ad311d1468da07410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c12d92b2d9e291ad311d1468da07410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7054eb07a4962c7516115555800c017"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa7054eb07a4962c7516115555800c017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point multiply by power of two into floating-point to fixed-point conversion.  <a href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">More...</a><br /></td></tr>
<tr class="separator:aa7054eb07a4962c7516115555800c017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a2ff9339217d23796a7456110eb52a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a20a2ff9339217d23796a7456110eb52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point divide by power of two into fixed-point to floating-point conversion.  <a href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">More...</a><br /></td></tr>
<tr class="separator:a20a2ff9339217d23796a7456110eb52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;ShiftAmount, <a class="el" href="classbool.html">bool</a> &amp;FromHi)</td></tr>
<tr class="memdesc:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">An EXTR instruction is made up of two shifts, ORed together.  <a href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">More...</a><br /></td></tr>
<tr class="separator:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair.  <a href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">More...</a><br /></td></tr>
<tr class="separator:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56843b3d852a4e9f2f405861a3a570a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ad56843b3d852a4e9f2f405861a3a570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686271526f19f076baac6864c3fefc83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a686271526f19f076baac6864c3fefc83">performORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a686271526f19f076baac6864c3fefc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3bcdae16fdf5e4138a9e35211c514c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1b3bcdae16fdf5e4138a9e35211c514c">performSRLCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a1b3bcdae16fdf5e4138a9e35211c514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752036fd534e82ea9c6f3be1cb031c0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a752036fd534e82ea9c6f3be1cb031c0e">performBitcastCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a752036fd534e82ea9c6f3be1cb031c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4e8ce89b104f162a8900ab94461e95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d4e8ce89b104f162a8900ab94461e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2caac341848f2601e62da4fed020063"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2caac341848f2601e62da4fed020063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7427237c74674e338a5baf351956f98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:ae7427237c74674e338a5baf351956f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5f95075554b414bb1d785124a656e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="unionSetCCInfo.html">SetCCInfo</a>)</td></tr>
<tr class="memdesc:a0d5f95075554b414bb1d785124a656e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one.  <a href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">More...</a><br /></td></tr>
<tr class="separator:a0d5f95075554b414bb1d785124a656e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</td></tr>
<tr class="separator:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e132c04f973b024b815eaad19165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a434e132c04f973b024b815eaad19165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc515df450408045fd43835105d0c6ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adc515df450408045fd43835105d0c6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0fb69928bec544ec83f90f26393521"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aad0fb69928bec544ec83f90f26393521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae856ed3494d62692bb06a4d96dc33f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a> (<a class="el" href="classunsigned.html">unsigned</a> Mask, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaae856ed3494d62692bb06a4d96dc33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4765786a8a3de00320df895defc3250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">performExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4765786a8a3de00320df895defc3250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f067c980840336e15888700870c6a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal, <a class="el" href="classunsigned.html">unsigned</a> NumVecElts)</td></tr>
<tr class="separator:a6a7f067c980840336e15888700870c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of zeros to a vector store by scalar stores of WZR/XZR.  <a href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">More...</a><br /></td></tr>
<tr class="separator:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cd060277e4cb924783db572374c66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a824cd060277e4cb924783db572374c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of a scalar to a vector store by scalar stores of the scalar value.  <a href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">More...</a><br /></td></tr>
<tr class="separator:a824cd060277e4cb924783db572374c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classbool.html">bool</a> IsLaneOp)</td></tr>
<tr class="memdesc:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R.  <a href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">More...</a><br /></td></tr>
<tr class="separator:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aeb38e252532a5362ac68998d0af93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Addr, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af4aeb38e252532a5362ac68998d0af93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify <code>Addr</code> given that the top byte of it is ignored by HW during address translation.  <a href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">More...</a><br /></td></tr>
<tr class="separator:af4aeb38e252532a5362ac68998d0af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19eb01bd287efda27e7bc5ba67cd144"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">performSTORECombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ad19eb01bd287efda27e7bc5ba67cd144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbb20906245b5a07551c13da1409712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2fbb20906245b5a07551c13da1409712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates.  <a href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">More...</a><br /></td></tr>
<tr class="separator:a2fbb20906245b5a07551c13da1409712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c422be962af393f15b15dbc07b962"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classunsigned.html">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;ExtType)</td></tr>
<tr class="separator:a257c422be962af393f15b15dbc07b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4deaa2646ae97cfae439e7854bb16231"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a> (<a class="el" href="classunsigned.html">unsigned</a> CC, <a class="el" href="classunsigned.html">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType, int AddConstant, int CompConstant)</td></tr>
<tr class="separator:a4deaa2646ae97cfae439e7854bb16231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> CCIndex, <a class="el" href="classunsigned.html">unsigned</a> CmpIndex)</td></tr>
<tr class="separator:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;Bit, <a class="el" href="classbool.html">bool</a> &amp;Invert, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af246e1e2988325698821d504157ed804"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">performTBZCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af246e1e2988325698821d504157ed804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2faab09dd74a706e426de046a3f4a0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc2faab09dd74a706e426de046a3f4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580959284fc1395f017d102336eb695"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">performSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a3580959284fc1395f017d102336eb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar.  <a href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">More...</a><br /></td></tr>
<tr class="separator:a3580959284fc1395f017d102336eb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e26f948f8ef8569ce1efb6426adab4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a43e26f948f8ef8569ce1efb6426adab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get rid of unnecessary NVCASTs (that don't change the type).  <a href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">More...</a><br /></td></tr>
<tr class="separator:a43e26f948f8ef8569ce1efb6426adab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c243011cdda005e97448378d575096"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="separator:a40c243011cdda005e97448378d575096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc79d910ff0fc7b422504d298d33e27"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5cc79d910ff0fc7b422504d298d33e27">ReplaceBITCASTResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5cc79d910ff0fc7b422504d298d33e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> InterOp, <a class="el" href="classunsigned.html">unsigned</a> AcrossOp)</td></tr>
<tr class="separator:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd5aff41893fe53fb76f2a9081ece5"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a08cd5aff41893fe53fb76f2a9081ece5">splitInt128</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a08cd5aff41893fe53fb76f2a9081ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32739f322e03782811f33bc367f9bc3b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a32739f322e03782811f33bc367f9bc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93ec3787ee50cae64d7e3787dc4daaa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae93ec3787ee50cae64d7e3787dc4daaa">UseTlsOffset</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB, <a class="el" href="classunsigned.html">unsigned</a> Offset)</td></tr>
<tr class="separator:ae93ec3787ee50cae64d7e3787dc4daaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="mdescLeft">&#160;</td><td class="mdescRight">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags  <a href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">More...</a><br /></td></tr>
<tr class="separator:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665697d954db3756f083f5db4cafe5dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classbool.html">bool</a> &amp;CanNegate, <a class="el" href="classbool.html">bool</a> &amp;MustBeFirst, <a class="el" href="classbool.html">bool</a> WillNegate, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a665697d954db3756f083f5db4cafe5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction.  <a href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">More...</a><br /></td></tr>
<tr class="separator:a665697d954db3756f083f5db4cafe5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC, <a class="el" href="classbool.html">bool</a> Negate, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate)</td></tr>
<tr class="memdesc:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.  <a href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">More...</a><br /></td></tr>
<tr class="separator:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC)</td></tr>
<tr class="memdesc:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit expression as a conjunction (a series of CCMP/CFCMP ops).  <a href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">More...</a><br /></td></tr>
<tr class="separator:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac240cf2c5718d306e4b2fa5ec3bfb372"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac240cf2c5718d306e4b2fa5ec3bfb372">EnableAArch64SlrGeneration</a> (&quot;aarch64-shift-insert-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 SLI/SRI formation&quot;), cl::init(false))</td></tr>
<tr class="separator:ac240cf2c5718d306e4b2fa5ec3bfb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bfc45744f3a9f8a6245e6f72ae10ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab1bfc45744f3a9f8a6245e6f72ae10ac">EnableAArch64ELFLocalDynamicTLSGeneration</a> (&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false))</td></tr>
<tr class="separator:ab1bfc45744f3a9f8a6245e6f72ae10ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d7a38420699a48e96b1e3b390abf80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a36d7a38420699a48e96b1e3b390abf80">EnableOptimizeLogicalImm</a> (&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>))</td></tr>
<tr class="separator:a36d7a38420699a48e96b1e3b390abf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d47ae29d47b14b759625ee38930cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a> = MVT::i32</td></tr>
<tr class="memdesc:aee2d47ae29d47b14b759625ee38930cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value type used for condition codes.  <a href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">More...</a><br /></td></tr>
<tr class="separator:aee2d47ae29d47b14b759625ee38930cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-lower&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00094">94</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a97de2baad077d3029a9cb8f211cf67c1" name="a97de2baad077d3029a9cb8f211cf67c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de2baad077d3029a9cb8f211cf67c1">&#9670;&nbsp;</a></span>GET_REGISTER_MATCHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGISTER_MATCHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05308">5308</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a938ec58a3fc5f05e1af0cf46d4924d96" name="a938ec58a3fc5f05e1af0cf46d4924d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938ec58a3fc5f05e1af0cf46d4924d96">&#9670;&nbsp;</a></span>addRequiredExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> addRequiredExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02556">2556</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02539">getExtensionTo64Bits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00181">llvm::EVT::is128BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02599">skipExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="a34998313b61266257a43201da0dd344c" name="a34998313b61266257a43201da0dd344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34998313b61266257a43201da0dd344c">&#9670;&nbsp;</a></span>areExtractExts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractExts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ext1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ext2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08358">8358</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PatternMatch_8h_source.html#l00070">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l01228">llvm::PatternMatch::m_ZExtOrSExt()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00047">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08376">llvm::AArch64TargetLowering::shouldSinkOperands()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l13618">llvm::ARMTargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a1749fedeab78f694e83d8e6672b40a3b" name="a1749fedeab78f694e83d8e6672b40a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1749fedeab78f694e83d8e6672b40a3b">&#9670;&nbsp;</a></span>areExtractShuffleVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractShuffleVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08318">8318</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Value_8h_source.html#l00244">llvm::Value::getType()</a>, <a class="el" href="Instructions_8cpp_source.html#l02028">llvm::ShuffleVectorInst::isExtractSubvectorMask()</a>, <a class="el" href="PatternMatch_8h_source.html#l00089">llvm::PatternMatch::m_Constant()</a>, <a class="el" href="PatternMatch_8h_source.html#l01160">llvm::PatternMatch::m_ShuffleVector()</a>, <a class="el" href="PatternMatch_8h_source.html#l00086">llvm::PatternMatch::m_Undef()</a>, <a class="el" href="PatternMatch_8h_source.html#l00070">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00047">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08376">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a665697d954db3756f083f5db4cafe5dc" name="a665697d954db3756f083f5db4cafe5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665697d954db3756f083f5db4cafe5dc">&#9670;&nbsp;</a></span>canEmitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canEmitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>CanNegate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>MustBeFirst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>WillNegate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction. </p>
<p >See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CanNegate</td><td>Set to true if we can negate the whole sub-tree just by changing the conditions on the SETCC tests. (this means we can call <a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a> with Negate==true on this sub-tree) </td></tr>
    <tr><td class="paramname">MustBeFirst</td><td>Set to true if this subtree needs to be negated and we cannot do the negation naturally. We are required to emit the subtree first in this case. </td></tr>
    <tr><td class="paramname">WillNegate</td><td>Is true if are called when the result of this subexpression must be negated. This happens when the outer expression is an OR. We can use this fact to know that we have a double negation (or (or ...) ...) that can be implemented for free. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01676">1676</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01676">canEmitConjunction()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01195">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00467">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01676">canEmitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01850">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea" name="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">&#9670;&nbsp;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03412">3412</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02555">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03417">mayTailCallThisCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02953">shouldGuaranteeTCO()</a>.</p>

</div>
</div>
<a id="a3f429073a46ec763cee3e892f2b6116e" name="a3f429073a46ec763cee3e892f2b6116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f429073a46ec763cee3e892f2b6116e">&#9670;&nbsp;</a></span>changeFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01384">1384</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01015">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01017">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01016">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01019">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01018">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01020">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01004">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00998">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01000">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00999">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01002">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01001">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01003">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01006">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01008">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01007">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01010">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01009">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01011">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01005">llvm::ISD::SETUO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01447">changeFPCCToANDAArch64CC()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01477">changeVectorFPCCToAArch64CC()</a>.</p>

</div>
</div>
<a id="aa8526c2421f7be2bffb71de4318a9fe6" name="aa8526c2421f7be2bffb71de4318a9fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8526c2421f7be2bffb71de4318a9fe6">&#9670;&nbsp;</a></span>changeFPCCToANDAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeFPCCToANDAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a DAG fp condition code to an AArch64 CC. </p>
<p >This differs from changeFPCCToAArch64CC in that it returns cond codes that should be AND'ed instead of OR'ed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01447">1447</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01384">changeFPCCToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01003">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01006">llvm::ISD::SETUEQ</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a84b22e9412602b7ac342d65a53308f17" name="a84b22e9412602b7ac342d65a53308f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b22e9412602b7ac342d65a53308f17">&#9670;&nbsp;</a></span>changeIntCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeIntCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01356">1356</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01015">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01017">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01016">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01019">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01018">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01020">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01008">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01007">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01010">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01009">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a035894ecbe9618f59e48813449bbfc55" name="a035894ecbe9618f59e48813449bbfc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035894ecbe9618f59e48813449bbfc55">&#9670;&nbsp;</a></span>changeVectorFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeVectorFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions. </p>
<p >Fewer operations are available without a real NZCV register, so we have to use less efficient combinations to get the same effect. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01477">1477</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01384">changeFPCCToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="Compiler_8h_source.html#l00250">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01004">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01006">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01008">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01007">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01010">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01009">llvm::ISD::SETULT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01005">llvm::ISD::SETUO</a>.</p>

</div>
</div>
<a id="a257c422be962af393f15b15dbc07b962" name="a257c422be962af393f15b15dbc07b962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c422be962af393f15b15dbc07b962">&#9670;&nbsp;</a></span>checkValueWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkValueWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10793">10793</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00056">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00056">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00060">llvm::ISD::Constant</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02226">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02168">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00971">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00973">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00124">llvm::ISD::TargetConstant</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00974">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10972">performCONDCombine()</a>.</p>

</div>
</div>
<a id="a8f8e13b821b9ba9b453c82ac0a356b82" name="a8f8e13b821b9ba9b453c82ac0a356b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8e13b821b9ba9b453c82ac0a356b82">&#9670;&nbsp;</a></span>combineAcrossLanesIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAcrossLanesIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10111">10111</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00363">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a46baa445306c81581d7e08af58dc6e82" name="a46baa445306c81581d7e08af58dc6e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46baa445306c81581d7e08af58dc6e82">&#9670;&nbsp;</a></span>ConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">7194</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00085">llvm::AArch64ISD::FMOV</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00081">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00083">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00084">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00087">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00086">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06805">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06897">tryAdvSIMDModImm16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06849">tryAdvSIMDModImm32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06937">tryAdvSIMDModImm321s()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06828">tryAdvSIMDModImm64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06968">tryAdvSIMDModImm8()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06989">tryAdvSIMDModImmFP()</a>.</p>

</div>
</div>
<a id="aca815d84ffc0bd9719d54ef89a51e8e4" name="aca815d84ffc0bd9719d54ef89a51e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca815d84ffc0bd9719d54ef89a51e8e4">&#9670;&nbsp;</a></span>createGPRPairNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createGPRPairNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11619">11619</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01105">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00413">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07817">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00592">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00233">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00205">llvm::MVT::Untyped</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11636">ReplaceCMP_SWAP_128Results()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l08309">ReplaceCMP_SWAP_64Results()</a>.</p>

</div>
</div>
<a id="a0194fe7dca15bfabd4f391e01ba7606d" name="a0194fe7dca15bfabd4f391e01ba7606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0194fe7dca15bfabd4f391e01ba7606d">&#9670;&nbsp;</a></span>emitComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01530">1530</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::ADDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00060">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00068">llvm::AArch64ISD::FCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00415">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00157">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01525">isCMN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08663">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00120">MVT_CC</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a02f6de82e3085eef9b1ad0ebe9b2d500" name="a02f6de82e3085eef9b1ad0ebe9b2d500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f6de82e3085eef9b1ad0ebe9b2d500">&#9670;&nbsp;</a></span>emitConditionalComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConditionalComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CCOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Predicate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>OutCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags </p>
<p >A counterexample is "or (and A B) (and C D)" which translates to not (and (not (and (not A) (not B))) (not (and (not C) (not D)))), we can only implement 1 of the inner (not) operations, but not both! Create a conditional comparison; Use CCMP, CCMN or FCCMP as appropriate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01628">1628</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00064">llvm::AArch64ISD::CCMN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00063">llvm::AArch64ISD::CCMP</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00065">llvm::AArch64ISD::FCCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00580">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00288">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00415">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08663">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00120">MVT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01015">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01020">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="af25c3ad8dd30f33b93e7540b8fbd27df" name="af25c3ad8dd30f33b93e7540b8fbd27df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25c3ad8dd30f33b93e7540b8fbd27df">&#9670;&nbsp;</a></span>emitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>OutCC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit expression as a conjunction (a series of CCMP/CFCMP ops). </p>
<p >In some cases this is even possible with OR operations in the expression. See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01850">1850</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01676">canEmitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a588e5dcf7ccf9ec2b6922f24c012a08a" name="a588e5dcf7ccf9ec2b6922f24c012a08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588e5dcf7ccf9ec2b6922f24c012a08a">&#9670;&nbsp;</a></span>emitConjunctionRec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunctionRec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>OutCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Negate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CCOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Predicate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops. </p>
<p >See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. Tries to transform the given i1 producing node <code>Val</code> to a series compare and conditional compare operations. </p><dl class="section return"><dt>Returns</dt><dd>an NZCV flags producing node and sets <code>OutCC</code> to the flags that should be tested or returns SDValue() if transformation was not possible. <code>Negate</code> is true if we want this sub-tree being negated just by changing SETCC conditions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">1738</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01676">canEmitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01447">changeFPCCToANDAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01356">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01530">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01628">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00734">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00467">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01850">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01738">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a01bdf0d462d6df94d15c1763169f4cf1" name="a01bdf0d462d6df94d15c1763169f4cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bdf0d462d6df94d15c1763169f4cf1">&#9670;&nbsp;</a></span>EmitVectorComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitVectorComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NoNans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07744">7744</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00125">llvm::AArch64ISD::CMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::CMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00126">llvm::AArch64ISD::CMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00136">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00127">llvm::AArch64ISD::CMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00137">llvm::AArch64ISD::CMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00128">llvm::AArch64ISD::CMHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00129">llvm::AArch64ISD::CMHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::CMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::FCMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00140">llvm::AArch64ISD::FCMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::FCMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::FCMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00132">llvm::AArch64ISD::FCMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::FCMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00143">llvm::AArch64ISD::FCMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00144">llvm::AArch64ISD::FCMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="Compiler_8h_source.html#l00250">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::NOT</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06805">resolveBuildVector()</a>.</p>

</div>
</div>
<a id="a4c7c1562b50655523bd71e7f3b04d3eb" name="a4c7c1562b50655523bd71e7f3b04d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7c1562b50655523bd71e7f3b04d3eb">&#9670;&nbsp;</a></span>findEXTRHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findEXTRHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftAmount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>FromHi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>An EXTR instruction is made up of two shifts, ORed together. </p>
<p >This helper searches for and classifies those shifts. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09367">9367</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09389">tryCombineToEXTR()</a>.</p>

</div>
</div>
<a id="aa8e7d7856b86905a5ce055fb23d0c9b2" name="aa8e7d7856b86905a5ce055fb23d0c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e7d7856b86905a5ce055fb23d0c9b2">&#9670;&nbsp;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08930">8930</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00136">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00298">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01195">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00152">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00115">llvm::AArch64ISD::VASHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41086">combineXor()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08981">performXorCombine()</a>.</p>

</div>
</div>
<a id="ab412ed28f090cbd85f13e2dbf3a52377" name="ab412ed28f090cbd85f13e2dbf3a52377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab412ed28f090cbd85f13e2dbf3a52377">&#9670;&nbsp;</a></span>GeneratePerfectShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GeneratePerfectShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PFEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06476">6476</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00076">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00077">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00078">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00075">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00110">llvm::AArch64ISD::EXT</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06476">GeneratePerfectShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05964">getExtFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07109">OP_COPY</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07111">OP_VDUP0</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07112">OP_VDUP1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07113">OP_VDUP2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07114">OP_VDUP3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07115">OP_VEXT1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07116">OP_VEXT2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07117">OP_VEXT3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07110">OP_VREV</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07122">OP_VTRNL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07123">OP_VTRNR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07118">OP_VUZPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07119">OP_VUZPR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07120">OP_VZIPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07121">OP_VZIPR</a>, <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00025">PerfectShuffleTable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00107">llvm::AArch64ISD::REV16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00108">llvm::AArch64ISD::REV32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00109">llvm::AArch64ISD::REV64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00105">llvm::AArch64ISD::TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00106">llvm::AArch64ISD::TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00104">llvm::AArch64ISD::UZP2</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05951">WidenVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00101">llvm::AArch64ISD::ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00102">llvm::AArch64ISD::ZIP2</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06476">GeneratePerfectShuffle()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l07285">LowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a07cdd12114b2452d5dc26ab23460bb60" name="a07cdd12114b2452d5dc26ab23460bb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cdd12114b2452d5dc26ab23460bb60">&#9670;&nbsp;</a></span>GenerateTBL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GenerateTBL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>ShuffleMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06578">6578</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00369">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SmallVector_8h_source.html#l00144">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00750">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ArrayRef_8h_source.html#l00450">llvm::makeArrayRef()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00073">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="af46d1ba5c3f2f00b06659c2ba7dc5c7c" name="af46d1ba5c3f2f00b06659c2ba7dc5c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">&#9670;&nbsp;</a></span>getAArch64Cmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAArch64Cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>AArch64cc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">1898</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01356">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01530">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01850">emitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01864">getCmpOperandFoldingProfit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00345">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01507">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01566">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08881">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">INT64_MAX</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01525">isCMN()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01507">isLegalArithImmed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01573">llvm::ConstantSDNode::isNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01572">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00120">MVT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01015">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01017">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01016">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01019">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01018">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01020">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01008">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01007">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01010">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01009">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00510">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00083">UINT64_MAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00974">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02159">LowerXOR()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09907">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="aff6d17d48a339288489d7149aeb21216" name="aff6d17d48a339288489d7149aeb21216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6d17d48a339288489d7149aeb21216">&#9670;&nbsp;</a></span>getAArch64XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; getAArch64XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02030">2030</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00157">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00404">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00404">llvm::ISD::MULHU</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00489">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00256">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00253">llvm::ISD::SSUBO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00256">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00253">llvm::ISD::USUBO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02275">LowerXALUO()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02159">LowerXOR()</a>.</p>

</div>
</div>
<a id="a8a86d15e1fdf8466af2d669ffd5bf745" name="a8a86d15e1fdf8466af2d669ffd5bf745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a86d15e1fdf8466af2d669ffd5bf745">&#9670;&nbsp;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how profitable it is to fold a comparison's operand's shift and/or extension operations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01864">1864</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00510">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a3f064ee27555e0a70ef944b728969ce9" name="a3f064ee27555e0a70ef944b728969ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f064ee27555e0a70ef944b728969ce9">&#9670;&nbsp;</a></span>getDUPLANEOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getDUPLANEOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>EltType</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06640">6640</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00076">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00077">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00078">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00075">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae07d5efbe94a4af292ffa12c5e9de0e5" name="ae07d5efbe94a4af292ffa12c5e9de0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07d5efbe94a4af292ffa12c5e9de0e5">&#9670;&nbsp;</a></span>getEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEstimate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>ExtraSteps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05520">5520</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00259">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00346">llvm::TargetLoweringBase::Unspecified</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::v1f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00172">llvm::MVT::v1f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00159">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00173">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00161">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a4f87d8844454c664483111762bd8dab7" name="a4f87d8844454c664483111762bd8dab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f87d8844454c664483111762bd8dab7">&#9670;&nbsp;</a></span>getExtensionTo64Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getExtensionTo64Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigVT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02539">2539</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00252">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00125">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00254">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v4i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02556">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07637">AddRequiredExtensionForVMULL()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l07659">SkipLoadExtensionForVMULL()</a>.</p>

</div>
</div>
<a id="ae94d01adfba8b1a65f781ecd925111ea" name="ae94d01adfba8b1a65f781ecd925111ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94d01adfba8b1a65f781ecd925111ea">&#9670;&nbsp;</a></span>getExtFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getExtFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05964">5964</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06476">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05983">llvm::AArch64TargetLowering::ReconstructShuffle()</a>.</p>

</div>
</div>
<a id="a62766c75f88612ffa652342472e755f6" name="a62766c75f88612ffa652342472e755f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62766c75f88612ffa652342472e755f6">&#9670;&nbsp;</a></span>getIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07039">7039</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00037">llvm::Intrinsic::not_intrinsic</a>, and <a class="el" href="Intrinsics_8h_source.html#l00043">llvm::Intrinsic::num_intrinsics</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10177">performExtendCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a3390c8a9d3a6ed6f269b74f7be888638" name="a3390c8a9d3a6ed6f269b74f7be888638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3390c8a9d3a6ed6f269b74f7be888638">&#9670;&nbsp;</a></span>getReductionSDNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getReductionSDNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScalarOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07903">7903</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00363">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00168">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>.</p>

</div>
</div>
<a id="ad53162a9cc816e1dcb3141b9b175cc36" name="ad53162a9cc816e1dcb3141b9b175cc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53162a9cc816e1dcb3141b9b175cc36">&#9670;&nbsp;</a></span>getTestBitOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTestBitOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11112">11112</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00495">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11112">getTestBitOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11112">getTestBitOperand()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11185">performTBZCombine()</a>.</p>

</div>
</div>
<a id="a8488e7918427cbc59c4216e0249bc8ee" name="a8488e7918427cbc59c4216e0249bc8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8488e7918427cbc59c4216e0249bc8ee">&#9670;&nbsp;</a></span>getVShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getVShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ElementBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07656">7656</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="APInt_8h_source.html#l01574">llvm::APInt::getSExtValue()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l09313">llvm::BuildVectorSDNode::isConstantSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07676">isVShiftLImm()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07687">isVShiftRImm()</a>.</p>

</div>
</div>
<a id="a7b88feeb3710cc54997cad1540860f08" name="a7b88feeb3710cc54997cad1540860f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b88feeb3710cc54997cad1540860f08">&#9670;&nbsp;</a></span>isAddSubSExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubSExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02633">2633</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00734">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02623">isSignExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02675">LowerMUL()</a>.</p>

</div>
</div>
<a id="a792e04e2a436db3281f42173654da414" name="a792e04e2a436db3281f42173654da414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e04e2a436db3281f42173654da414">&#9670;&nbsp;</a></span>isAddSubZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02644">2644</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00734">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">isZeroExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02675">LowerMUL()</a>.</p>

</div>
</div>
<a id="aab17595c13740973595e3e453704985a" name="aab17595c13740973595e3e453704985a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab17595c13740973595e3e453704985a">&#9670;&nbsp;</a></span>isAllConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>PotentialBVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>ConstVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07022">7022</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01566">llvm::ConstantSDNode::getZExtValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07057">tryLowerToSLI()</a>.</p>

</div>
</div>
<a id="ade26f57722dfb847f2313d9674fa0cba" name="ade26f57722dfb847f2313d9674fa0cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade26f57722dfb847f2313d9674fa0cba">&#9670;&nbsp;</a></span>isCMN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01525">1525</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l08663">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01015">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01020">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01530">emitComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a016f7b15a2e335153beb2421ac622ce5" name="a016f7b15a2e335153beb2421ac622ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016f7b15a2e335153beb2421ac622ce5">&#9670;&nbsp;</a></span>isConcatMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConcatMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SplitLHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06425">6425</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06445">tryFormConcatFromShuffle()</a>.</p>

</div>
</div>
<a id="a4deaa2646ae97cfae439e7854bb16231" name="a4deaa2646ae97cfae439e7854bb16231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deaa2646ae97cfae439e7854bb16231">&#9670;&nbsp;</a></span>isEquivalentMaskless()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEquivalentMaskless </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a>&#160;</td>
          <td class="paramname"><em>ExtType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>AddConstant</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CompConstant</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10896">10896</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00253">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00251">llvm::AArch64CC::NV</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00973">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10972">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ae7427237c74674e338a5baf351956f98" name="ae7427237c74674e338a5baf351956f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7427237c74674e338a5baf351956f98">&#9670;&nbsp;</a></span>isEssentiallyExtractHighSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEssentiallyExtractHighSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09809">9809</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00382">llvm::ISD::EXTRACT_SUBVECTOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09957">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10006">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a6c49319d93381e455f0138e221896629" name="a6c49319d93381e455f0138e221896629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c49319d93381e455f0138e221896629">&#9670;&nbsp;</a></span>isExtendedBUILD_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isExtendedBUILD_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isSigned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02573">2573</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00351">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00397">llvm::isIntN()</a>, <a class="el" href="MathExtras_8h_source.html#l00392">llvm::isUIntN()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02623">isSignExtended()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">isZeroExtended()</a>.</p>

</div>
</div>
<a id="a9ebdafbae1fdc29135b25d537a89cd61" name="a9ebdafbae1fdc29135b25d537a89cd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebdafbae1fdc29135b25d537a89cd61">&#9670;&nbsp;</a></span>isEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ReverseEXT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06224">6224</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01220">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01562">llvm::APInt::getZExtValue()</a>, and <a class="el" href="APInt_8h_source.html#l01747">llvm::APInt::logBase2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a5db00b480bde7c4005a6d9091b8648d2" name="a5db00b480bde7c4005a6d9091b8648d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db00b480bde7c4005a6d9091b8648d2">&#9670;&nbsp;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumInputElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>DstIsLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>Anomaly</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06386">6386</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0ed62699b7aa575737f0a85b362eaee2" name="a0ed62699b7aa575737f0a85b362eaee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed62699b7aa575737f0a85b362eaee2">&#9670;&nbsp;</a></span>isLegalArithImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLegalArithImmed </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01507">1507</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="ae382925630390afbb03b3462b2ee73ef" name="ae382925630390afbb03b3462b2ee73ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae382925630390afbb03b3462b2ee73ef">&#9670;&nbsp;</a></span>isOverflowIntrOpRes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOverflowIntrOpRes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02152">2152</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00256">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00253">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00256">llvm::ISD::UMULO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00253">llvm::ISD::USUBO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02159">LowerXOR()</a>.</p>

</div>
</div>
<a id="a195d7dc249759221f9ee792a901a462c" name="a195d7dc249759221f9ee792a901a462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195d7dc249759221f9ee792a901a462c">&#9670;&nbsp;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>
<p >(The order of the elements within each block of the vector is reversed.) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06265">6265</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0d5f95075554b414bb1d785124a656e2" name="a0d5f95075554b414bb1d785124a656e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5f95075554b414bb1d785124a656e2">&#9670;&nbsp;</a></span>isSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;&#160;</td>
          <td class="paramname"><em>SetCCInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one. </p>
<p ><code><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a></code> is filled accordingly. </p><dl class="section post"><dt>Postcondition</dt><dd><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a> is meanginfull only when this function returns true. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>True when Op is a kind of SET_CC operation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09851">9851</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09834">SetCCInfo::AArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09822">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09828">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09827">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00043">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09833">SetCCInfo::Generic</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01573">llvm::ConstantSDNode::isNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01572">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09820">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09821">GenericSetCCInfo::Opnd1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00467">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09894">isSetCCOrZExtSetCC()</a>.</p>

</div>
</div>
<a id="ab16033fb6e8c75e0dccb0cda82ec1158" name="ab16033fb6e8c75e0dccb0cda82ec1158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16033fb6e8c75e0dccb0cda82ec1158">&#9670;&nbsp;</a></span>isSetCCOrZExtSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCCOrZExtSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09894">9894</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00021">Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09851">isSetCC()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09907">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="ad5ca6ec71f3b7fbe0cdf298de7dea6f3" name="ad5ca6ec71f3b7fbe0cdf298de7dea6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">&#9670;&nbsp;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02623">2623</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02573">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00489">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02633">isAddSubSExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02675">LowerMUL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09036">performMulCombine()</a>.</p>

</div>
</div>
<a id="a0547dd3b2c2f8064c78de596bd957c92" name="a0547dd3b2c2f8064c78de596bd957c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0547dd3b2c2f8064c78de596bd957c92">&#9670;&nbsp;</a></span>isSingletonEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingletonEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06193">6193</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>.</p>

</div>
</div>
<a id="ad1476240ebd4bc1b48535567993515fb" name="ad1476240ebd4bc1b48535567993515fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1476240ebd4bc1b48535567993515fb">&#9670;&nbsp;</a></span>isTRN_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRN_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p >Mask is e.g., &lt;0, 0, 2, 2&gt; instead of &lt;0, 4, 2, 6&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06373">6373</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3f57aa158e655e87bc9db644d26bdcc6" name="a3f57aa158e655e87bc9db644d26bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f57aa158e655e87bc9db644d26bdcc6">&#9670;&nbsp;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06319">6319</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3b5254c39b86764ce2ca093701342756" name="a3b5254c39b86764ce2ca093701342756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5254c39b86764ce2ca093701342756">&#9670;&nbsp;</a></span>isUZP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p >Mask is e.g., &lt;0, 2, 0, 2&gt; instead of &lt;0, 2, 4, 6&gt;, </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06354">6354</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a38c927e76bc590a0a6f0ee9df64a7176" name="a38c927e76bc590a0a6f0ee9df64a7176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c927e76bc590a0a6f0ee9df64a7176">&#9670;&nbsp;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06306">6306</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad34aa0262dce6014056d3d3be02682af" name="ad34aa0262dce6014056d3d3be02682af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34aa0262dce6014056d3d3be02682af">&#9670;&nbsp;</a></span>isVShiftLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLong</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation. </p>
<p >That value must be in the range: 0 &lt;= Value &lt; ElementBits for a left shift; or 0 &lt;= Value &lt;= ElementBits for a long left shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07676">7676</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07656">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l05718">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12649">PerformIntrinsicCombine()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l12808">PerformShiftCombine()</a>.</p>

</div>
</div>
<a id="a03ce20d2138535663fed2e0fcc5ec604" name="a03ce20d2138535663fed2e0fcc5ec604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ce20d2138535663fed2e0fcc5ec604">&#9670;&nbsp;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isNarrow</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation. </p>
<p >The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift; or </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07687">7687</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07656">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l05718">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12649">PerformIntrinsicCombine()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l12808">PerformShiftCombine()</a>.</p>

</div>
</div>
<a id="ad72a699a06faa16c6e8dc15ed5ea2250" name="ad72a699a06faa16c6e8dc15ed5ea2250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a699a06faa16c6e8dc15ed5ea2250">&#9670;&nbsp;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">2628</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02573">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02644">isAddSubZExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02675">LowerMUL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09036">performMulCombine()</a>.</p>

</div>
</div>
<a id="af9d6419fc209e6d03e89a3bb8b3675a6" name="af9d6419fc209e6d03e89a3bb8b3675a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6419fc209e6d03e89a3bb8b3675a6">&#9670;&nbsp;</a></span>isZIP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p >Mask is e.g., &lt;0, 0, 1, 1&gt; instead of &lt;0, 4, 1, 5&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06335">6335</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad14c27fea2964289d4310614a18788e5" name="ad14c27fea2964289d4310614a18788e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14c27fea2964289d4310614a18788e5">&#9670;&nbsp;</a></span>isZIPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06292">6292</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07615">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ab6c84d6babf56cd968fd59671fab96ed" name="ab6c84d6babf56cd968fd59671fab96ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c84d6babf56cd968fd59671fab96ed">&#9670;&nbsp;</a></span>LowerADDC_ADDE_SUBC_SUBE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDC_ADDE_SUBC_SUBE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02239">2239</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00058">llvm::AArch64ISD::ADCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00222">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00231">llvm::ISD::ADDE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00059">llvm::AArch64ISD::SBCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00222">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00231">llvm::ISD::SUBE</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02867">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="SparcISelLowering_8cpp_source.html#l03001">llvm::SparcTargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a83f60ee54e55e2c04798ab7ae0cebe49" name="a83f60ee54e55e2c04798ab7ae0cebe49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f60ee54e55e2c04798ab7ae0cebe49">&#9670;&nbsp;</a></span>LowerBITCAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02524">2524</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00495">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07817">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00592">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02867">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27185">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab254961e69630f8f3d82f83429dd4be4" name="ab254961e69630f8f3d82f83429dd4be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab254961e69630f8f3d82f83429dd4be4">&#9670;&nbsp;</a></span>LowerMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02675">2675</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00181">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00176">llvm::EVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02633">isAddSubSExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02644">isAddSubZExt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isInteger()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02623">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">isZeroExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02599">skipExtensionForVectorMULL()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00187">llvm::AArch64ISD::SMULL</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00188">llvm::AArch64ISD::UMULL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02867">llvm::AArch64TargetLowering::LowerOperation()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08388">llvm::ARMTargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27185">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9b284b652f676b448812e5ba2f1b9c70" name="a9b284b652f676b448812e5ba2f1b9c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b284b652f676b448812e5ba2f1b9c70">&#9670;&nbsp;</a></span>LowerPREFETCH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPREFETCH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02306">2306</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00174">llvm::AArch64ISD::PREFETCH</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02867">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l08388">llvm::ARMTargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4110b1e3bbc8037545ca4a7440a681b1" name="a4110b1e3bbc8037545ca4a7440a681b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4110b1e3bbc8037545ca4a7440a681b1">&#9670;&nbsp;</a></span>LowerTruncateVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02805">2805</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00369">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00363">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00750">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06820">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00878">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00073">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="ac8364c810117e878351a8b7b3ecfb833" name="ac8364c810117e878351a8b7b3ecfb833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8364c810117e878351a8b7b3ecfb833">&#9670;&nbsp;</a></span>LowerVectorINT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorINT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02429">2429</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00095">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00562">llvm::ISD::FP_ROUND</a>, <a class="el" href="MachineValueType_8h_source.html#l00854">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01289">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00489">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::SINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f" name="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&nbsp;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02275">2275</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00043">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02030">getAArch64XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::MERGE_VALUES</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02867">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27185">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a71fcee9f16ffcb6377a8ff6e91c69866" name="a71fcee9f16ffcb6377a8ff6e91c69866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fcee9f16ffcb6377a8ff6e91c69866">&#9670;&nbsp;</a></span>LowerXOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02159">2159</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00043">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02030">getAArch64XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00355">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00157">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01574">llvm::ConstantSDNode::isAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01573">llvm::ConstantSDNode::isNullValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08678">llvm::isOneConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02152">isOverflowIntrOpRes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ELFYAML_8cpp_source.html#l00877">Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00459">llvm::ISD::SELECT_CC</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02867">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504" name="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&nbsp;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03417">3417</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03412">canGuaranteeTCO()</a>, <a class="el" href="CallingConv_8h_source.html#l00066">llvm::CallingConv::PreserveMost</a>, and <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02555">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>.</p>

</div>
</div>
<a id="a4838d0bf476cb2b8d5822f56b4f2b1e5" name="a4838d0bf476cb2b8d5822f56b4f2b1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4838d0bf476cb2b8d5822f56b4f2b1e5">&#9670;&nbsp;</a></span>memOpAlign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> memOpAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstAlign</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcAlign</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AlignCheck</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08715">8715</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08721">llvm::AArch64TargetLowering::getOptimalMemOpType()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l13512">llvm::ARMTargetLowering::getOptimalMemOpType()</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900" name="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&nbsp;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V128Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05971">5971</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00252">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07934">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>.</p>

</div>
</div>
<a id="a06205ea56e17027e23e321056e351c58" name="a06205ea56e17027e23e321056e351c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06205ea56e17027e23e321056e351c58">&#9670;&nbsp;</a></span>NormalizeBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NormalizeBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07163">7163</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00351">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00750">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00878">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01562">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::isFloatingPoint()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a882ed852a717e7421c4dd8ede4908d92" name="a882ed852a717e7421c4dd8ede4908d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882ed852a717e7421c4dd8ede4908d92">&#9670;&nbsp;</a></span>optimizeLogicalImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> optimizeLogicalImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Demanded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;&#160;</td>
          <td class="paramname"><em>TLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00879">879</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l02996">llvm::TargetLowering::TargetLoweringOpt::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l02983">llvm::TargetLowering::TargetLoweringOpt::DAG</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00282">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07817">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00592">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="APInt_8h_source.html#l01562">llvm::APInt::getZExtValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00275">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00422">llvm::isShiftedMask_64()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00974">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="ad11f98b53c5b71c7bd8791e5156b340e" name="ad11f98b53c5b71c7bd8791e5156b340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11f98b53c5b71c7bd8791e5156b340e">&#9670;&nbsp;</a></span>performAddSubLongCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubLongCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09957">9957</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09809">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09907">performSetccAddFolding()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00489">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09774">tryExtendDUPToExtractHigh()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a64b9ecc144bf0b95267b353d6ddf5b9b" name="a64b9ecc144bf0b95267b353d6ddf5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b9ecc144bf0b95267b353d6ddf5b9b">&#9670;&nbsp;</a></span>performANDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09494">9494</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00090">llvm::AArch64ISD::BICi</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06805">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06897">tryAdvSIMDModImm16()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06849">tryAdvSIMDModImm32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01155">llvm::MipsTargetLowering::PerformDAGCombine()</a>, and <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01024">llvm::MipsSETargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a752036fd534e82ea9c6f3be1cb031c0e" name="a752036fd534e82ea9c6f3be1cb031c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752036fd534e82ea9c6f3be1cb031c0e">&#9670;&nbsp;</a></span>performBitcastCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBitcastCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09562">9562</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00382">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07817">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00720">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00252">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00671">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00592">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00715">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2a5ac33b69bb7d7687d12dc0dffe9f08" name="a2a5ac33b69bb7d7687d12dc0dffe9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5ac33b69bb7d7687d12dc0dffe9f08">&#9670;&nbsp;</a></span>performBRCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBRCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11046">11046</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::CBNZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::CBZ</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00731">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00451">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00410">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08663">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10972">performCONDCombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d4e8ce89b104f162a8900ab94461e95" name="a8d4e8ce89b104f162a8900ab94461e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4e8ce89b104f162a8900ab94461e95">&#9670;&nbsp;</a></span>performConcatVectorsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performConcatVectorsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09630">9630</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00369">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00078">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00252">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00431">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00549">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01569">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="MachineValueType_8h_source.html#l00330">llvm::MVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v8i16</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05951">WidenVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a05ea7c29a0fde5a9a808c50aefd2e0fa" name="a05ea7c29a0fde5a9a808c50aefd2e0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ea7c29a0fde5a9a808c50aefd2e0fa">&#9670;&nbsp;</a></span>performCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CCIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10972">10972</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10793">checkValueWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00651">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10896">isEquivalentMaskless()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08153">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11046">performBRCONDCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad4765786a8a3de00320df895defc3250" name="ad4765786a8a3de00320df895defc3250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4765786a8a3de00320df895defc3250">&#9670;&nbsp;</a></span>performExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10177">10177</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00369">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00382">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineValueType_8h_source.html#l00871">llvm::MVT::getIntegerVT()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07039">getIntrinsicID()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00072">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00125">llvm::EVT::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10006">tryCombineLongOpWithDup()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20a2ff9339217d23796a7456110eb52a" name="a20a2ff9339217d23796a7456110eb52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a2ff9339217d23796a7456110eb52a">&#9670;&nbsp;</a></span>performFDivCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFDivCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point divide by power of two into fixed-point to floating-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09298">9298</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09444">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00671">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00298">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00489">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00106">llvm::MVT::v4i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7054eb07a4962c7516115555800c017" name="aa7054eb07a4962c7516115555800c017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7054eb07a4962c7516115555800c017">&#9670;&nbsp;</a></span>performFpToIntCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFpToIntCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point multiply by power of two into floating-point to fixed-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09223">9223</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00287">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00548">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09444">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00671">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00298">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00106">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a40c243011cdda005e97448378d575096" name="a40c243011cdda005e97448378d575096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c243011cdda005e97448378d575096">&#9670;&nbsp;</a></span>performGlobalAddressCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGlobalAddressCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11316">11316</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00205">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="Module_8cpp_source.html#l00369">llvm::Module::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01712">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01355">llvm::SelectionDAG::getGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01713">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="GlobalValue_8h_source.html#l00575">llvm::GlobalValue::getParent()</a>, <a class="el" href="DataLayout_8h_source.html#l00469">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="GlobalValue_8h_source.html#l00279">llvm::GlobalValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00566">llvm::AArch64II::MO_NO_FLAG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00825">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aef7a7fddb3c91b27c79f7efbef5e49ed" name="aef7a7fddb3c91b27c79f7efbef5e49ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7a7fddb3c91b27c79f7efbef5e49ed">&#9670;&nbsp;</a></span>performIntegerAbsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntegerAbsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08954">8954</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00043">llvm::AArch64ISD::CSEL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00140">llvm::EVT::isInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08981">performXorCombine()</a>.</p>

</div>
</div>
<a id="af95a8dd3a4e9b403d57b68b5cbda46e6" name="af95a8dd3a4e9b403d57b68b5cbda46e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95a8dd3a4e9b403d57b68b5cbda46e6">&#9670;&nbsp;</a></span>performIntrinsicCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntrinsicCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">10121</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10111">combineAcrossLanesIntrinsic()</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00622">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00622">llvm::ISD::FMINNUM</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07039">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00148">llvm::AArch64ISD::SADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00153">llvm::AArch64ISD::SMINV</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10098">tryCombineCRC32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09712">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10006">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10035">tryCombineShiftImm()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00149">llvm::AArch64ISD::UADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::UMAXV</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::UMINV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a80d2c7cb1ec66776cd548c9ea8fdd5f0" name="a80d2c7cb1ec66776cd548c9ea8fdd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">&#9670;&nbsp;</a></span>performIntToFpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntToFpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09182">9182</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01304">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02230">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01373">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06769">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01356">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00298">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01195">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02550">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09136">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08307">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00177">llvm::AArch64ISD::SITOF</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00178">llvm::AArch64ISD::UITOF</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08ab6672869d33da27a1fb4f09602dd7" name="a08ab6672869d33da27a1fb4f09602dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ab6672869d33da27a1fb4f09602dd7">&#9670;&nbsp;</a></span>performMulCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09036">9036</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00946">llvm::APInt::ashr()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="APInt_8h_source.html#l01631">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00734">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="APInt_8h_source.html#l00368">llvm::APInt::isNonNegative()</a>, <a class="el" href="APInt_8h_source.html#l00463">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02623">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">isZeroExtended()</a>, <a class="el" href="APInt_8h_source.html#l01747">llvm::APInt::logBase2()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2fbb20906245b5a07551c13da1409712" name="a2fbb20906245b5a07551c13da1409712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbb20906245b5a07551c13da1409712">&#9670;&nbsp;</a></span>performNEONPostLDSTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNEONPostLDSTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10654">10654</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00731">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06568">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01752">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00134">llvm::SDValue::getResNo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00370">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03170">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00201">llvm::AArch64ISD::LD1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00202">llvm::AArch64ISD::LD1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00203">llvm::AArch64ISD::LD1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00208">llvm::AArch64ISD::LD2DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00212">llvm::AArch64ISD::LD2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00195">llvm::AArch64ISD::LD2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00209">llvm::AArch64ISD::LD3DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00213">llvm::AArch64ISD::LD3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00196">llvm::AArch64ISD::LD3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::LD4DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00214">llvm::AArch64ISD::LD4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00197">llvm::AArch64ISD::LD4post</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ArrayRef_8h_source.html#l00450">llvm::makeArrayRef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00204">llvm::AArch64ISD::ST1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00205">llvm::AArch64ISD::ST1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::ST1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00215">llvm::AArch64ISD::ST2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00198">llvm::AArch64ISD::ST2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00216">llvm::AArch64ISD::ST3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::ST3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00217">llvm::AArch64ISD::ST4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00200">llvm::AArch64ISD::ST4post</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00819">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a43e26f948f8ef8569ce1efb6426adab4" name="a43e26f948f8ef8569ce1efb6426adab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e26f948f8ef8569ce1efb6426adab4">&#9670;&nbsp;</a></span>performNVCASTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNVCASTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get rid of unnecessary NVCASTs (that don't change the type). </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11306">11306</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a686271526f19f076baac6864c3fefc83" name="a686271526f19f076baac6864c3fefc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686271526f19f076baac6864c3fefc83">&#9670;&nbsp;</a></span>performORCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09476">9476</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09429">tryCombineToBSL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09389">tryCombineToEXTR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01155">llvm::MipsTargetLowering::PerformDAGCombine()</a>, and <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01024">llvm::MipsSETargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abdbf7e16d7027d0bbbc9d4e8bf100840" name="abdbf7e16d7027d0bbbc9d4e8bf100840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbf7e16d7027d0bbbc9d4e8bf100840">&#9670;&nbsp;</a></span>performPostLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performPostLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLaneOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10518">10518</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00731">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06568">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01752">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00134">llvm::SDValue::getResNo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00370">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00207">llvm::AArch64ISD::LD1DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::LD1LANEpost</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00642">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00819">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a3580959284fc1395f017d102336eb695" name="a3580959284fc1395f017d102336eb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580959284fc1395f017d102336eb695">&#9670;&nbsp;</a></span>performSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar. </p>
<p >This replaces any scalar setcc in the above pattern with a vector one followed by a DUP shuffle on the result. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11245">11245</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00095">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00976">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01569">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00072">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l00700">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00399">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00467">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a434e132c04f973b024b815eaad19165f" name="a434e132c04f973b024b815eaad19165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434e132c04f973b024b815eaad19165f">&#9670;&nbsp;</a></span>performSetccAddFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccAddFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09907">9907</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09834">SetCCInfo::AArch64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09822">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09828">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09827">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00043">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09833">SetCCInfo::Generic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00355">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09841">SetCCInfoAndKind::Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09842">SetCCInfoAndKind::IsAArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09894">isSetCCOrZExtSetCC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09820">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09821">GenericSetCCInfo::Opnd1</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09957">performAddSubLongCombine()</a>.</p>

</div>
</div>
<a id="a1b3bcdae16fdf5e4138a9e35211c514c" name="a1b3bcdae16fdf5e4138a9e35211c514c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3bcdae16fdf5e4138a9e35211c514c">&#9670;&nbsp;</a></span>performSRLCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSRLCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09534">9534</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00437">llvm::ISD::BSWAP</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="APInt_8h_source.html#l00635">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02230">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::ROTR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, and <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01024">llvm::MipsSETargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad19eb01bd287efda27e7bc5ba67cd144" name="ad19eb01bd287efda27e7bc5ba67cd144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19eb01bd287efda27e7bc5ba67cd144">&#9670;&nbsp;</a></span>performSTORECombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTORECombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10637">10637</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10622">performTBISimplification()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10446">splitStores()</a>, and <a class="el" href="AArch64Subtarget_8cpp_source.html#l00263">llvm::AArch64Subtarget::supportsAddressTopByteIgnored()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af4aeb38e252532a5362ac68998d0af93" name="af4aeb38e252532a5362ac68998d0af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aeb38e252532a5362ac68998d0af93">&#9670;&nbsp;</a></span>performTBISimplification()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> performTBISimplification </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Simplify <code>Addr</code> given that the top byte of it is ignored by HW during address translation. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10622">10622</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00746">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="APInt_8h_source.html#l00647">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00416">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00574">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10637">performSTORECombine()</a>.</p>

</div>
</div>
<a id="af246e1e2988325698821d504157ed804" name="af246e1e2988325698821d504157ed804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af246e1e2988325698821d504157ed804">&#9670;&nbsp;</a></span>performTBZCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performTBZCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11185">11185</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11112">getTestBitOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00168">llvm::AArch64ISD::TBNZ</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00167">llvm::AArch64ISD::TBZ</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5c12d92b2d9e291ad311d1468da07410" name="a5c12d92b2d9e291ad311d1468da07410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c12d92b2d9e291ad311d1468da07410">&#9670;&nbsp;</a></span>performVectorCompareAndMaskUnaryOpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorCompareAndMaskUnaryOpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09136">9136</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00467">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09182">performIntToFpCombine()</a>.</p>

</div>
</div>
<a id="abc2faab09dd74a706e426de046a3f4a0" name="abc2faab09dd74a706e426de046a3f4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2faab09dd74a706e426de046a3f4a0">&#9670;&nbsp;</a></span>performVSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11216">11216</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00095">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00963">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00467">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00453">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac52bce44713165c831945178e1d5f696" name="ac52bce44713165c831945178e1d5f696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52bce44713165c831945178e1d5f696">&#9670;&nbsp;</a></span>performXorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performXorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08981">8981</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08930">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08954">performIntegerAbsCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11366">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5cc79d910ff0fc7b422504d298d33e27" name="a5cc79d910ff0fc7b422504d298d33e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc79d910ff0fc7b422504d298d33e27">&#9670;&nbsp;</a></span>ReplaceBITCASTResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceBITCASTResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11578">11578</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::BITCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07817">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00592">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00878">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00765">Results</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a32739f322e03782811f33bc367f9bc3b" name="a32739f322e03782811f33bc367f9bc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32739f322e03782811f33bc367f9bc3b">&#9670;&nbsp;</a></span>ReplaceCMP_SWAP_128Results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceCMP_SWAP_128Results </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11636">11636</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a960fbd067612ca87e16d5dfdb12fe40a">llvm::AcquireRelease</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11619">createGPRPairNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00413">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07817">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00248">llvm::MachineMemOperand::getOrdering()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07934">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00302">llvm::AArch64Subtarget::hasLSE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00233">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a14194d0b2e6c6680067975517cd58eac">llvm::Monotonic</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00765">Results</a>, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07564">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11609">splitInt128()</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00205">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a id="a4be0086aa7ffce797f40ad2eefd2ec1a" name="a4be0086aa7ffce797f40ad2eefd2ec1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be0086aa7ffce797f40ad2eefd2ec1a">&#9670;&nbsp;</a></span>ReplaceReductionResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceReductionResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>InterOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AcrossOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11595">11595</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09249">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00765">Results</a>, and <a class="el" href="SelectionDAG_8h_source.html#l01643">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

</div>
</div>
<a id="a824cd060277e4cb924783db572374c66" name="a824cd060277e4cb924783db572374c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cd060277e4cb924783db572374c66">&#9670;&nbsp;</a></span>replaceSplatVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceSplatVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of a scalar to a vector store by scalar stores of the scalar value. </p>
<p >The load store optimizer pass will merge them to store pair stores. This has better performance than a splat of the scalar followed by a split vector store. Even if the stores are not merged it is four stores vs a dup, followed by an ext.b and two stores. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10393">10393</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02260">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01566">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00356">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02255">llvm::StoreSDNode::isTruncatingStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10275">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10446">splitStores()</a>.</p>

</div>
</div>
<a id="a0670f21ebeafbaab3f4b34c8140b8dc8" name="a0670f21ebeafbaab3f4b34c8140b8dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670f21ebeafbaab3f4b34c8140b8dc8">&#9670;&nbsp;</a></span>replaceZeroVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceZeroVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of zeros to a vector store by scalar stores of WZR/XZR. </p>
<p >The load store optimizer pass will merge them to store pair stores. This should be better than a movi to create the vector zero followed by a vector store if the zero constant is not re-used, since one instructions and one register live range will be removed.</p>
<p >For example, the final generated code should be:</p>
<p >stp xzr, xzr, [x0]</p>
<p >instead of:</p>
<p >movi v0.2d, #0 str q0, [x0] </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10330">10330</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00351">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02261">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00721">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02260">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01195">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03963">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08663">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08668">llvm::isNullFPConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02255">llvm::StoreSDNode::isTruncatingStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10275">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10446">splitStores()</a>.</p>

</div>
</div>
<a id="a5f4f153e2f8d9dd1c45d089ea3c7499f" name="a5f4f153e2f8d9dd1c45d089ea3c7499f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">&#9670;&nbsp;</a></span>resolveBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> resolveBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BVN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>CnstBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06805">6805</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09313">llvm::BuildVectorSDNode::isConstantSplat()</a>, and <a class="el" href="APInt_8cpp_source.html#l00878">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07744">EmitVectorComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09494">performANDCombine()</a>.</p>

</div>
</div>
<a id="aca66750f8ee53c16cb1f5de41009e426" name="aca66750f8ee53c16cb1f5de41009e426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca66750f8ee53c16cb1f5de41009e426">&#9670;&nbsp;</a></span>skipExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> skipExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02599">2599</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02556">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00351">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00750">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00871">llvm::MVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00489">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00878">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02675">LowerMUL()</a>.</p>

</div>
</div>
<a id="a08cd5aff41893fe53fb76f2a9081ece5" name="a08cd5aff41893fe53fb76f2a9081ece5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd5aff41893fe53fb76f2a9081ece5">&#9670;&nbsp;</a></span>splitInt128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; splitInt128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11609">11609</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11636">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a0bbdb7f279f14b5f7ff6d7d9a2a97765" name="a0bbdb7f279f14b5f7ff6d7d9a2a97765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">&#9670;&nbsp;</a></span>splitStores()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStores </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10446">10446</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00382">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01304">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02261">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01373">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00451">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00410">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01356">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06820">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02260">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00157">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00072">llvm::EVT::getVectorVT()</a>, <a class="el" href="Function_8h_source.html#l00619">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02199">llvm::LSBaseSDNode::isIndexed()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00315">llvm::AArch64Subtarget::isMisaligned128StoreSlow()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01327">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10393">replaceSplatVectorStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10330">replaceZeroVectorStore()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10637">performSTORECombine()</a>.</p>

</div>
</div>
<a id="a6a7f067c980840336e15888700870c6a" name="a6a7f067c980840336e15888700870c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f067c980840336e15888700870c6a">&#9670;&nbsp;</a></span>splitStoreSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStoreSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SplatVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumVecElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10275">10275</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00200">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01304">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02261">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01373">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01356">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06820">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00157">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00078">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02255">llvm::StoreSDNode::isTruncatingStore()</a>, and <a class="el" href="MathExtras_8h_source.html#l00614">llvm::MinAlign()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10393">replaceSplatVectorStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10330">replaceZeroVectorStore()</a>.</p>

</div>
</div>
<a id="a53f96d02cdaf11793d6e4cec4462ae26" name="a53f96d02cdaf11793d6e4cec4462ae26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f96d02cdaf11793d6e4cec4462ae26">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumOptimizedImms&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times immediates were optimized&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967be3ec17a5edbe4fd5b45cd2bc75e7" name="a967be3ec17a5edbe4fd5b45cd2bc75e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumShiftInserts&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of vector shift inserts&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b" name="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of tail calls&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cce50ef77513b8bd1cbeb48b4d9339d" name="a3cce50ef77513b8bd1cbeb48b4d9339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cce50ef77513b8bd1cbeb48b4d9339d">&#9670;&nbsp;</a></span>tryAdvSIMDModImm16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>LHS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06897">6897</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00517">llvm::AArch64_AM::encodeAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00533">llvm::AArch64_AM::encodeAdvSIMDModImmType6()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00511">llvm::AArch64_AM::isAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00527">llvm::AArch64_AM::isAdvSIMDModImmType6()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09494">performANDCombine()</a>.</p>

</div>
</div>
<a id="aed120dd6850080b309b6054efd2b142b" name="aed120dd6850080b309b6054efd2b142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed120dd6850080b309b6054efd2b142b">&#9670;&nbsp;</a></span>tryAdvSIMDModImm32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>LHS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06849">6849</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00456">llvm::AArch64_AM::encodeAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00471">llvm::AArch64_AM::encodeAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00486">llvm::AArch64_AM::encodeAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00501">llvm::AArch64_AM::encodeAdvSIMDModImmType4()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00451">llvm::AArch64_AM::isAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00466">llvm::AArch64_AM::isAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00481">llvm::AArch64_AM::isAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00496">llvm::AArch64_AM::isAdvSIMDModImmType4()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09494">performANDCombine()</a>.</p>

</div>
</div>
<a id="a91b6b0ccb484e79d3d1558e8d9c12cd8" name="a91b6b0ccb484e79d3d1558e8d9c12cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">&#9670;&nbsp;</a></span>tryAdvSIMDModImm321s()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm321s </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06937">6937</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00548">llvm::AArch64_AM::encodeAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00568">llvm::AArch64_AM::encodeAdvSIMDModImmType8()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00543">llvm::AArch64_AM::isAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00558">llvm::AArch64_AM::isAdvSIMDModImmType8()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a52b49fd007d3e59011c1e924579f3a80" name="a52b49fd007d3e59011c1e924579f3a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b49fd007d3e59011c1e924579f3a80">&#9670;&nbsp;</a></span>tryAdvSIMDModImm64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06828">6828</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00613">llvm::AArch64_AM::encodeAdvSIMDModImmType10()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00593">llvm::AArch64_AM::isAdvSIMDModImmType10()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::NVCAST</a>, and <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a55e427e6bf5d495e92fbbe9ba86e9990" name="a55e427e6bf5d495e92fbbe9ba86e9990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e427e6bf5d495e92fbbe9ba86e9990">&#9670;&nbsp;</a></span>tryAdvSIMDModImm8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06968">6968</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00579">llvm::AArch64_AM::encodeAdvSIMDModImmType9()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00573">llvm::AArch64_AM::isAdvSIMDModImmType9()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00073">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a41506ddab8a425491f9ebf969036eb84" name="a41506ddab8a425491f9ebf969036eb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41506ddab8a425491f9ebf969036eb84">&#9670;&nbsp;</a></span>tryAdvSIMDModImmFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImmFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06989">6989</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00662">llvm::AArch64_AM::encodeAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00711">llvm::AArch64_AM::encodeAdvSIMDModImmType12()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00655">llvm::AArch64_AM::isAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00705">llvm::AArch64_AM::isAdvSIMDModImmType12()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00159">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00173">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00161">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07194">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="aaae856ed3494d62692bb06a4d96dc33f" name="aaae856ed3494d62692bb06a4d96dc33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae856ed3494d62692bb06a4d96dc33f">&#9670;&nbsp;</a></span>tryCombineCRC32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineCRC32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10098">10098</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01566">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aa1aec95090eff4dcf6f51e0991ecc60e" name="aa1aec95090eff4dcf6f51e0991ecc60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1aec95090eff4dcf6f51e0991ecc60e">&#9670;&nbsp;</a></span>tryCombineFixedPointConvert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineFixedPointConvert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09712">9712</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00363">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00173">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00173">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00161">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="adc515df450408045fd43835105d0c6ed" name="adc515df450408045fd43835105d0c6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc515df450408045fd43835105d0c6ed">&#9670;&nbsp;</a></span>tryCombineLongOpWithDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineLongOpWithDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10006">10006</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00137">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ValueTypes_8h_source.html#l00176">llvm::EVT::is64BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09809">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09774">tryExtendDUPToExtractHigh()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10177">performExtendCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aad0fb69928bec544ec83f90f26393521" name="aad0fb69928bec544ec83f90f26393521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0fb69928bec544ec83f90f26393521">&#9670;&nbsp;</a></span>tryCombineShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10035">10035</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l01574">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00671">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09313">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00118">llvm::AArch64ISD::SQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::SQSHLU_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00121">llvm::AArch64ISD::SRSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00119">llvm::AArch64ISD::UQSHL_I</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00122">llvm::AArch64ISD::URSHR_I</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10121">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad56843b3d852a4e9f2f405861a3a570a" name="ad56843b3d852a4e9f2f405861a3a570a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56843b3d852a4e9f2f405861a3a570a">&#9670;&nbsp;</a></span>tryCombineToBSL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToBSL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09429">9429</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00095">llvm::AArch64ISD::BSL</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00940">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01566">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09476">performORCombine()</a>.</p>

</div>
</div>
<a id="ade8a40121f849c1f24906dfb1a4ecfd3" name="ade8a40121f849c1f24906dfb1a4ecfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8a40121f849c1f24906dfb1a4ecfd3">&#9670;&nbsp;</a></span>tryCombineToEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair. </p>
<p >This function looks for the pattern: <code>(or (shl VAL1, #N), (srl VAL2, #RegWidth-N))</code> and replaces it with an EXTR. Can't quite be done in TableGen because the two immediates aren't independent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09389">9389</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03159">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00071">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09367">findEXTRHalf()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00291">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::OR</a>, and <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09476">performORCombine()</a>.</p>

</div>
</div>
<a id="ac2caac341848f2601e62da4fed020063" name="ac2caac341848f2601e62da4fed020063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2caac341848f2601e62da4fed020063">&#9670;&nbsp;</a></span>tryExtendDUPToExtractHigh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryExtendDUPToExtractHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09774">9774</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00074">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00076">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00077">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00078">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00075">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00382">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00431">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00549">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00358">llvm::MVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00081">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00083">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00084">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00087">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00086">llvm::AArch64ISD::MVNIshift</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09957">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10006">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a95b61f0543f51a5dca686a9f9f258240" name="a95b61f0543f51a5dca686a9f9f258240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b61f0543f51a5dca686a9f9f258240">&#9670;&nbsp;</a></span>tryFormConcatFromShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryFormConcatFromShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06445">6445</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00369">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00382">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00420">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00173">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00072">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06425">isConcatMask()</a>.</p>

</div>
</div>
<a id="a254b0db030fe653dbe78f9336bf97c39" name="a254b0db030fe653dbe78f9336bf97c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254b0db030fe653dbe78f9336bf97c39">&#9670;&nbsp;</a></span>tryLowerToSLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryLowerToSLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07057">7057</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00411">llvm::ISD::AND</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00485">llvm::SDNode::dump()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01159">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00297">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01566">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00150">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07022">isAllConstantBuildVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00150">llvm::EVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00114">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00113">llvm::AArch64ISD::VSHL</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="ae93ec3787ee50cae64d7e3787dc4daaa" name="ae93ec3787ee50cae64d7e3787dc4daaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93ec3787ee50cae64d7e3787dc4daaa">&#9670;&nbsp;</a></span>UseTlsOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Value.html">Value</a> * UseTlsOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>IRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11911">11911</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02193">llvm::IRBuilder&lt; T, Inserter &gt;::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01735">llvm::IRBuilder&lt; T, Inserter &gt;::CreateConstGEP1_32()</a>, <a class="el" href="IRBuilder_8h_source.html#l01997">llvm::IRBuilder&lt; T, Inserter &gt;::CreatePointerCast()</a>, <a class="el" href="Function_8cpp_source.html#l01043">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00126">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="IRBuilder_8h_source.html#l00421">llvm::IRBuilderBase::getInt8PtrTy()</a>, <a class="el" href="IRBuilder_8h_source.html#l00373">llvm::IRBuilderBase::getInt8Ty()</a>, <a class="el" href="GlobalValue_8h_source.html#l00575">llvm::GlobalValue::getParent()</a>, <a class="el" href="BasicBlock_8h_source.html#l00106">llvm::BasicBlock::getParent()</a>, and <a class="el" href="classllvm_1_1Type.html#a2821cb7434bee7b1ab850758f9a57bb4">llvm::Type::getPointerTo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11921">llvm::AArch64TargetLowering::getIRStackGuard()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11970">llvm::AArch64TargetLowering::getSafeStackPointerLocation()</a>.</p>

</div>
</div>
<a id="aae138473fc11097221f02e42677663dc" name="aae138473fc11097221f02e42677663dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae138473fc11097221f02e42677663dc">&#9670;&nbsp;</a></span>WidenVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> WidenVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V64Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05951">5951</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01184">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07186">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00252">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00878">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00264">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00890">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05951">WidenVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06476">GeneratePerfectShuffle()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09630">performConcatVectorsCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05951">WidenVector()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ab1bfc45744f3a9f8a6245e6f72ae10ac" name="ab1bfc45744f3a9f8a6245e6f72ae10ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bfc45744f3a9f8a6245e6f72ae10ac">&#9670;&nbsp;</a></span>EnableAArch64ELFLocalDynamicTLSGeneration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableAArch64ELFLocalDynamicTLSGeneration(&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-elf-ldtls-generation&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64MCInstLower_8cpp_source.html#l00114">llvm::AArch64MCInstLower::lowerSymbolOperandELF()</a>.</p>

</div>
</div>
<a id="ac240cf2c5718d306e4b2fa5ec3bfb372" name="ac240cf2c5718d306e4b2fa5ec3bfb372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac240cf2c5718d306e4b2fa5ec3bfb372">&#9670;&nbsp;</a></span>EnableAArch64SlrGeneration</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableAArch64SlrGeneration(&quot;aarch64-shift-insert-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 SLI/SRI formation&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-shift-insert-generation&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 SLI/SRI formation&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a36d7a38420699a48e96b1e3b390abf80" name="a36d7a38420699a48e96b1e3b390abf80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d7a38420699a48e96b1e3b390abf80">&#9670;&nbsp;</a></span>EnableOptimizeLogicalImm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableOptimizeLogicalImm(&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-logical-imm&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00974">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="aee2d47ae29d47b14b759625ee38930cf" name="aee2d47ae29d47b14b759625ee38930cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d47ae29d47b14b759625ee38930cf">&#9670;&nbsp;</a></span>MVT_CC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a> MVT_CC = MVT::i32</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value type used for condition codes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00120">120</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01530">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01628">emitConditionalComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01898">getAArch64Cmp()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:16 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
