{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 15:48:31 2020 " "Info: Processing started: Sat Oct 03 15:48:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decode_unit:decode_unit0\|n_RB_r_reg register PC:PC0\|A_reg\[0\] 134.64 MHz 7.427 ns Internal " "Info: Clock \"clk\" has Internal fmax of 134.64 MHz between source register \"decode_unit:decode_unit0\|n_RB_r_reg\" and destination register \"PC:PC0\|A_reg\[0\]\" (period= 7.427 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.168 ns + Longest register register " "Info: + Longest register to register delay is 7.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decode_unit:decode_unit0\|n_RB_r_reg 1 REG LCFF_X18_Y6_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N7; Fanout = 9; REG Node = 'decode_unit:decode_unit0\|n_RB_r_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode_unit:decode_unit0|n_RB_r_reg } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.624 ns) 1.408 ns hazard_unit:hazard_unit0\|IO_hazard~565 2 COMB LCCOMB_X18_Y6_N2 1 " "Info: 2: + IC(0.784 ns) + CELL(0.624 ns) = 1.408 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 1; COMB Node = 'hazard_unit:hazard_unit0\|IO_hazard~565'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { decode_unit:decode_unit0|n_RB_r_reg hazard_unit:hazard_unit0|IO_hazard~565 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 2.403 ns hazard_unit:hazard_unit0\|IO_hazard~567 3 COMB LCCOMB_X18_Y6_N10 1 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 2.403 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 1; COMB Node = 'hazard_unit:hazard_unit0\|IO_hazard~567'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { hazard_unit:hazard_unit0|IO_hazard~565 hazard_unit:hazard_unit0|IO_hazard~567 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.370 ns) 3.878 ns hazard_unit:hazard_unit0\|hazard~354 4 COMB LCCOMB_X19_Y8_N16 41 " "Info: 4: + IC(1.105 ns) + CELL(0.370 ns) = 3.878 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 41; COMB Node = 'hazard_unit:hazard_unit0\|hazard~354'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { hazard_unit:hazard_unit0|IO_hazard~567 hazard_unit:hazard_unit0|hazard~354 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.366 ns) 4.639 ns hazard_unit:hazard_unit0\|hazard~355 5 COMB LCCOMB_X19_Y8_N18 32 " "Info: 5: + IC(0.395 ns) + CELL(0.366 ns) = 4.639 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 32; COMB Node = 'hazard_unit:hazard_unit0\|hazard~355'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { hazard_unit:hazard_unit0|hazard~354 hazard_unit:hazard_unit0|hazard~355 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.206 ns) 5.244 ns PC:PC0\|A_reg\[7\]~540 6 COMB LCCOMB_X19_Y8_N0 21 " "Info: 6: + IC(0.399 ns) + CELL(0.206 ns) = 5.244 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 21; COMB Node = 'PC:PC0\|A_reg\[7\]~540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { hazard_unit:hazard_unit0|hazard~355 PC:PC0|A_reg[7]~540 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.855 ns) 7.168 ns PC:PC0\|A_reg\[0\] 7 REG LCFF_X19_Y7_N29 2 " "Info: 7: + IC(1.069 ns) + CELL(0.855 ns) = 7.168 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 2; REG Node = 'PC:PC0\|A_reg\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { PC:PC0|A_reg[7]~540 PC:PC0|A_reg[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 42.48 % ) " "Info: Total cell delay = 3.045 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.123 ns ( 57.52 % ) " "Info: Total interconnect delay = 4.123 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { decode_unit:decode_unit0|n_RB_r_reg hazard_unit:hazard_unit0|IO_hazard~565 hazard_unit:hazard_unit0|IO_hazard~567 hazard_unit:hazard_unit0|hazard~354 hazard_unit:hazard_unit0|hazard~355 PC:PC0|A_reg[7]~540 PC:PC0|A_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.168 ns" { decode_unit:decode_unit0|n_RB_r_reg {} hazard_unit:hazard_unit0|IO_hazard~565 {} hazard_unit:hazard_unit0|IO_hazard~567 {} hazard_unit:hazard_unit0|hazard~354 {} hazard_unit:hazard_unit0|hazard~355 {} PC:PC0|A_reg[7]~540 {} PC:PC0|A_reg[0] {} } { 0.000ns 0.784ns 0.371ns 1.105ns 0.395ns 0.399ns 1.069ns } { 0.000ns 0.624ns 0.624ns 0.370ns 0.366ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.731 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns PC:PC0\|A_reg\[0\] 3 REG LCFF_X19_Y7_N29 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 2; REG Node = 'PC:PC0\|A_reg\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl PC:PC0|A_reg[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl PC:PC0|A_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.726 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns decode_unit:decode_unit0\|n_RB_r_reg 3 REG LCFF_X18_Y6_N7 9 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X18_Y6_N7; Fanout = 9; REG Node = 'decode_unit:decode_unit0\|n_RB_r_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { clk~clkctrl decode_unit:decode_unit0|n_RB_r_reg } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl decode_unit:decode_unit0|n_RB_r_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|n_RB_r_reg {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl PC:PC0|A_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl decode_unit:decode_unit0|n_RB_r_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|n_RB_r_reg {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 698 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1187 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { decode_unit:decode_unit0|n_RB_r_reg hazard_unit:hazard_unit0|IO_hazard~565 hazard_unit:hazard_unit0|IO_hazard~567 hazard_unit:hazard_unit0|hazard~354 hazard_unit:hazard_unit0|hazard~355 PC:PC0|A_reg[7]~540 PC:PC0|A_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.168 ns" { decode_unit:decode_unit0|n_RB_r_reg {} hazard_unit:hazard_unit0|IO_hazard~565 {} hazard_unit:hazard_unit0|IO_hazard~567 {} hazard_unit:hazard_unit0|hazard~354 {} hazard_unit:hazard_unit0|hazard~355 {} PC:PC0|A_reg[7]~540 {} PC:PC0|A_reg[0] {} } { 0.000ns 0.784ns 0.371ns 1.105ns 0.395ns 0.399ns 1.069ns } { 0.000ns 0.624ns 0.624ns 0.370ns 0.366ns 0.206ns 0.855ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl PC:PC0|A_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl decode_unit:decode_unit0|n_RB_r_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|n_RB_r_reg {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "decode_unit:decode_unit0\|I_reg\[12\] I\[12\] clk 7.147 ns register " "Info: tsu for register \"decode_unit:decode_unit0\|I_reg\[12\]\" (data pin = \"I\[12\]\", clock pin = \"clk\") is 7.147 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.916 ns + Longest pin register " "Info: + Longest pin to register delay is 9.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns I\[12\] 1 PIN PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_132; Fanout = 2; PIN Node = 'I\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[12] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.913 ns) + CELL(0.651 ns) 8.508 ns decode_unit:decode_unit0\|I_reg~1118 2 COMB LCCOMB_X20_Y8_N22 1 " "Info: 2: + IC(6.913 ns) + CELL(0.651 ns) = 8.508 ns; Loc. = LCCOMB_X20_Y8_N22; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg~1118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.564 ns" { I[12] decode_unit:decode_unit0|I_reg~1118 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 669 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.206 ns) 9.808 ns decode_unit:decode_unit0\|I_reg~1134 3 COMB LCCOMB_X20_Y6_N16 1 " "Info: 3: + IC(1.094 ns) + CELL(0.206 ns) = 9.808 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg~1134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { decode_unit:decode_unit0|I_reg~1118 decode_unit:decode_unit0|I_reg~1134 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 669 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.916 ns decode_unit:decode_unit0\|I_reg\[12\] 4 REG LCFF_X20_Y6_N17 14 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.916 ns; Loc. = LCFF_X20_Y6_N17; Fanout = 14; REG Node = 'decode_unit:decode_unit0\|I_reg\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decode_unit:decode_unit0|I_reg~1134 decode_unit:decode_unit0|I_reg[12] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 19.25 % ) " "Info: Total cell delay = 1.909 ns ( 19.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.007 ns ( 80.75 % ) " "Info: Total interconnect delay = 8.007 ns ( 80.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.916 ns" { I[12] decode_unit:decode_unit0|I_reg~1118 decode_unit:decode_unit0|I_reg~1134 decode_unit:decode_unit0|I_reg[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.916 ns" { I[12] {} I[12]~combout {} decode_unit:decode_unit0|I_reg~1118 {} decode_unit:decode_unit0|I_reg~1134 {} decode_unit:decode_unit0|I_reg[12] {} } { 0.000ns 0.000ns 6.913ns 1.094ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 698 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.729 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns decode_unit:decode_unit0\|I_reg\[12\] 3 REG LCFF_X20_Y6_N17 14 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X20_Y6_N17; Fanout = 14; REG Node = 'decode_unit:decode_unit0\|I_reg\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl decode_unit:decode_unit0|I_reg[12] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[12] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.916 ns" { I[12] decode_unit:decode_unit0|I_reg~1118 decode_unit:decode_unit0|I_reg~1134 decode_unit:decode_unit0|I_reg[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.916 ns" { I[12] {} I[12]~combout {} decode_unit:decode_unit0|I_reg~1118 {} decode_unit:decode_unit0|I_reg~1134 {} decode_unit:decode_unit0|I_reg[12] {} } { 0.000ns 0.000ns 6.913ns 1.094ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[12] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk n_IV_out\[4\] shift_merge:shift_merge0\|merge_reg\[4\] 9.414 ns register " "Info: tco from clock \"clk\" to destination pin \"n_IV_out\[4\]\" through register \"shift_merge:shift_merge0\|merge_reg\[4\]\" is 9.414 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns shift_merge:shift_merge0\|merge_reg\[4\] 3 REG LCFF_X24_Y4_N15 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 2; REG Node = 'shift_merge:shift_merge0\|merge_reg\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl shift_merge:shift_merge0|merge_reg[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 588 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[4] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 588 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.359 ns + Longest register pin " "Info: + Longest register to pin delay is 6.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_merge:shift_merge0\|merge_reg\[4\] 1 REG LCFF_X24_Y4_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 2; REG Node = 'shift_merge:shift_merge0\|merge_reg\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_merge:shift_merge0|merge_reg[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 588 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.293 ns) + CELL(3.066 ns) 6.359 ns n_IV_out\[4\] 2 PIN PIN_28 0 " "Info: 2: + IC(3.293 ns) + CELL(3.066 ns) = 6.359 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'n_IV_out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { shift_merge:shift_merge0|merge_reg[4] n_IV_out[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 48.22 % ) " "Info: Total cell delay = 3.066 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 51.78 % ) " "Info: Total interconnect delay = 3.293 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { shift_merge:shift_merge0|merge_reg[4] n_IV_out[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { shift_merge:shift_merge0|merge_reg[4] {} n_IV_out[4] {} } { 0.000ns 3.293ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[4] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { shift_merge:shift_merge0|merge_reg[4] n_IV_out[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { shift_merge:shift_merge0|merge_reg[4] {} n_IV_out[4] {} } { 0.000ns 3.293ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IV_in\[0\] n_IV_in\[0\] clk 0.119 ns register " "Info: th for register \"IV_in\[0\]\" (data pin = \"n_IV_in\[0\]\", clock pin = \"clk\") is 0.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns IV_in\[0\] 3 REG LCFF_X17_Y4_N13 1 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X17_Y4_N13; Fanout = 1; REG Node = 'IV_in\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl IV_in[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl IV_in[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} IV_in[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.929 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns n_IV_in\[0\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'n_IV_in\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_IV_in[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.202 ns) 2.821 ns IV_in\[0\]~25 2 COMB LCCOMB_X17_Y4_N12 1 " "Info: 2: + IC(1.509 ns) + CELL(0.202 ns) = 2.821 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 1; COMB Node = 'IV_in\[0\]~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { n_IV_in[0] IV_in[0]~25 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.929 ns IV_in\[0\] 3 REG LCFF_X17_Y4_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.929 ns; Loc. = LCFF_X17_Y4_N13; Fanout = 1; REG Node = 'IV_in\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { IV_in[0]~25 IV_in[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 48.48 % ) " "Info: Total cell delay = 1.420 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 51.52 % ) " "Info: Total interconnect delay = 1.509 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { n_IV_in[0] IV_in[0]~25 IV_in[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { n_IV_in[0] {} n_IV_in[0]~combout {} IV_in[0]~25 {} IV_in[0] {} } { 0.000ns 0.000ns 1.509ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl IV_in[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} IV_in[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { n_IV_in[0] IV_in[0]~25 IV_in[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { n_IV_in[0] {} n_IV_in[0]~combout {} IV_in[0]~25 {} IV_in[0] {} } { 0.000ns 0.000ns 1.509ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 15:48:33 2020 " "Info: Processing ended: Sat Oct 03 15:48:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
