Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Remote.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Remote.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Remote"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : Remote
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clock_divider.v" in library work
Module <ClockDivider> compiled
Compiling verilog file "Remote.v" in library work
Module <ClockDividerStage> compiled
Module <Remote> compiled
Module <SignalGenerator> compiled
Module <ShiftRegister> compiled
Module <Decoder> compiled
Module <FlipFlop> compiled
Module <IRTransmitter> compiled
Module <IOSelect> compiled
Module <TwoBitCounter> compiled
Module <Mux> compiled
Module <FourBitCounter> compiled
Module <LogicHigh> compiled
Module <LogicLow> compiled
No errors in compilation
Analysis of file <"Remote.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Remote> in library <work>.

Analyzing hierarchy for module <ClockDivider> in library <work>.

Analyzing hierarchy for module <TwoBitCounter> in library <work>.

Analyzing hierarchy for module <FourBitCounter> in library <work>.

Analyzing hierarchy for module <LogicHigh> in library <work>.

Analyzing hierarchy for module <LogicLow> in library <work>.

Analyzing hierarchy for module <SignalGenerator> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <IOSelect> in library <work>.

Analyzing hierarchy for module <ShiftRegister> in library <work>.

Analyzing hierarchy for module <FlipFlop> in library <work>.

Analyzing hierarchy for module <Decoder> in library <work>.

Analyzing hierarchy for module <IRTransmitter> in library <work> with parameters.
	S0 = "0000"
	S1 = "0001"
	S2 = "0010"
	S3 = "0011"
	S4 = "0100"
	S5 = "0101"
	S6 = "0110"
	S7 = "0111"
	S8 = "1000"
	S9 = "1001"

Analyzing hierarchy for module <ClockDividerStage> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Remote>.
Module <Remote> is correct for synthesis.
 
Analyzing module <ClockDivider> in library <work>.
Module <ClockDivider> is correct for synthesis.
 
Analyzing module <ClockDividerStage> in library <work>.
Module <ClockDividerStage> is correct for synthesis.
 
Analyzing module <TwoBitCounter> in library <work>.
Module <TwoBitCounter> is correct for synthesis.
 
Analyzing module <FourBitCounter> in library <work>.
Module <FourBitCounter> is correct for synthesis.
 
Analyzing module <LogicHigh> in library <work>.
Module <LogicHigh> is correct for synthesis.
 
Analyzing module <LogicLow> in library <work>.
Module <LogicLow> is correct for synthesis.
 
Analyzing module <SignalGenerator> in library <work>.
Module <SignalGenerator> is correct for synthesis.
 
Analyzing module <Mux> in library <work>.
Module <Mux> is correct for synthesis.
 
Analyzing module <IOSelect> in library <work>.
Module <IOSelect> is correct for synthesis.
 
Analyzing module <ShiftRegister> in library <work>.
Module <ShiftRegister> is correct for synthesis.
 
Analyzing module <FlipFlop> in library <work>.
Module <FlipFlop> is correct for synthesis.
 
Analyzing module <Decoder> in library <work>.
Module <Decoder> is correct for synthesis.
 
Analyzing module <IRTransmitter> in library <work>.
	S0 = 4'b0000
	S1 = 4'b0001
	S2 = 4'b0010
	S3 = 4'b0011
	S4 = 4'b0100
	S5 = 4'b0101
	S6 = 4'b0110
	S7 = 4'b0111
	S8 = 4'b1000
	S9 = 4'b1001
Module <IRTransmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TwoBitCounter>.
    Related source file is "Remote.v".
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <TwoBitCounter> synthesized.


Synthesizing Unit <FourBitCounter>.
    Related source file is "Remote.v".
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <FourBitCounter> synthesized.


Synthesizing Unit <LogicHigh>.
    Related source file is "Remote.v".
Unit <LogicHigh> synthesized.


Synthesizing Unit <LogicLow>.
    Related source file is "Remote.v".
Unit <LogicLow> synthesized.


Synthesizing Unit <SignalGenerator>.
    Related source file is "Remote.v".
Unit <SignalGenerator> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "Remote.v".
    Found 1-bit tristate buffer for signal <out>.
    Summary:
	inferred   1 Tristate(s).
Unit <Mux> synthesized.


Synthesizing Unit <IOSelect>.
    Related source file is "Remote.v".
    Found 1-bit register for signal <latch>.
    Found 1-bit register for signal <transmit>.
    Found 8-bit up counter for signal <count>.
    Found 1-bit register for signal <count_reset>.
    Found 1-bit register for signal <select>.
    Found 8-bit comparator less for signal <select$cmp_lt0000> created at line 347.
    Found 8-bit comparator greater for signal <transmit$cmp_gt0000> created at line 362.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <IOSelect> synthesized.


Synthesizing Unit <ShiftRegister>.
    Related source file is "Remote.v".
    Found 16-bit register for signal <buffer>.
Unit <ShiftRegister> synthesized.


Synthesizing Unit <FlipFlop>.
    Related source file is "Remote.v".
    Found 16-bit register for signal <out>.
Unit <FlipFlop> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "Remote.v".
    Found 16x4-bit ROM for signal <dirs$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder> synthesized.


Synthesizing Unit <IRTransmitter>.
    Related source file is "Remote.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <serial_out>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <IRTransmitter> synthesized.


Synthesizing Unit <ClockDividerStage>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <HalvedClock>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ClockDividerStage> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "clock_divider.v".
Unit <ClockDivider> synthesized.


Synthesizing Unit <Remote>.
    Related source file is "Remote.v".
Unit <Remote> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 8
 16-bit register                                       : 2
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IRT/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit Mux is merged (output interface has tristates)

Optimizing unit <Remote> ...

Optimizing unit <LogicHigh> ...

Optimizing unit <LogicLow> ...

Optimizing unit <SignalGenerator> ...

Optimizing unit <Decoder> ...

Optimizing unit <IRTransmitter> ...

Optimizing unit <ClockDividerStage> ...

Optimizing unit <ShiftRegister> ...

Optimizing unit <FlipFlop> ...

Optimizing unit <ClockDivider> ...

Optimizing unit <TwoBitCounter> ...

Optimizing unit <FourBitCounter> ...

Optimizing unit <IOSelect> ...
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <FF>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <FF>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Remote.ngr
Top Level Output File Name         : Remote
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 182
#      AND2                        : 52
#      AND3                        : 4
#      AND4                        : 4
#      AND8                        : 3
#      INV                         : 86
#      OR2                         : 18
#      OR4                         : 4
#      XOR2                        : 11
# FlipFlops/Latches                : 62
#      FDC                         : 60
#      FDP                         : 2
# IO Buffers                       : 9
#      IBUF                        : 3
#      IOBUFE                      : 1
#      OBUF                        : 5
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.50 secs
 
--> 

Total memory usage is 253564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

