;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/29/2022 9:19:36 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2AC50000  	10949
0x0008	0x2ABD0000  	10941
0x000C	0x2ABD0000  	10941
0x0010	0x2ABD0000  	10941
0x0014	0x2ABD0000  	10941
0x0018	0x2ABD0000  	10941
0x001C	0x2ABD0000  	10941
0x0020	0x2ABD0000  	10941
0x0024	0x2ABD0000  	10941
0x0028	0x2ABD0000  	10941
0x002C	0x2ABD0000  	10941
0x0030	0x2ABD0000  	10941
0x0034	0x2ABD0000  	10941
0x0038	0x2ABD0000  	10941
0x003C	0x2ABD0000  	10941
0x0040	0x2ABD0000  	10941
0x0044	0x2ABD0000  	10941
0x0048	0x2ABD0000  	10941
0x004C	0x2ABD0000  	10941
0x0050	0x2ABD0000  	10941
0x0054	0x2ABD0000  	10941
0x0058	0x2ABD0000  	10941
0x005C	0x2ABD0000  	10941
0x0060	0x2ABD0000  	10941
0x0064	0x2ABD0000  	10941
0x0068	0x2ABD0000  	10941
0x006C	0x2ABD0000  	10941
0x0070	0x2ABD0000  	10941
0x0074	0x2ABD0000  	10941
0x0078	0x2ABD0000  	10941
0x007C	0x2ABD0000  	10941
0x0080	0x2ABD0000  	10941
0x0084	0x2ABD0000  	10941
0x0088	0x2ABD0000  	10941
0x008C	0x2ABD0000  	10941
0x0090	0x2ABD0000  	10941
0x0094	0x2ABD0000  	10941
0x0098	0x2ABD0000  	10941
0x009C	0x2ABD0000  	10941
0x00A0	0x2ABD0000  	10941
0x00A4	0x2ABD0000  	10941
0x00A8	0x2ABD0000  	10941
0x00AC	0x2ABD0000  	10941
0x00B0	0x2ABD0000  	10941
0x00B4	0x2ABD0000  	10941
0x00B8	0x2ABD0000  	10941
0x00BC	0x2ABD0000  	10941
0x00C0	0x2ABD0000  	10941
0x00C4	0x2ABD0000  	10941
0x00C8	0x2ABD0000  	10941
0x00CC	0x2ABD0000  	10941
0x00D0	0x2ABD0000  	10941
0x00D4	0x2ABD0000  	10941
0x00D8	0x2ABD0000  	10941
0x00DC	0x2ABD0000  	10941
0x00E0	0x2ABD0000  	10941
0x00E4	0x2ABD0000  	10941
0x00E8	0x2ABD0000  	10941
0x00EC	0x2ABD0000  	10941
0x00F0	0x2ABD0000  	10941
0x00F4	0x2ABD0000  	10941
0x00F8	0x2ABD0000  	10941
0x00FC	0x2ABD0000  	10941
0x0100	0x2ABD0000  	10941
0x0104	0x2ABD0000  	10941
0x0108	0x2ABD0000  	10941
0x010C	0x2ABD0000  	10941
0x0110	0x2ABD0000  	10941
0x0114	0x2ABD0000  	10941
0x0118	0x2ABD0000  	10941
0x011C	0x2ABD0000  	10941
0x0120	0x2ABD0000  	10941
0x0124	0x2ABD0000  	10941
0x0128	0x2ABD0000  	10941
0x012C	0x2ABD0000  	10941
0x0130	0x2ABD0000  	10941
0x0134	0x2ABD0000  	10941
0x0138	0x2ABD0000  	10941
0x013C	0x2ABD0000  	10941
0x0140	0x2ABD0000  	10941
0x0144	0x2ABD0000  	10941
0x0148	0x2ABD0000  	10941
0x014C	0x2ABD0000  	10941
; end of ____SysVT
_main:
;P7_final_project_main.c, 51 :: 		void main() {
0x2AC4	0xF000F834  BL	11056
0x2AC8	0xF000FD7E  BL	13768
0x2ACC	0xF7FFFFEC  BL	10920
0x2AD0	0xF000FD3A  BL	13640
;P7_final_project_main.c, 58 :: 		RCC_APB2ENR |=  1 << 2;                          // Enable GPIO Clock PORT A
0x2AD4	0x4812    LDR	R0, [PC, #72]
0x2AD6	0x6800    LDR	R0, [R0, #0]
0x2AD8	0xF0400104  ORR	R1, R0, #4
0x2ADC	0x4810    LDR	R0, [PC, #64]
0x2ADE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 59 :: 		RCC_APB2ENR |=  1 << 4;                          // Enable GPIO Clock PORT C
0x2AE0	0x480F    LDR	R0, [PC, #60]
0x2AE2	0x6800    LDR	R0, [R0, #0]
0x2AE4	0xF0400110  ORR	R1, R0, #16
0x2AE8	0x480D    LDR	R0, [PC, #52]
0x2AEA	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 64 :: 		GPIOA_CRL = GPIO_INPUT_MASK;                     // Enable PA2 PA4 PA5 PA6 for joystick control
0x2AEC	0xF04F3144  MOV	R1, #1145324612
0x2AF0	0x480C    LDR	R0, [PC, #48]
0x2AF2	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 65 :: 		GPIOC_CRH |= 4 << 5;                             // Enable PC13 for joystick button press PC13
0x2AF4	0x480C    LDR	R0, [PC, #48]
0x2AF6	0x6800    LDR	R0, [R0, #0]
0x2AF8	0xF0400180  ORR	R1, R0, #128
0x2AFC	0x480A    LDR	R0, [PC, #40]
0x2AFE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 71 :: 		Start_TP();
0x2B00	0xF7FFFF9E  BL	_Start_TP+0
;P7_final_project_main.c, 85 :: 		load_intro_screen();
0x2B04	0xF7FFFF54  BL	_load_intro_screen+0
;P7_final_project_main.c, 87 :: 		while (GPIOC_IDR.B13 != 0 ) {}                    // Hold here for button press to start
L_main2:
0x2B08	0x4808    LDR	R0, [PC, #32]
0x2B0A	0x6800    LDR	R0, [R0, #0]
0x2B0C	0xB100    CBZ	R0, L_main3
0x2B0E	0xE7FB    B	L_main2
L_main3:
;P7_final_project_main.c, 91 :: 		TFT_Fill_Screen(CL_RED);
0x2B10	0xF64F0000  MOVW	R0, #63488
0x2B14	0xF7FFFDAE  BL	_TFT_Fill_Screen+0
;P7_final_project_main.c, 93 :: 		while (1) {
L_main4:
;P7_final_project_main.c, 94 :: 		Check_TP();
0x2B18	0xF7FFFF5C  BL	_Check_TP+0
;P7_final_project_main.c, 95 :: 		}
0x2B1C	0xE7FC    B	L_main4
;P7_final_project_main.c, 96 :: 		}
L_end_main:
L__main_end_loop:
0x2B1E	0xE7FE    B	L__main_end_loop
0x2B20	0x10184002  	RCC_APB2ENR+0
0x2B24	0x08004001  	GPIOA_CRL+0
0x2B28	0x10044001  	GPIOC_CRH+0
0x2B2C	0x01344222  	GPIOC_IDR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2930	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2932	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2936	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x293A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x293E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2940	0xB001    ADD	SP, SP, #4
0x2942	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x28F4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x28F6	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x28FA	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x28FE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2902	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2904	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2908	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x290A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x290C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x290E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2912	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2916	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2918	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x291C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x291E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2920	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2924	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2928	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x292A	0xB001    ADD	SP, SP, #4
0x292C	0x4770    BX	LR
; end of ___FillZeros
_Start_TP:
;P7_final_project_driver.c, 197 :: 		void Start_TP() {
0x2A40	0xB081    SUB	SP, SP, #4
0x2A42	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 198 :: 		Init_MCU();
0x2A46	0xF7FFFE75  BL	_Init_MCU+0
;P7_final_project_driver.c, 200 :: 		InitializeTouchPanel();        // Must be enabled to work. This enables the display not just the touch
0x2A4A	0xF7FFFE8B  BL	P7_final_project_driver_InitializeTouchPanel+0
;P7_final_project_driver.c, 202 :: 		Delay_ms(1000);
0x2A4E	0xF64127FF  MOVW	R7, #6911
0x2A52	0xF2C007B7  MOVT	R7, #183
0x2A56	0xBF00    NOP
0x2A58	0xBF00    NOP
L_Start_TP24:
0x2A5A	0x1E7F    SUBS	R7, R7, #1
0x2A5C	0xD1FD    BNE	L_Start_TP24
0x2A5E	0xBF00    NOP
0x2A60	0xBF00    NOP
0x2A62	0xBF00    NOP
;P7_final_project_driver.c, 203 :: 		TFT_Fill_Screen(0);
0x2A64	0x2000    MOVS	R0, #0
0x2A66	0xF7FFFE05  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 205 :: 		TFT_Fill_Screen(0);
0x2A6A	0x2000    MOVS	R0, #0
0x2A6C	0xF7FFFE02  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 207 :: 		InitializeObjects();
0x2A70	0xF7FFFE48  BL	P7_final_project_driver_InitializeObjects+0
;P7_final_project_driver.c, 208 :: 		display_width = Screen1.Width;
0x2A74	0x4807    LDR	R0, [PC, #28]
0x2A76	0x8801    LDRH	R1, [R0, #0]
0x2A78	0x4807    LDR	R0, [PC, #28]
0x2A7A	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 209 :: 		display_height = Screen1.Height;
0x2A7C	0x4807    LDR	R0, [PC, #28]
0x2A7E	0x8801    LDRH	R1, [R0, #0]
0x2A80	0x4807    LDR	R0, [PC, #28]
0x2A82	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 210 :: 		DrawScreen(&Screen1);
0x2A84	0x4807    LDR	R0, [PC, #28]
0x2A86	0xF7FFFEBF  BL	_DrawScreen+0
;P7_final_project_driver.c, 211 :: 		}
L_end_Start_TP:
0x2A8A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A8E	0xB001    ADD	SP, SP, #4
0x2A90	0x4770    BX	LR
0x2A92	0xBF00    NOP
0x2A94	0x001E2000  	_Screen1+2
0x2A98	0x00182000  	_display_width+0
0x2A9C	0x00202000  	_Screen1+4
0x2AA0	0x001A2000  	_display_height+0
0x2AA4	0x001C2000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;P7_final_project_driver.c, 190 :: 		void Init_MCU() {
0x2734	0xB081    SUB	SP, SP, #4
0x2736	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 191 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x273A	0xF2402100  MOVW	R1, #512
0x273E	0x4807    LDR	R0, [PC, #28]
0x2740	0xF7FFF890  BL	_GPIO_Digital_Output+0
;P7_final_project_driver.c, 192 :: 		TFT_BLED = 1;
0x2744	0x2101    MOVS	R1, #1
0x2746	0xB249    SXTB	R1, R1
0x2748	0x4805    LDR	R0, [PC, #20]
0x274A	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 193 :: 		TFT_Set_Default_Mode();
0x274C	0xF7FFFA52  BL	_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 194 :: 		TP_TFT_Set_Default_Mode();
0x2750	0xF7FFFADC  BL	_TP_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 195 :: 		}
L_end_Init_MCU:
0x2754	0xF8DDE000  LDR	LR, [SP, #0]
0x2758	0xB001    ADD	SP, SP, #4
0x275A	0x4770    BX	LR
0x275C	0x18004001  	GPIOE_BASE+0
0x2760	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1864	0xB081    SUB	SP, SP, #4
0x1866	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x186A	0x4A04    LDR	R2, [PC, #16]
0x186C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x186E	0xF7FFFD9D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x1872	0xF8DDE000  LDR	LR, [SP, #0]
0x1876	0xB001    ADD	SP, SP, #4
0x1878	0x4770    BX	LR
0x187A	0xBF00    NOP
0x187C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x13AC	0xB081    SUB	SP, SP, #4
0x13AE	0xF8CDE000  STR	LR, [SP, #0]
0x13B2	0xB28C    UXTH	R4, R1
0x13B4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x13B6	0x4B77    LDR	R3, [PC, #476]
0x13B8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x13BC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x13BE	0x4618    MOV	R0, R3
0x13C0	0xF7FFF8AE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x13C4	0xF1B40FFF  CMP	R4, #255
0x13C8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x13CA	0x4B73    LDR	R3, [PC, #460]
0x13CC	0x429D    CMP	R5, R3
0x13CE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x13D0	0xF04F3333  MOV	R3, #858993459
0x13D4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x13D6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x13D8	0x2D42    CMP	R5, #66
0x13DA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x13DC	0xF04F3344  MOV	R3, #1145324612
0x13E0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x13E2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x13E4	0xF64F73FF  MOVW	R3, #65535
0x13E8	0x429C    CMP	R4, R3
0x13EA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x13EC	0x4B6A    LDR	R3, [PC, #424]
0x13EE	0x429D    CMP	R5, R3
0x13F0	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x13F2	0xF04F3333  MOV	R3, #858993459
0x13F6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x13F8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x13FA	0xF04F3333  MOV	R3, #858993459
0x13FE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x1400	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x1402	0x2D42    CMP	R5, #66
0x1404	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x1406	0xF04F3344  MOV	R3, #1145324612
0x140A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x140C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x140E	0xF04F3344  MOV	R3, #1145324612
0x1412	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x1414	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x1416	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x1418	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x141A	0xF0050301  AND	R3, R5, #1
0x141E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x1420	0x2100    MOVS	R1, #0
0x1422	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x1424	0xF0050302  AND	R3, R5, #2
0x1428	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x142A	0xF40573C0  AND	R3, R5, #384
0x142E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x1430	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x1432	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x1434	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x1436	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x1438	0xF0050304  AND	R3, R5, #4
0x143C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x143E	0xF0050320  AND	R3, R5, #32
0x1442	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x1444	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x1446	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x1448	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x144A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x144C	0xF0050308  AND	R3, R5, #8
0x1450	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x1452	0xF0050320  AND	R3, R5, #32
0x1456	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x1458	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x145A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x145C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x145E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x1460	0x4B4E    LDR	R3, [PC, #312]
0x1462	0xEA050303  AND	R3, R5, R3, LSL #0
0x1466	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x1468	0x2003    MOVS	R0, #3
0x146A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x146C	0xF4057300  AND	R3, R5, #512
0x1470	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x1472	0x2002    MOVS	R0, #2
0x1474	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x1476	0xF4056380  AND	R3, R5, #1024
0x147A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x147C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x147E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x1480	0xF005030C  AND	R3, R5, #12
0x1484	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x1486	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x1488	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x148A	0xF00403FF  AND	R3, R4, #255
0x148E	0xB29B    UXTH	R3, R3
0x1490	0x2B00    CMP	R3, #0
0x1492	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x1494	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x1496	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x1498	0xFA1FF884  UXTH	R8, R4
0x149C	0x4632    MOV	R2, R6
0x149E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x14A0	0x2808    CMP	R0, #8
0x14A2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x14A4	0xF04F0301  MOV	R3, #1
0x14A8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x14AC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x14B0	0x42A3    CMP	R3, R4
0x14B2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x14B4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x14B6	0xF04F030F  MOV	R3, #15
0x14BA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x14BC	0x43DB    MVN	R3, R3
0x14BE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x14C2	0xFA01F305  LSL	R3, R1, R5
0x14C6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x14CA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x14CC	0xF4067381  AND	R3, R6, #258
0x14D0	0xF5B37F81  CMP	R3, #258
0x14D4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x14D6	0xF2020414  ADDW	R4, R2, #20
0x14DA	0xF04F0301  MOV	R3, #1
0x14DE	0x4083    LSLS	R3, R0
0x14E0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x14E2	0xF0060382  AND	R3, R6, #130
0x14E6	0x2B82    CMP	R3, #130
0x14E8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x14EA	0xF2020410  ADDW	R4, R2, #16
0x14EE	0xF04F0301  MOV	R3, #1
0x14F2	0x4083    LSLS	R3, R0
0x14F4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x14F6	0x462F    MOV	R7, R5
0x14F8	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x14FA	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x14FC	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x14FE	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x1500	0xFA1FF088  UXTH	R0, R8
0x1504	0x460F    MOV	R7, R1
0x1506	0x4631    MOV	R1, R6
0x1508	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x150A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x150C	0x460F    MOV	R7, R1
0x150E	0x4629    MOV	R1, R5
0x1510	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x1512	0xF1B00FFF  CMP	R0, #255
0x1516	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1518	0x1D33    ADDS	R3, R6, #4
0x151A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x151E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x1520	0x2A08    CMP	R2, #8
0x1522	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x1524	0xF2020408  ADDW	R4, R2, #8
0x1528	0xF04F0301  MOV	R3, #1
0x152C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x1530	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x1534	0x42A3    CMP	R3, R4
0x1536	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1538	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x153A	0xF04F030F  MOV	R3, #15
0x153E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x1540	0x43DB    MVN	R3, R3
0x1542	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x1546	0xFA07F305  LSL	R3, R7, R5
0x154A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x154E	0xF4017381  AND	R3, R1, #258
0x1552	0xF5B37F81  CMP	R3, #258
0x1556	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x1558	0xF2060514  ADDW	R5, R6, #20
0x155C	0xF2020408  ADDW	R4, R2, #8
0x1560	0xF04F0301  MOV	R3, #1
0x1564	0x40A3    LSLS	R3, R4
0x1566	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x1568	0xF0010382  AND	R3, R1, #130
0x156C	0x2B82    CMP	R3, #130
0x156E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x1570	0xF2060510  ADDW	R5, R6, #16
0x1574	0xF2020408  ADDW	R4, R2, #8
0x1578	0xF04F0301  MOV	R3, #1
0x157C	0x40A3    LSLS	R3, R4
0x157E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x1580	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x1582	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x1584	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x1586	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x1588	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x158C	0xF8DDE000  LDR	LR, [SP, #0]
0x1590	0xB001    ADD	SP, SP, #4
0x1592	0x4770    BX	LR
0x1594	0xFC00FFFF  	#-1024
0x1598	0x00140008  	#524308
0x159C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0520	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0522	0x4919    LDR	R1, [PC, #100]
0x0524	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0528	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x052A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x052C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x052E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0530	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0532	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0534	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0536	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0538	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x053A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x053C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x053E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0540	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0542	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0544	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0546	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x054A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x054C	0x490F    LDR	R1, [PC, #60]
0x054E	0x4288    CMP	R0, R1
0x0550	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0552	0x490F    LDR	R1, [PC, #60]
0x0554	0x4288    CMP	R0, R1
0x0556	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0558	0x490E    LDR	R1, [PC, #56]
0x055A	0x4288    CMP	R0, R1
0x055C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x055E	0x490E    LDR	R1, [PC, #56]
0x0560	0x4288    CMP	R0, R1
0x0562	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0564	0x490D    LDR	R1, [PC, #52]
0x0566	0x4288    CMP	R0, R1
0x0568	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x056A	0x490D    LDR	R1, [PC, #52]
0x056C	0x4288    CMP	R0, R1
0x056E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0570	0x490C    LDR	R1, [PC, #48]
0x0572	0x4288    CMP	R0, R1
0x0574	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0576	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0578	0x490B    LDR	R1, [PC, #44]
0x057A	0x6809    LDR	R1, [R1, #0]
0x057C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0580	0x4909    LDR	R1, [PC, #36]
0x0582	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0584	0xB001    ADD	SP, SP, #4
0x0586	0x4770    BX	LR
0x0588	0xFC00FFFF  	#-1024
0x058C	0x08004001  	#1073809408
0x0590	0x0C004001  	#1073810432
0x0594	0x10004001  	#1073811456
0x0598	0x14004001  	#1073812480
0x059C	0x18004001  	#1073813504
0x05A0	0x1C004001  	#1073814528
0x05A4	0x20004001  	#1073815552
0x05A8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x1BF4	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x1BF6	0x2100    MOVS	R1, #0
0x1BF8	0x4803    LDR	R0, [PC, #12]
0x1BFA	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x1BFC	0x2100    MOVS	R1, #0
0x1BFE	0x4803    LDR	R0, [PC, #12]
0x1C00	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x1C02	0xB001    ADD	SP, SP, #4
0x1C04	0x4770    BX	LR
0x1C06	0xBF00    NOP
0x1C08	0x00022000  	__Lib_TFT_Ptr_Set+0
0x1C0C	0x00042000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x1D0C	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x1D0E	0x2100    MOVS	R1, #0
0x1D10	0x4801    LDR	R0, [PC, #4]
0x1D12	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x1D14	0xB001    ADD	SP, SP, #4
0x1D16	0x4770    BX	LR
0x1D18	0x00092000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
P7_final_project_driver_InitializeTouchPanel:
;P7_final_project_driver.c, 42 :: 		static void InitializeTouchPanel() {
0x2764	0xB081    SUB	SP, SP, #4
0x2766	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 43 :: 		Init_ADC();
0x276A	0xF7FFFB45  BL	_Init_ADC+0
;P7_final_project_driver.c, 44 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x276E	0x21F0    MOVS	R1, #240
0x2770	0xF2401040  MOVW	R0, #320
0x2774	0xF7FFFAD2  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 46 :: 		TP_TFT_Init(320, 240, 8, 9);                                  // Initialize touch panel
0x2778	0x2309    MOVS	R3, #9
0x277A	0x2208    MOVS	R2, #8
0x277C	0x21F0    MOVS	R1, #240
0x277E	0xF2401040  MOVW	R0, #320
0x2782	0xF7FFFA45  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 47 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x2786	0xF24050DC  MOVW	R0, #1500
0x278A	0xB200    SXTH	R0, R0
0x278C	0xF7FFFAB6  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 49 :: 		PenDown = 0;
0x2790	0x2100    MOVS	R1, #0
0x2792	0x4807    LDR	R0, [PC, #28]
0x2794	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 50 :: 		PressedObject = 0;
0x2796	0x2100    MOVS	R1, #0
0x2798	0x4806    LDR	R0, [PC, #24]
0x279A	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 51 :: 		PressedObjectType = -1;
0x279C	0xF64F71FF  MOVW	R1, #65535
0x27A0	0xB209    SXTH	R1, R1
0x27A2	0x4805    LDR	R0, [PC, #20]
0x27A4	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 52 :: 		}
L_end_InitializeTouchPanel:
0x27A6	0xF8DDE000  LDR	LR, [SP, #0]
0x27AA	0xB001    ADD	SP, SP, #4
0x27AC	0x4770    BX	LR
0x27AE	0xBF00    NOP
0x27B0	0x00132000  	_PenDown+0
0x27B4	0x000C2000  	_PressedObject+0
0x27B8	0x00102000  	_PressedObjectType+0
; end of P7_final_project_driver_InitializeTouchPanel
_Init_ADC:
;P7_final_project_driver.c, 37 :: 		void Init_ADC() {
0x1DF8	0xB081    SUB	SP, SP, #4
0x1DFA	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 38 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x1DFE	0xF2403000  MOVW	R0, #768
0x1E02	0xF7FFFBCD  BL	_ADC_Set_Input_Channel+0
;P7_final_project_driver.c, 39 :: 		ADC1_Init();
0x1E06	0xF7FFFAAF  BL	_ADC1_Init+0
;P7_final_project_driver.c, 40 :: 		Delay_ms(100);
0x1E0A	0xF644777F  MOVW	R7, #20351
0x1E0E	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x1E12	0x1E7F    SUBS	R7, R7, #1
0x1E14	0xD1FD    BNE	L_Init_ADC0
0x1E16	0xBF00    NOP
0x1E18	0xBF00    NOP
0x1E1A	0xBF00    NOP
0x1E1C	0xBF00    NOP
0x1E1E	0xBF00    NOP
;P7_final_project_driver.c, 41 :: 		}
L_end_Init_ADC:
0x1E20	0xF8DDE000  LDR	LR, [SP, #0]
0x1E24	0xB001    ADD	SP, SP, #4
0x1E26	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x15A0	0xB081    SUB	SP, SP, #4
0x15A2	0xF8CDE000  STR	LR, [SP, #0]
0x15A6	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x15AA	0xF3C90100  UBFX	R1, R9, #0, #1
0x15AE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x15B0	0xF2400101  MOVW	R1, #1
0x15B4	0x483F    LDR	R0, [PC, #252]
0x15B6	0xF7FEFE8D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x15BA	0xF3C90140  UBFX	R1, R9, #1, #1
0x15BE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x15C0	0xF2400102  MOVW	R1, #2
0x15C4	0x483B    LDR	R0, [PC, #236]
0x15C6	0xF7FEFE85  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x15CA	0xF3C90180  UBFX	R1, R9, #2, #1
0x15CE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x15D0	0xF2400104  MOVW	R1, #4
0x15D4	0x4837    LDR	R0, [PC, #220]
0x15D6	0xF7FEFE7D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x15DA	0xF3C901C0  UBFX	R1, R9, #3, #1
0x15DE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x15E0	0xF2400108  MOVW	R1, #8
0x15E4	0x4833    LDR	R0, [PC, #204]
0x15E6	0xF7FEFE75  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x15EA	0xF3C91100  UBFX	R1, R9, #4, #1
0x15EE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x15F0	0xF2400110  MOVW	R1, #16
0x15F4	0x482F    LDR	R0, [PC, #188]
0x15F6	0xF7FEFE6D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x15FA	0xF3C91140  UBFX	R1, R9, #5, #1
0x15FE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x1600	0xF2400120  MOVW	R1, #32
0x1604	0x482B    LDR	R0, [PC, #172]
0x1606	0xF7FEFE65  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x160A	0xF3C91180  UBFX	R1, R9, #6, #1
0x160E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x1610	0xF2400140  MOVW	R1, #64
0x1614	0x4827    LDR	R0, [PC, #156]
0x1616	0xF7FEFE5D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x161A	0xF3C911C0  UBFX	R1, R9, #7, #1
0x161E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x1620	0xF2400180  MOVW	R1, #128
0x1624	0x4823    LDR	R0, [PC, #140]
0x1626	0xF7FEFE55  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x162A	0xF3C92100  UBFX	R1, R9, #8, #1
0x162E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x1630	0xF2400101  MOVW	R1, #1
0x1634	0x4820    LDR	R0, [PC, #128]
0x1636	0xF7FEFE4D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x163A	0xF3C92140  UBFX	R1, R9, #9, #1
0x163E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x1640	0xF2400102  MOVW	R1, #2
0x1644	0x481C    LDR	R0, [PC, #112]
0x1646	0xF7FEFE45  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x164A	0xF3C92180  UBFX	R1, R9, #10, #1
0x164E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x1650	0xF2400101  MOVW	R1, #1
0x1654	0x4819    LDR	R0, [PC, #100]
0x1656	0xF7FEFE3D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x165A	0xF3C921C0  UBFX	R1, R9, #11, #1
0x165E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x1660	0xF2400102  MOVW	R1, #2
0x1664	0x4815    LDR	R0, [PC, #84]
0x1666	0xF7FEFE35  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x166A	0xF3C93100  UBFX	R1, R9, #12, #1
0x166E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x1670	0xF2400104  MOVW	R1, #4
0x1674	0x4811    LDR	R0, [PC, #68]
0x1676	0xF7FEFE2D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x167A	0xF3C93140  UBFX	R1, R9, #13, #1
0x167E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x1680	0xF2400108  MOVW	R1, #8
0x1684	0x480D    LDR	R0, [PC, #52]
0x1686	0xF7FEFE25  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x168A	0xF3C93180  UBFX	R1, R9, #14, #1
0x168E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x1690	0xF2400110  MOVW	R1, #16
0x1694	0x4809    LDR	R0, [PC, #36]
0x1696	0xF7FEFE1D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x169A	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x169E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x16A0	0xF2400120  MOVW	R1, #32
0x16A4	0x4805    LDR	R0, [PC, #20]
0x16A6	0xF7FEFE15  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x16AA	0xF8DDE000  LDR	LR, [SP, #0]
0x16AE	0xB001    ADD	SP, SP, #4
0x16B0	0x4770    BX	LR
0x16B2	0xBF00    NOP
0x16B4	0x08004001  	GPIOA_BASE+0
0x16B8	0x0C004001  	GPIOB_BASE+0
0x16BC	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x02D4	0xB081    SUB	SP, SP, #4
0x02D6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x02DA	0xF04F0201  MOV	R2, #1
0x02DE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x02E0	0xF001F864  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x02E4	0xF8DDE000  LDR	LR, [SP, #0]
0x02E8	0xB001    ADD	SP, SP, #4
0x02EA	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x1368	0xB081    SUB	SP, SP, #4
0x136A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x136E	0x4907    LDR	R1, [PC, #28]
0x1370	0x4807    LDR	R0, [PC, #28]
0x1372	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x1374	0x2101    MOVS	R1, #1
0x1376	0xB249    SXTB	R1, R1
0x1378	0x4806    LDR	R0, [PC, #24]
0x137A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x137C	0x4806    LDR	R0, [PC, #24]
0x137E	0xF7FEFF15  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x1382	0xF8DDE000  LDR	LR, [SP, #0]
0x1386	0xB001    ADD	SP, SP, #4
0x1388	0x4770    BX	LR
0x138A	0xBF00    NOP
0x138C	0x1A810000  	_ADC1_Get_Sample+0
0x1390	0x00282000  	_ADC_Get_Sample_Ptr+0
0x1394	0x03244242  	RCC_APB2ENRbits+0
0x1398	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x01AC	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x01AE	0x1D03    ADDS	R3, R0, #4
0x01B0	0x681A    LDR	R2, [R3, #0]
0x01B2	0x4946    LDR	R1, [PC, #280]
0x01B4	0xEA020101  AND	R1, R2, R1, LSL #0
0x01B8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x01BA	0xF2000308  ADDW	R3, R0, #8
0x01BE	0x681A    LDR	R2, [R3, #0]
0x01C0	0x4943    LDR	R1, [PC, #268]
0x01C2	0xEA020101  AND	R1, R2, R1, LSL #0
0x01C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x01C8	0x1D03    ADDS	R3, R0, #4
0x01CA	0x2200    MOVS	R2, #0
0x01CC	0x6819    LDR	R1, [R3, #0]
0x01CE	0xF3624110  BFI	R1, R2, #16, #1
0x01D2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x01D4	0x1D03    ADDS	R3, R0, #4
0x01D6	0x2200    MOVS	R2, #0
0x01D8	0x6819    LDR	R1, [R3, #0]
0x01DA	0xF3624151  BFI	R1, R2, #17, #1
0x01DE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x01E0	0x1D03    ADDS	R3, R0, #4
0x01E2	0x2200    MOVS	R2, #0
0x01E4	0x6819    LDR	R1, [R3, #0]
0x01E6	0xF3624192  BFI	R1, R2, #18, #1
0x01EA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x01EC	0x1D03    ADDS	R3, R0, #4
0x01EE	0x2200    MOVS	R2, #0
0x01F0	0x6819    LDR	R1, [R3, #0]
0x01F2	0xF36241D3  BFI	R1, R2, #19, #1
0x01F6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x01F8	0x1D03    ADDS	R3, R0, #4
0x01FA	0x2200    MOVS	R2, #0
0x01FC	0x6819    LDR	R1, [R3, #0]
0x01FE	0xF3622108  BFI	R1, R2, #8, #1
0x0202	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x0204	0xF2000308  ADDW	R3, R0, #8
0x0208	0x2200    MOVS	R2, #0
0x020A	0x6819    LDR	R1, [R3, #0]
0x020C	0xF3620141  BFI	R1, R2, #1, #1
0x0210	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x0212	0xF2000308  ADDW	R3, R0, #8
0x0216	0x2200    MOVS	R2, #0
0x0218	0x6819    LDR	R1, [R3, #0]
0x021A	0xF36221CB  BFI	R1, R2, #11, #1
0x021E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x0220	0xF2000308  ADDW	R3, R0, #8
0x0224	0x2201    MOVS	R2, #1
0x0226	0x6819    LDR	R1, [R3, #0]
0x0228	0xF3624151  BFI	R1, R2, #17, #1
0x022C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x022E	0xF2000308  ADDW	R3, R0, #8
0x0232	0x2201    MOVS	R2, #1
0x0234	0x6819    LDR	R1, [R3, #0]
0x0236	0xF3624192  BFI	R1, R2, #18, #1
0x023A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x023C	0xF2000308  ADDW	R3, R0, #8
0x0240	0x2201    MOVS	R2, #1
0x0242	0x6819    LDR	R1, [R3, #0]
0x0244	0xF36241D3  BFI	R1, R2, #19, #1
0x0248	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x024A	0xF200032C  ADDW	R3, R0, #44
0x024E	0x2200    MOVS	R2, #0
0x0250	0x6819    LDR	R1, [R3, #0]
0x0252	0xF3625114  BFI	R1, R2, #20, #1
0x0256	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x0258	0xF200032C  ADDW	R3, R0, #44
0x025C	0x2200    MOVS	R2, #0
0x025E	0x6819    LDR	R1, [R3, #0]
0x0260	0xF3625155  BFI	R1, R2, #21, #1
0x0264	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x0266	0xF200032C  ADDW	R3, R0, #44
0x026A	0x2200    MOVS	R2, #0
0x026C	0x6819    LDR	R1, [R3, #0]
0x026E	0xF3625196  BFI	R1, R2, #22, #1
0x0272	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x0274	0xF200032C  ADDW	R3, R0, #44
0x0278	0x2200    MOVS	R2, #0
0x027A	0x6819    LDR	R1, [R3, #0]
0x027C	0xF36251D7  BFI	R1, R2, #23, #1
0x0280	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x0282	0xF2000308  ADDW	R3, R0, #8
0x0286	0x2201    MOVS	R2, #1
0x0288	0x6819    LDR	R1, [R3, #0]
0x028A	0xF3620100  BFI	R1, R2, #0, #1
0x028E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x0290	0xF2000308  ADDW	R3, R0, #8
0x0294	0x2201    MOVS	R2, #1
0x0296	0x6819    LDR	R1, [R3, #0]
0x0298	0xF36201C3  BFI	R1, R2, #3, #1
0x029C	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x029E	0xF2000108  ADDW	R1, R0, #8
0x02A2	0x680A    LDR	R2, [R1, #0]
0x02A4	0xF3C201C0  UBFX	R1, R2, #3, #1
0x02A8	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x02AA	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x02AC	0xF2000308  ADDW	R3, R0, #8
0x02B0	0x2201    MOVS	R2, #1
0x02B2	0x6819    LDR	R1, [R3, #0]
0x02B4	0xF3620182  BFI	R1, R2, #2, #1
0x02B8	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x02BA	0xF2000108  ADDW	R1, R0, #8
0x02BE	0x680A    LDR	R2, [R1, #0]
0x02C0	0xF3C20180  UBFX	R1, R2, #2, #1
0x02C4	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x02C6	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x02C8	0xB001    ADD	SP, SP, #4
0x02CA	0x4770    BX	LR
0x02CC	0xFEFFFFF0  	#-983297
0x02D0	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1D1C	0xB081    SUB	SP, SP, #4
0x1D1E	0xF8CDE000  STR	LR, [SP, #0]
0x1D22	0xB28C    UXTH	R4, R1
0x1D24	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x1D26	0xF24003FF  MOVW	R3, #255
0x1D2A	0x4A24    LDR	R2, [PC, #144]
0x1D2C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x1D2E	0xF7FFFB35  BL	_Is_TFT_Set+0
0x1D32	0x2801    CMP	R0, #1
0x1D34	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x1D36	0x4B22    LDR	R3, [PC, #136]
0x1D38	0x4A22    LDR	R2, [PC, #136]
0x1D3A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x1D3C	0x4B22    LDR	R3, [PC, #136]
0x1D3E	0x4A23    LDR	R2, [PC, #140]
0x1D40	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x1D42	0x4B23    LDR	R3, [PC, #140]
0x1D44	0x4A23    LDR	R2, [PC, #140]
0x1D46	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x1D48	0x4A23    LDR	R2, [PC, #140]
0x1D4A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x1D4C	0x4A23    LDR	R2, [PC, #140]
0x1D4E	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x1D50	0x42A1    CMP	R1, R4
0x1D52	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x1D54	0x2300    MOVS	R3, #0
0x1D56	0x4A22    LDR	R2, [PC, #136]
0x1D58	0x7013    STRB	R3, [R2, #0]
0x1D5A	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x1D5C	0x235A    MOVS	R3, #90
0x1D5E	0x4A20    LDR	R2, [PC, #128]
0x1D60	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x1D62	0x2101    MOVS	R1, #1
0x1D64	0xF2400000  MOVW	R0, #0
0x1D68	0xF7FFFCAA  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x1D6C	0x2300    MOVS	R3, #0
0x1D6E	0x2200    MOVS	R2, #0
0x1D70	0xB408    PUSH	(R3)
0x1D72	0xB404    PUSH	(R2)
0x1D74	0x2300    MOVS	R3, #0
0x1D76	0x2200    MOVS	R2, #0
0x1D78	0x2100    MOVS	R1, #0
0x1D7A	0x2000    MOVS	R0, #0
0x1D7C	0xF7FFFD22  BL	_TFT_Set_Brush+0
0x1D80	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x1D82	0x2100    MOVS	R1, #0
0x1D84	0x2000    MOVS	R0, #0
0x1D86	0xF7FFFD11  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x1D8A	0x2300    MOVS	R3, #0
0x1D8C	0x4A15    LDR	R2, [PC, #84]
0x1D8E	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x1D90	0xF7FFFCA2  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x1D94	0xF7FFFCB8  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x1D98	0x4A13    LDR	R2, [PC, #76]
0x1D9A	0x4290    CMP	R0, R2
0x1D9C	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x1D9E	0xF7FEFD8D  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x1DA2	0x4B12    LDR	R3, [PC, #72]
0x1DA4	0x4A12    LDR	R2, [PC, #72]
0x1DA6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x1DA8	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x1DAA	0xF7FFF89B  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x1DAE	0x4B11    LDR	R3, [PC, #68]
0x1DB0	0x4A0F    LDR	R2, [PC, #60]
0x1DB2	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x1DB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DB8	0xB001    ADD	SP, SP, #4
0x1DBA	0x4770    BX	LR
0x1DBC	0x00062000  	__Lib_TFT_Defs___controller+0
0x1DC0	0x04190000  	_TFT_Set_Index+0
0x1DC4	0x00702000  	_TFT_Set_Index_Ptr+0
0x1DC8	0x03E50000  	_TFT_Write_Command+0
0x1DCC	0x00742000  	_TFT_Write_Command_Ptr+0
0x1DD0	0x198D0000  	_TFT_Write_Data+0
0x1DD4	0x004C2000  	_TFT_Write_Data_Ptr+0
0x1DD8	0x003A2000  	_TFT_DISP_WIDTH+0
0x1DDC	0x00402000  	_TFT_DISP_HEIGHT+0
0x1DE0	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1DE4	0x00532000  	_ExternalFontSet+0
0x1DE8	0x85005285  	#1384482048
0x1DEC	0x1E690000  	_TFT_Set_Address_SST7715R+0
0x1DF0	0x00482000  	_TFT_Set_Address_Ptr+0
0x1DF4	0x18F90000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x139C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x139E	0x4802    LDR	R0, [PC, #8]
0x13A0	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x13A2	0xB001    ADD	SP, SP, #4
0x13A4	0x4770    BX	LR
0x13A6	0xBF00    NOP
0x13A8	0x00022000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x16C0	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x16C2	0x4A03    LDR	R2, [PC, #12]
0x16C4	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x16C6	0x4A03    LDR	R2, [PC, #12]
0x16C8	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x16CA	0xB001    ADD	SP, SP, #4
0x16CC	0x4770    BX	LR
0x16CE	0xBF00    NOP
0x16D0	0x006E2000  	__Lib_TFT_PenColor+0
0x16D4	0x00692000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x17C4	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x17C6	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x17CA	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x17CE	0x4C07    LDR	R4, [PC, #28]
0x17D0	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x17D2	0x4C07    LDR	R4, [PC, #28]
0x17D4	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x17D6	0x4C07    LDR	R4, [PC, #28]
0x17D8	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x17DA	0x4C07    LDR	R4, [PC, #28]
0x17DC	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x17DE	0x4C07    LDR	R4, [PC, #28]
0x17E0	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x17E2	0x4C07    LDR	R4, [PC, #28]
0x17E4	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x17E6	0xB001    ADD	SP, SP, #4
0x17E8	0x4770    BX	LR
0x17EA	0xBF00    NOP
0x17EC	0x00642000  	__Lib_TFT_BrushEnabled+0
0x17F0	0x00662000  	__Lib_TFT_BrushColor+0
0x17F4	0x00652000  	__Lib_TFT_GradientEnabled+0
0x17F8	0x00682000  	__Lib_TFT_GradientOrientation+0
0x17FC	0x006A2000  	__Lib_TFT_GradColorFrom+0
0x1800	0x006C2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x17AC	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x17AE	0x4A03    LDR	R2, [PC, #12]
0x17B0	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x17B2	0x4A03    LDR	R2, [PC, #12]
0x17B4	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x17B6	0xB001    ADD	SP, SP, #4
0x17B8	0x4770    BX	LR
0x17BA	0xBF00    NOP
0x17BC	0x005C2000  	__Lib_TFT_x_cord+0
0x17C0	0x00582000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x16D8	0xB082    SUB	SP, SP, #8
0x16DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x16DE	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x16E2	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x16E6	0x4806    LDR	R0, [PC, #24]
0x16E8	0x8800    LDRH	R0, [R0, #0]
0x16EA	0x9101    STR	R1, [SP, #4]
0x16EC	0x4A05    LDR	R2, [PC, #20]
0x16EE	0xB281    UXTH	R1, R0
0x16F0	0x9801    LDR	R0, [SP, #4]
0x16F2	0xF7FFFE5B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x16F6	0xF8DDE000  LDR	LR, [SP, #0]
0x16FA	0xB002    ADD	SP, SP, #8
0x16FC	0x4770    BX	LR
0x16FE	0xBF00    NOP
0x1700	0x00062000  	__Lib_TFT_Defs___controller+0
0x1704	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1708	0xB082    SUB	SP, SP, #8
0x170A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x170E	0xF04F0000  MOV	R0, #0
0x1712	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x1714	0xF7FEFE04  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1718	0xF7FFFFDE  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x171C	0x2101    MOVS	R1, #1
0x171E	0xB249    SXTB	R1, R1
0x1720	0x481F    LDR	R0, [PC, #124]
0x1722	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x1724	0xF644777F  MOVW	R7, #20351
0x1728	0xF2C00712  MOVT	R7, #18
0x172C	0xBF00    NOP
0x172E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1730	0x1E7F    SUBS	R7, R7, #1
0x1732	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x1734	0xBF00    NOP
0x1736	0xBF00    NOP
0x1738	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x173A	0x2100    MOVS	R1, #0
0x173C	0xB249    SXTB	R1, R1
0x173E	0x4819    LDR	R0, [PC, #100]
0x1740	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x1742	0x2004    MOVS	R0, #4
0x1744	0x4C18    LDR	R4, [PC, #96]
0x1746	0x6824    LDR	R4, [R4, #0]
0x1748	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x174A	0xF7FEFD19  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x174E	0xF7FEFDCD  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x1752	0xF7FEFDCB  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1756	0xF00000FF  AND	R0, R0, #255
0x175A	0xB280    UXTH	R0, R0
0x175C	0x0201    LSLS	R1, R0, #8
0x175E	0x9801    LDR	R0, [SP, #4]
0x1760	0x4308    ORRS	R0, R1
0x1762	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x1764	0xF7FEFDC2  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1768	0xF00000FF  AND	R0, R0, #255
0x176C	0xB280    UXTH	R0, R0
0x176E	0x0401    LSLS	R1, R0, #16
0x1770	0x9801    LDR	R0, [SP, #4]
0x1772	0x4308    ORRS	R0, R1
0x1774	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1776	0xF7FEFDB9  BL	__Lib_TFT_Defs_Read_From_Port+0
0x177A	0xF00000FF  AND	R0, R0, #255
0x177E	0xB280    UXTH	R0, R0
0x1780	0x0601    LSLS	R1, R0, #24
0x1782	0x9801    LDR	R0, [SP, #4]
0x1784	0x4308    ORRS	R0, R1
0x1786	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x1788	0x2101    MOVS	R1, #1
0x178A	0xB249    SXTB	R1, R1
0x178C	0x4805    LDR	R0, [PC, #20]
0x178E	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1790	0xF7FFFFA2  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1794	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1796	0xF8DDE000  LDR	LR, [SP, #0]
0x179A	0xB002    ADD	SP, SP, #8
0x179C	0x4770    BX	LR
0x179E	0xBF00    NOP
0x17A0	0x01A04223  	TFT_RST+0
0x17A4	0x01BC4223  	TFT_CS+0
0x17A8	0x00702000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0418	0xB081    SUB	SP, SP, #4
0x041A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x041E	0x2200    MOVS	R2, #0
0x0420	0xB252    SXTB	R2, R2
0x0422	0x4908    LDR	R1, [PC, #32]
0x0424	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0426	0xF7FFFE9F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x042A	0x2200    MOVS	R2, #0
0x042C	0xB252    SXTB	R2, R2
0x042E	0x4906    LDR	R1, [PC, #24]
0x0430	0x600A    STR	R2, [R1, #0]
0x0432	0xBF00    NOP
0x0434	0x2201    MOVS	R2, #1
0x0436	0xB252    SXTB	R2, R2
0x0438	0x4903    LDR	R1, [PC, #12]
0x043A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x043C	0xF8DDE000  LDR	LR, [SP, #0]
0x0440	0xB001    ADD	SP, SP, #4
0x0442	0x4770    BX	LR
0x0444	0x01B04223  	TFT_RS+0
0x0448	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0168	0x4A04    LDR	R2, [PC, #16]
0x016A	0x8811    LDRH	R1, [R2, #0]
0x016C	0xF401417F  AND	R1, R1, #65280
0x0170	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0172	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0176	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0178	0x4770    BX	LR
0x017A	0xBF00    NOP
0x017C	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x03E4	0xB081    SUB	SP, SP, #4
0x03E6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x03EA	0x2201    MOVS	R2, #1
0x03EC	0xB252    SXTB	R2, R2
0x03EE	0x4908    LDR	R1, [PC, #32]
0x03F0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x03F2	0xF7FFFEB9  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x03F6	0x2200    MOVS	R2, #0
0x03F8	0xB252    SXTB	R2, R2
0x03FA	0x4906    LDR	R1, [PC, #24]
0x03FC	0x600A    STR	R2, [R1, #0]
0x03FE	0xBF00    NOP
0x0400	0x2201    MOVS	R2, #1
0x0402	0xB252    SXTB	R2, R2
0x0404	0x4903    LDR	R1, [PC, #12]
0x0406	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x0408	0xF8DDE000  LDR	LR, [SP, #0]
0x040C	0xB001    ADD	SP, SP, #4
0x040E	0x4770    BX	LR
0x0410	0x01B04223  	TFT_RS+0
0x0414	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x049C	0xB081    SUB	SP, SP, #4
0x049E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x04A2	0xF7FFFE55  BL	_Delay_1us+0
0x04A6	0xF7FFFE53  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x04AA	0x2300    MOVS	R3, #0
0x04AC	0xB25B    SXTB	R3, R3
0x04AE	0x490B    LDR	R1, [PC, #44]
0x04B0	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x04B2	0x2201    MOVS	R2, #1
0x04B4	0xB252    SXTB	R2, R2
0x04B6	0x490A    LDR	R1, [PC, #40]
0x04B8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x04BA	0x490A    LDR	R1, [PC, #40]
0x04BC	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x04BE	0xF7FFFE53  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x04C2	0x2200    MOVS	R2, #0
0x04C4	0xB252    SXTB	R2, R2
0x04C6	0x4908    LDR	R1, [PC, #32]
0x04C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x04CA	0x2201    MOVS	R2, #1
0x04CC	0xB252    SXTB	R2, R2
0x04CE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x04D0	0x4902    LDR	R1, [PC, #8]
0x04D2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x04D4	0xF8DDE000  LDR	LR, [SP, #0]
0x04D8	0xB001    ADD	SP, SP, #4
0x04DA	0x4770    BX	LR
0x04DC	0x01BC4223  	TFT_CS+0
0x04E0	0x01A84223  	TFT_RD+0
0x04E4	0x01B04223  	TFT_RS+0
0x04E8	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0150	0xF240070B  MOVW	R7, #11
0x0154	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0158	0x1E7F    SUBS	R7, R7, #1
0x015A	0xD1FD    BNE	L_Delay_1us0
0x015C	0xBF00    NOP
0x015E	0xBF00    NOP
0x0160	0xBF00    NOP
0x0162	0xBF00    NOP
0x0164	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0166	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x044C	0xB081    SUB	SP, SP, #4
0x044E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x0452	0x2200    MOVS	R2, #0
0x0454	0xB252    SXTB	R2, R2
0x0456	0x490D    LDR	R1, [PC, #52]
0x0458	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x045A	0x2201    MOVS	R2, #1
0x045C	0xB252    SXTB	R2, R2
0x045E	0x490C    LDR	R1, [PC, #48]
0x0460	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x0462	0x490C    LDR	R1, [PC, #48]
0x0464	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0466	0xF7FFFE7F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x046A	0x2200    MOVS	R2, #0
0x046C	0xB252    SXTB	R2, R2
0x046E	0x490A    LDR	R1, [PC, #40]
0x0470	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x0472	0x2201    MOVS	R2, #1
0x0474	0xB252    SXTB	R2, R2
0x0476	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x0478	0x4904    LDR	R1, [PC, #16]
0x047A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x047C	0xF7FFFE68  BL	_Delay_1us+0
0x0480	0xF7FFFE66  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x0484	0xF8DDE000  LDR	LR, [SP, #0]
0x0488	0xB001    ADD	SP, SP, #4
0x048A	0x4770    BX	LR
0x048C	0x01BC4223  	TFT_CS+0
0x0490	0x01A84223  	TFT_RD+0
0x0494	0x01B04223  	TFT_RS+0
0x0498	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0320	0xB081    SUB	SP, SP, #4
0x0322	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x0326	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x032A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x032E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0332	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0336	0x4A25    LDR	R2, [PC, #148]
0x0338	0xB289    UXTH	R1, R1
0x033A	0xF001F837  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x033E	0x2100    MOVS	R1, #0
0x0340	0xB249    SXTB	R1, R1
0x0342	0x4823    LDR	R0, [PC, #140]
0x0344	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x0346	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x034A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x034E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0352	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0356	0x4A1D    LDR	R2, [PC, #116]
0x0358	0xB289    UXTH	R1, R1
0x035A	0xF001F827  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x035E	0x2101    MOVS	R1, #1
0x0360	0xB249    SXTB	R1, R1
0x0362	0x481C    LDR	R0, [PC, #112]
0x0364	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x0366	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x036A	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x036E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x0372	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0376	0x4A15    LDR	R2, [PC, #84]
0x0378	0xB289    UXTH	R1, R1
0x037A	0xF001F817  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x037E	0x2101    MOVS	R1, #1
0x0380	0xB249    SXTB	R1, R1
0x0382	0x4815    LDR	R0, [PC, #84]
0x0384	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x0386	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x038A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x038E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x0392	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0396	0x4A0D    LDR	R2, [PC, #52]
0x0398	0xB289    UXTH	R1, R1
0x039A	0xF001F807  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x039E	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x03A2	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x03A6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x03AA	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03AE	0x4A07    LDR	R2, [PC, #28]
0x03B0	0xB289    UXTH	R1, R1
0x03B2	0xF000FFFB  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x03B6	0x2101    MOVS	R1, #1
0x03B8	0xB249    SXTB	R1, R1
0x03BA	0x4808    LDR	R0, [PC, #32]
0x03BC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x03BE	0x4808    LDR	R0, [PC, #32]
0x03C0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x03C2	0xF8DDE000  LDR	LR, [SP, #0]
0x03C6	0xB001    ADD	SP, SP, #4
0x03C8	0x4770    BX	LR
0x03CA	0xBF00    NOP
0x03CC	0x00140008  	#524308
0x03D0	0x01A04223  	TFT_RST+0
0x03D4	0x01B04223  	TFT_RS+0
0x03D8	0x01BC4223  	TFT_CS+0
0x03DC	0x01A84223  	TFT_RD+0
0x03E0	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0180	0xB082    SUB	SP, SP, #8
0x0182	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0186	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x018A	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x018E	0x4806    LDR	R0, [PC, #24]
0x0190	0x8800    LDRH	R0, [R0, #0]
0x0192	0x9101    STR	R1, [SP, #4]
0x0194	0xF04F0242  MOV	R2, #66
0x0198	0xB281    UXTH	R1, R0
0x019A	0x9801    LDR	R0, [SP, #4]
0x019C	0xF001F906  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x01A0	0xF8DDE000  LDR	LR, [SP, #0]
0x01A4	0xB002    ADD	SP, SP, #8
0x01A6	0x4770    BX	LR
0x01A8	0x00062000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x02EC	0x4A09    LDR	R2, [PC, #36]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x02EE	0x2101    MOVS	R1, #1
0x02F0	0xB249    SXTB	R1, R1
0x02F2	0x4809    LDR	R0, [PC, #36]
0x02F4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x02F6	0x2100    MOVS	R1, #0
0x02F8	0xB249    SXTB	R1, R1
0x02FA	0x4808    LDR	R0, [PC, #32]
0x02FC	0x6001    STR	R1, [R0, #0]
0x02FE	0xBF00    NOP
0x0300	0xBF00    NOP
0x0302	0xBF00    NOP
0x0304	0xBF00    NOP
0x0306	0xBF00    NOP
0x0308	0x2101    MOVS	R1, #1
0x030A	0xB249    SXTB	R1, R1
0x030C	0x4803    LDR	R0, [PC, #12]
0x030E	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0310	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0312	0x4770    BX	LR
0x0314	0x18084001  	TFT_DataPort+-4
0x0318	0x01B04223  	TFT_RS+0
0x031C	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x08BC	0xB081    SUB	SP, SP, #4
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x08C2	0xF7FFFD2D  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x08C6	0x2101    MOVS	R1, #1
0x08C8	0xB249    SXTB	R1, R1
0x08CA	0x4894    LDR	R0, [PC, #592]
0x08CC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x08CE	0xF7FFFE0F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x08D2	0x2100    MOVS	R1, #0
0x08D4	0xB249    SXTB	R1, R1
0x08D6	0x4891    LDR	R0, [PC, #580]
0x08D8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x08DA	0xF7FFFEDD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x08DE	0x2101    MOVS	R1, #1
0x08E0	0xB249    SXTB	R1, R1
0x08E2	0x488E    LDR	R0, [PC, #568]
0x08E4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x08E6	0xF7FFFED7  BL	_Delay_100ms+0
0x08EA	0xF7FFFE01  BL	_Delay_10ms+0
0x08EE	0xF7FFFDFF  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x08F2	0x2100    MOVS	R1, #0
0x08F4	0xB249    SXTB	R1, R1
0x08F6	0x488A    LDR	R0, [PC, #552]
0x08F8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x08FA	0x2011    MOVS	R0, #17
0x08FC	0x4C89    LDR	R4, [PC, #548]
0x08FE	0x6824    LDR	R4, [R4, #0]
0x0900	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0902	0xF7FFFEC9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0906	0xF7FFFDF3  BL	_Delay_10ms+0
0x090A	0xF7FFFDF1  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x090E	0x2036    MOVS	R0, #54
0x0910	0x4C84    LDR	R4, [PC, #528]
0x0912	0x6824    LDR	R4, [R4, #0]
0x0914	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0916	0x2000    MOVS	R0, #0
0x0918	0x4C83    LDR	R4, [PC, #524]
0x091A	0x6824    LDR	R4, [R4, #0]
0x091C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x091E	0x203A    MOVS	R0, #58
0x0920	0x4C80    LDR	R4, [PC, #512]
0x0922	0x6824    LDR	R4, [R4, #0]
0x0924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0926	0x2005    MOVS	R0, #5
0x0928	0x4C7F    LDR	R4, [PC, #508]
0x092A	0x6824    LDR	R4, [R4, #0]
0x092C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x092E	0x20B2    MOVS	R0, #178
0x0930	0x4C7C    LDR	R4, [PC, #496]
0x0932	0x6824    LDR	R4, [R4, #0]
0x0934	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0936	0x200C    MOVS	R0, #12
0x0938	0x4C7B    LDR	R4, [PC, #492]
0x093A	0x6824    LDR	R4, [R4, #0]
0x093C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x093E	0x200C    MOVS	R0, #12
0x0940	0x4C79    LDR	R4, [PC, #484]
0x0942	0x6824    LDR	R4, [R4, #0]
0x0944	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0946	0x2000    MOVS	R0, #0
0x0948	0x4C77    LDR	R4, [PC, #476]
0x094A	0x6824    LDR	R4, [R4, #0]
0x094C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x094E	0x2033    MOVS	R0, #51
0x0950	0x4C75    LDR	R4, [PC, #468]
0x0952	0x6824    LDR	R4, [R4, #0]
0x0954	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0956	0x2033    MOVS	R0, #51
0x0958	0x4C73    LDR	R4, [PC, #460]
0x095A	0x6824    LDR	R4, [R4, #0]
0x095C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x095E	0x20B7    MOVS	R0, #183
0x0960	0x4C70    LDR	R4, [PC, #448]
0x0962	0x6824    LDR	R4, [R4, #0]
0x0964	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0966	0x2070    MOVS	R0, #112
0x0968	0x4C6F    LDR	R4, [PC, #444]
0x096A	0x6824    LDR	R4, [R4, #0]
0x096C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x096E	0x20BB    MOVS	R0, #187
0x0970	0x4C6C    LDR	R4, [PC, #432]
0x0972	0x6824    LDR	R4, [R4, #0]
0x0974	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0976	0x201B    MOVS	R0, #27
0x0978	0x4C6B    LDR	R4, [PC, #428]
0x097A	0x6824    LDR	R4, [R4, #0]
0x097C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x097E	0x20C0    MOVS	R0, #192
0x0980	0x4C68    LDR	R4, [PC, #416]
0x0982	0x6824    LDR	R4, [R4, #0]
0x0984	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0986	0x202C    MOVS	R0, #44
0x0988	0x4C67    LDR	R4, [PC, #412]
0x098A	0x6824    LDR	R4, [R4, #0]
0x098C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x098E	0x20C2    MOVS	R0, #194
0x0990	0x4C64    LDR	R4, [PC, #400]
0x0992	0x6824    LDR	R4, [R4, #0]
0x0994	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0996	0x2001    MOVS	R0, #1
0x0998	0x4C63    LDR	R4, [PC, #396]
0x099A	0x6824    LDR	R4, [R4, #0]
0x099C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x099E	0x20C3    MOVS	R0, #195
0x09A0	0x4C60    LDR	R4, [PC, #384]
0x09A2	0x6824    LDR	R4, [R4, #0]
0x09A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x09A6	0x200B    MOVS	R0, #11
0x09A8	0x4C5F    LDR	R4, [PC, #380]
0x09AA	0x6824    LDR	R4, [R4, #0]
0x09AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x09AE	0x20C4    MOVS	R0, #196
0x09B0	0x4C5C    LDR	R4, [PC, #368]
0x09B2	0x6824    LDR	R4, [R4, #0]
0x09B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x09B6	0x2027    MOVS	R0, #39
0x09B8	0x4C5B    LDR	R4, [PC, #364]
0x09BA	0x6824    LDR	R4, [R4, #0]
0x09BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x09BE	0x20C6    MOVS	R0, #198
0x09C0	0x4C58    LDR	R4, [PC, #352]
0x09C2	0x6824    LDR	R4, [R4, #0]
0x09C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x09C6	0x200F    MOVS	R0, #15
0x09C8	0x4C57    LDR	R4, [PC, #348]
0x09CA	0x6824    LDR	R4, [R4, #0]
0x09CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x09CE	0x20D0    MOVS	R0, #208
0x09D0	0x4C54    LDR	R4, [PC, #336]
0x09D2	0x6824    LDR	R4, [R4, #0]
0x09D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x09D6	0x20A4    MOVS	R0, #164
0x09D8	0x4C53    LDR	R4, [PC, #332]
0x09DA	0x6824    LDR	R4, [R4, #0]
0x09DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x09DE	0x20A1    MOVS	R0, #161
0x09E0	0x4C51    LDR	R4, [PC, #324]
0x09E2	0x6824    LDR	R4, [R4, #0]
0x09E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x09E6	0x20E0    MOVS	R0, #224
0x09E8	0x4C4E    LDR	R4, [PC, #312]
0x09EA	0x6824    LDR	R4, [R4, #0]
0x09EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x09EE	0x20D0    MOVS	R0, #208
0x09F0	0x4C4D    LDR	R4, [PC, #308]
0x09F2	0x6824    LDR	R4, [R4, #0]
0x09F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x09F6	0x2006    MOVS	R0, #6
0x09F8	0x4C4B    LDR	R4, [PC, #300]
0x09FA	0x6824    LDR	R4, [R4, #0]
0x09FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x09FE	0x200B    MOVS	R0, #11
0x0A00	0x4C49    LDR	R4, [PC, #292]
0x0A02	0x6824    LDR	R4, [R4, #0]
0x0A04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0A06	0x2009    MOVS	R0, #9
0x0A08	0x4C47    LDR	R4, [PC, #284]
0x0A0A	0x6824    LDR	R4, [R4, #0]
0x0A0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0A0E	0x2008    MOVS	R0, #8
0x0A10	0x4C45    LDR	R4, [PC, #276]
0x0A12	0x6824    LDR	R4, [R4, #0]
0x0A14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0A16	0x2030    MOVS	R0, #48
0x0A18	0x4C43    LDR	R4, [PC, #268]
0x0A1A	0x6824    LDR	R4, [R4, #0]
0x0A1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0A1E	0x2030    MOVS	R0, #48
0x0A20	0x4C41    LDR	R4, [PC, #260]
0x0A22	0x6824    LDR	R4, [R4, #0]
0x0A24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0A26	0x205B    MOVS	R0, #91
0x0A28	0x4C3F    LDR	R4, [PC, #252]
0x0A2A	0x6824    LDR	R4, [R4, #0]
0x0A2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0A2E	0x204B    MOVS	R0, #75
0x0A30	0x4C3D    LDR	R4, [PC, #244]
0x0A32	0x6824    LDR	R4, [R4, #0]
0x0A34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0A36	0x2018    MOVS	R0, #24
0x0A38	0x4C3B    LDR	R4, [PC, #236]
0x0A3A	0x6824    LDR	R4, [R4, #0]
0x0A3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0A3E	0x2014    MOVS	R0, #20
0x0A40	0x4C39    LDR	R4, [PC, #228]
0x0A42	0x6824    LDR	R4, [R4, #0]
0x0A44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0A46	0x2014    MOVS	R0, #20
0x0A48	0x4C37    LDR	R4, [PC, #220]
0x0A4A	0x6824    LDR	R4, [R4, #0]
0x0A4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0A4E	0x202C    MOVS	R0, #44
0x0A50	0x4C35    LDR	R4, [PC, #212]
0x0A52	0x6824    LDR	R4, [R4, #0]
0x0A54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0A56	0x2032    MOVS	R0, #50
0x0A58	0x4C33    LDR	R4, [PC, #204]
0x0A5A	0x6824    LDR	R4, [R4, #0]
0x0A5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0A5E	0x20E1    MOVS	R0, #225
0x0A60	0x4C30    LDR	R4, [PC, #192]
0x0A62	0x6824    LDR	R4, [R4, #0]
0x0A64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0A66	0x20D0    MOVS	R0, #208
0x0A68	0x4C2F    LDR	R4, [PC, #188]
0x0A6A	0x6824    LDR	R4, [R4, #0]
0x0A6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0A6E	0x2005    MOVS	R0, #5
0x0A70	0x4C2D    LDR	R4, [PC, #180]
0x0A72	0x6824    LDR	R4, [R4, #0]
0x0A74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0A76	0x200A    MOVS	R0, #10
0x0A78	0x4C2B    LDR	R4, [PC, #172]
0x0A7A	0x6824    LDR	R4, [R4, #0]
0x0A7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0A7E	0x200A    MOVS	R0, #10
0x0A80	0x4C29    LDR	R4, [PC, #164]
0x0A82	0x6824    LDR	R4, [R4, #0]
0x0A84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0A86	0x2007    MOVS	R0, #7
0x0A88	0x4C27    LDR	R4, [PC, #156]
0x0A8A	0x6824    LDR	R4, [R4, #0]
0x0A8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0A8E	0x2028    MOVS	R0, #40
0x0A90	0x4C25    LDR	R4, [PC, #148]
0x0A92	0x6824    LDR	R4, [R4, #0]
0x0A94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0A96	0x2032    MOVS	R0, #50
0x0A98	0x4C23    LDR	R4, [PC, #140]
0x0A9A	0x6824    LDR	R4, [R4, #0]
0x0A9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0A9E	0x202C    MOVS	R0, #44
0x0AA0	0x4C21    LDR	R4, [PC, #132]
0x0AA2	0x6824    LDR	R4, [R4, #0]
0x0AA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0AA6	0x2049    MOVS	R0, #73
0x0AA8	0x4C1F    LDR	R4, [PC, #124]
0x0AAA	0x6824    LDR	R4, [R4, #0]
0x0AAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x0AAE	0x2018    MOVS	R0, #24
0x0AB0	0x4C1D    LDR	R4, [PC, #116]
0x0AB2	0x6824    LDR	R4, [R4, #0]
0x0AB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x0AB6	0x2013    MOVS	R0, #19
0x0AB8	0x4C1B    LDR	R4, [PC, #108]
0x0ABA	0x6824    LDR	R4, [R4, #0]
0x0ABC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x0ABE	0x2013    MOVS	R0, #19
0x0AC0	0x4C19    LDR	R4, [PC, #100]
0x0AC2	0x6824    LDR	R4, [R4, #0]
0x0AC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x0AC6	0x202C    MOVS	R0, #44
0x0AC8	0x4C17    LDR	R4, [PC, #92]
0x0ACA	0x6824    LDR	R4, [R4, #0]
0x0ACC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x0ACE	0x2033    MOVS	R0, #51
0x0AD0	0x4C15    LDR	R4, [PC, #84]
0x0AD2	0x6824    LDR	R4, [R4, #0]
0x0AD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x0AD6	0x2021    MOVS	R0, #33
0x0AD8	0x4C12    LDR	R4, [PC, #72]
0x0ADA	0x6824    LDR	R4, [R4, #0]
0x0ADC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x0ADE	0x202A    MOVS	R0, #42
0x0AE0	0x4C10    LDR	R4, [PC, #64]
0x0AE2	0x6824    LDR	R4, [R4, #0]
0x0AE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x0AE6	0x2000    MOVS	R0, #0
0x0AE8	0x4C0F    LDR	R4, [PC, #60]
0x0AEA	0x6824    LDR	R4, [R4, #0]
0x0AEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x0AEE	0x2000    MOVS	R0, #0
0x0AF0	0x4C0D    LDR	R4, [PC, #52]
0x0AF2	0x6824    LDR	R4, [R4, #0]
0x0AF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x0AF6	0x480D    LDR	R0, [PC, #52]
0x0AF8	0x8800    LDRH	R0, [R0, #0]
0x0AFA	0x0A04    LSRS	R4, R0, #8
0x0AFC	0xB2E0    UXTB	R0, R4
0x0AFE	0x4C0A    LDR	R4, [PC, #40]
0x0B00	0x6824    LDR	R4, [R4, #0]
0x0B02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x0B04	0x4809    LDR	R0, [PC, #36]
0x0B06	0x8804    LDRH	R4, [R0, #0]
0x0B08	0xB2E0    UXTB	R0, R4
0x0B0A	0x4C07    LDR	R4, [PC, #28]
0x0B0C	0x6824    LDR	R4, [R4, #0]
0x0B0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x0B10	0x202B    MOVS	R0, #43
0x0B12	0x4C04    LDR	R4, [PC, #16]
0x0B14	0x6824    LDR	R4, [R4, #0]
0x0B16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x0B18	0x2000    MOVS	R0, #0
0x0B1A	0xE009    B	#18
0x0B1C	0x01A04223  	TFT_RST+0
0x0B20	0x01BC4223  	TFT_CS+0
0x0B24	0x00702000  	_TFT_Set_Index_Ptr+0
0x0B28	0x00742000  	_TFT_Write_Command_Ptr+0
0x0B2C	0x003A2000  	_TFT_DISP_WIDTH+0
0x0B30	0x4C22    LDR	R4, [PC, #136]
0x0B32	0x6824    LDR	R4, [R4, #0]
0x0B34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x0B36	0x2000    MOVS	R0, #0
0x0B38	0x4C20    LDR	R4, [PC, #128]
0x0B3A	0x6824    LDR	R4, [R4, #0]
0x0B3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x0B3E	0x4820    LDR	R0, [PC, #128]
0x0B40	0x8800    LDRH	R0, [R0, #0]
0x0B42	0x0A04    LSRS	R4, R0, #8
0x0B44	0xB2E0    UXTB	R0, R4
0x0B46	0x4C1D    LDR	R4, [PC, #116]
0x0B48	0x6824    LDR	R4, [R4, #0]
0x0B4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x0B4C	0x481C    LDR	R0, [PC, #112]
0x0B4E	0x8804    LDRH	R4, [R0, #0]
0x0B50	0xB2E0    UXTB	R0, R4
0x0B52	0x4C1A    LDR	R4, [PC, #104]
0x0B54	0x6824    LDR	R4, [R4, #0]
0x0B56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0B58	0x2036    MOVS	R0, #54
0x0B5A	0x4C1A    LDR	R4, [PC, #104]
0x0B5C	0x6824    LDR	R4, [R4, #0]
0x0B5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x0B60	0x4819    LDR	R0, [PC, #100]
0x0B62	0x7800    LDRB	R0, [R0, #0]
0x0B64	0x285A    CMP	R0, #90
0x0B66	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x0B68	0xF7FFFDA2  BL	_Is_TFT_Rotated_180+0
0x0B6C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x0B6E	0x20C0    MOVS	R0, #192
0x0B70	0x4C12    LDR	R4, [PC, #72]
0x0B72	0x6824    LDR	R4, [R4, #0]
0x0B74	0x47A0    BLX	R4
0x0B76	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x0B78	0x2000    MOVS	R0, #0
0x0B7A	0x4C10    LDR	R4, [PC, #64]
0x0B7C	0x6824    LDR	R4, [R4, #0]
0x0B7E	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x0B80	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x0B82	0xF7FFFD95  BL	_Is_TFT_Rotated_180+0
0x0B86	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x0B88	0x20A0    MOVS	R0, #160
0x0B8A	0x4C0C    LDR	R4, [PC, #48]
0x0B8C	0x6824    LDR	R4, [R4, #0]
0x0B8E	0x47A0    BLX	R4
0x0B90	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x0B92	0x2060    MOVS	R0, #96
0x0B94	0x4C09    LDR	R4, [PC, #36]
0x0B96	0x6824    LDR	R4, [R4, #0]
0x0B98	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x0B9A	0x2029    MOVS	R0, #41
0x0B9C	0x4C09    LDR	R4, [PC, #36]
0x0B9E	0x6824    LDR	R4, [R4, #0]
0x0BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x0BA2	0x202C    MOVS	R0, #44
0x0BA4	0x4C07    LDR	R4, [PC, #28]
0x0BA6	0x6824    LDR	R4, [R4, #0]
0x0BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x0BAA	0x2101    MOVS	R1, #1
0x0BAC	0xB249    SXTB	R1, R1
0x0BAE	0x4807    LDR	R0, [PC, #28]
0x0BB0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x0BB2	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB6	0xB001    ADD	SP, SP, #4
0x0BB8	0x4770    BX	LR
0x0BBA	0xBF00    NOP
0x0BBC	0x00742000  	_TFT_Write_Command_Ptr+0
0x0BC0	0x00402000  	_TFT_DISP_HEIGHT+0
0x0BC4	0x00702000  	_TFT_Set_Index_Ptr+0
0x0BC8	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0BCC	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x04F0	0xF24D47BF  MOVW	R7, #54463
0x04F4	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x04F8	0x1E7F    SUBS	R7, R7, #1
0x04FA	0xD1FD    BNE	L_Delay_10ms22
0x04FC	0xBF00    NOP
0x04FE	0xBF00    NOP
0x0500	0xBF00    NOP
0x0502	0xBF00    NOP
0x0504	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0506	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0698	0xF644777F  MOVW	R7, #20351
0x069C	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x06A0	0x1E7F    SUBS	R7, R7, #1
0x06A2	0xD1FD    BNE	L_Delay_100ms20
0x06A4	0xBF00    NOP
0x06A6	0xBF00    NOP
0x06A8	0xBF00    NOP
0x06AA	0xBF00    NOP
0x06AC	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x06AE	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x06B0	0x4801    LDR	R0, [PC, #4]
0x06B2	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x06B4	0x4770    BX	LR
0x06B6	0xBF00    NOP
0x06B8	0x00082000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x0EE4	0xB081    SUB	SP, SP, #4
0x0EE6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x0EEA	0xF7FFFA19  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x0EEE	0xF7FFFBD3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x0EF2	0x2101    MOVS	R1, #1
0x0EF4	0xB249    SXTB	R1, R1
0x0EF6	0x4895    LDR	R0, [PC, #596]
0x0EF8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x0EFA	0xF7FFFBCD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x0EFE	0xF7FFFBCB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x0F02	0x2100    MOVS	R1, #0
0x0F04	0xB249    SXTB	R1, R1
0x0F06	0x4892    LDR	R0, [PC, #584]
0x0F08	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x0F0A	0x2001    MOVS	R0, #1
0x0F0C	0x4C91    LDR	R4, [PC, #580]
0x0F0E	0x6824    LDR	R4, [R4, #0]
0x0F10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x0F12	0xF7FFFAF9  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x0F16	0x2028    MOVS	R0, #40
0x0F18	0x4C8E    LDR	R4, [PC, #568]
0x0F1A	0x6824    LDR	R4, [R4, #0]
0x0F1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x0F1E	0x20CF    MOVS	R0, #207
0x0F20	0x4C8C    LDR	R4, [PC, #560]
0x0F22	0x6824    LDR	R4, [R4, #0]
0x0F24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x0F26	0x2000    MOVS	R0, #0
0x0F28	0x4C8B    LDR	R4, [PC, #556]
0x0F2A	0x6824    LDR	R4, [R4, #0]
0x0F2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x0F2E	0x2083    MOVS	R0, #131
0x0F30	0x4C89    LDR	R4, [PC, #548]
0x0F32	0x6824    LDR	R4, [R4, #0]
0x0F34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x0F36	0x2030    MOVS	R0, #48
0x0F38	0x4C87    LDR	R4, [PC, #540]
0x0F3A	0x6824    LDR	R4, [R4, #0]
0x0F3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x0F3E	0x20ED    MOVS	R0, #237
0x0F40	0x4C84    LDR	R4, [PC, #528]
0x0F42	0x6824    LDR	R4, [R4, #0]
0x0F44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x0F46	0x2064    MOVS	R0, #100
0x0F48	0x4C83    LDR	R4, [PC, #524]
0x0F4A	0x6824    LDR	R4, [R4, #0]
0x0F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x0F4E	0x2003    MOVS	R0, #3
0x0F50	0x4C81    LDR	R4, [PC, #516]
0x0F52	0x6824    LDR	R4, [R4, #0]
0x0F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x0F56	0x2012    MOVS	R0, #18
0x0F58	0x4C7F    LDR	R4, [PC, #508]
0x0F5A	0x6824    LDR	R4, [R4, #0]
0x0F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x0F5E	0x2081    MOVS	R0, #129
0x0F60	0x4C7D    LDR	R4, [PC, #500]
0x0F62	0x6824    LDR	R4, [R4, #0]
0x0F64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x0F66	0x20E8    MOVS	R0, #232
0x0F68	0x4C7A    LDR	R4, [PC, #488]
0x0F6A	0x6824    LDR	R4, [R4, #0]
0x0F6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x0F6E	0x2085    MOVS	R0, #133
0x0F70	0x4C79    LDR	R4, [PC, #484]
0x0F72	0x6824    LDR	R4, [R4, #0]
0x0F74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x0F76	0x2001    MOVS	R0, #1
0x0F78	0x4C77    LDR	R4, [PC, #476]
0x0F7A	0x6824    LDR	R4, [R4, #0]
0x0F7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x0F7E	0x2079    MOVS	R0, #121
0x0F80	0x4C75    LDR	R4, [PC, #468]
0x0F82	0x6824    LDR	R4, [R4, #0]
0x0F84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x0F86	0x20CB    MOVS	R0, #203
0x0F88	0x4C72    LDR	R4, [PC, #456]
0x0F8A	0x6824    LDR	R4, [R4, #0]
0x0F8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x0F8E	0x2039    MOVS	R0, #57
0x0F90	0x4C71    LDR	R4, [PC, #452]
0x0F92	0x6824    LDR	R4, [R4, #0]
0x0F94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x0F96	0x202C    MOVS	R0, #44
0x0F98	0x4C6F    LDR	R4, [PC, #444]
0x0F9A	0x6824    LDR	R4, [R4, #0]
0x0F9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x0F9E	0x2000    MOVS	R0, #0
0x0FA0	0x4C6D    LDR	R4, [PC, #436]
0x0FA2	0x6824    LDR	R4, [R4, #0]
0x0FA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x0FA6	0x2034    MOVS	R0, #52
0x0FA8	0x4C6B    LDR	R4, [PC, #428]
0x0FAA	0x6824    LDR	R4, [R4, #0]
0x0FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x0FAE	0x2002    MOVS	R0, #2
0x0FB0	0x4C69    LDR	R4, [PC, #420]
0x0FB2	0x6824    LDR	R4, [R4, #0]
0x0FB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x0FB6	0x20F7    MOVS	R0, #247
0x0FB8	0x4C66    LDR	R4, [PC, #408]
0x0FBA	0x6824    LDR	R4, [R4, #0]
0x0FBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x0FBE	0x2020    MOVS	R0, #32
0x0FC0	0x4C65    LDR	R4, [PC, #404]
0x0FC2	0x6824    LDR	R4, [R4, #0]
0x0FC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x0FC6	0x20EA    MOVS	R0, #234
0x0FC8	0x4C62    LDR	R4, [PC, #392]
0x0FCA	0x6824    LDR	R4, [R4, #0]
0x0FCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x0FCE	0x2000    MOVS	R0, #0
0x0FD0	0x4C61    LDR	R4, [PC, #388]
0x0FD2	0x6824    LDR	R4, [R4, #0]
0x0FD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x0FD6	0x2000    MOVS	R0, #0
0x0FD8	0x4C5F    LDR	R4, [PC, #380]
0x0FDA	0x6824    LDR	R4, [R4, #0]
0x0FDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x0FDE	0x20C0    MOVS	R0, #192
0x0FE0	0x4C5C    LDR	R4, [PC, #368]
0x0FE2	0x6824    LDR	R4, [R4, #0]
0x0FE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x0FE6	0x2026    MOVS	R0, #38
0x0FE8	0x4C5B    LDR	R4, [PC, #364]
0x0FEA	0x6824    LDR	R4, [R4, #0]
0x0FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x0FEE	0x20C1    MOVS	R0, #193
0x0FF0	0x4C58    LDR	R4, [PC, #352]
0x0FF2	0x6824    LDR	R4, [R4, #0]
0x0FF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x0FF6	0x2011    MOVS	R0, #17
0x0FF8	0x4C57    LDR	R4, [PC, #348]
0x0FFA	0x6824    LDR	R4, [R4, #0]
0x0FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x0FFE	0x20C5    MOVS	R0, #197
0x1000	0x4C54    LDR	R4, [PC, #336]
0x1002	0x6824    LDR	R4, [R4, #0]
0x1004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x1006	0x2035    MOVS	R0, #53
0x1008	0x4C53    LDR	R4, [PC, #332]
0x100A	0x6824    LDR	R4, [R4, #0]
0x100C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x100E	0x203E    MOVS	R0, #62
0x1010	0x4C51    LDR	R4, [PC, #324]
0x1012	0x6824    LDR	R4, [R4, #0]
0x1014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x1016	0x20C7    MOVS	R0, #199
0x1018	0x4C4E    LDR	R4, [PC, #312]
0x101A	0x6824    LDR	R4, [R4, #0]
0x101C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x101E	0x20BE    MOVS	R0, #190
0x1020	0x4C4D    LDR	R4, [PC, #308]
0x1022	0x6824    LDR	R4, [R4, #0]
0x1024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1026	0x2036    MOVS	R0, #54
0x1028	0x4C4A    LDR	R4, [PC, #296]
0x102A	0x6824    LDR	R4, [R4, #0]
0x102C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x102E	0x484B    LDR	R0, [PC, #300]
0x1030	0x7800    LDRB	R0, [R0, #0]
0x1032	0x285A    CMP	R0, #90
0x1034	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x1036	0xF7FFFB3B  BL	_Is_TFT_Rotated_180+0
0x103A	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x103C	0x2088    MOVS	R0, #136
0x103E	0x4C46    LDR	R4, [PC, #280]
0x1040	0x6824    LDR	R4, [R4, #0]
0x1042	0x47A0    BLX	R4
0x1044	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x1046	0x2048    MOVS	R0, #72
0x1048	0x4C43    LDR	R4, [PC, #268]
0x104A	0x6824    LDR	R4, [R4, #0]
0x104C	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x104E	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x1050	0xF7FFFB2E  BL	_Is_TFT_Rotated_180+0
0x1054	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x1056	0x20E8    MOVS	R0, #232
0x1058	0x4C3F    LDR	R4, [PC, #252]
0x105A	0x6824    LDR	R4, [R4, #0]
0x105C	0x47A0    BLX	R4
0x105E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x1060	0x2028    MOVS	R0, #40
0x1062	0x4C3D    LDR	R4, [PC, #244]
0x1064	0x6824    LDR	R4, [R4, #0]
0x1066	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x1068	0x203A    MOVS	R0, #58
0x106A	0x4C3A    LDR	R4, [PC, #232]
0x106C	0x6824    LDR	R4, [R4, #0]
0x106E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1070	0x2055    MOVS	R0, #85
0x1072	0x4C39    LDR	R4, [PC, #228]
0x1074	0x6824    LDR	R4, [R4, #0]
0x1076	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x1078	0x20B1    MOVS	R0, #177
0x107A	0x4C36    LDR	R4, [PC, #216]
0x107C	0x6824    LDR	R4, [R4, #0]
0x107E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x1080	0x2000    MOVS	R0, #0
0x1082	0x4C35    LDR	R4, [PC, #212]
0x1084	0x6824    LDR	R4, [R4, #0]
0x1086	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x1088	0x201B    MOVS	R0, #27
0x108A	0x4C33    LDR	R4, [PC, #204]
0x108C	0x6824    LDR	R4, [R4, #0]
0x108E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1090	0x20F2    MOVS	R0, #242
0x1092	0x4C30    LDR	R4, [PC, #192]
0x1094	0x6824    LDR	R4, [R4, #0]
0x1096	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1098	0x2008    MOVS	R0, #8
0x109A	0x4C2F    LDR	R4, [PC, #188]
0x109C	0x6824    LDR	R4, [R4, #0]
0x109E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x10A0	0x2026    MOVS	R0, #38
0x10A2	0x4C2C    LDR	R4, [PC, #176]
0x10A4	0x6824    LDR	R4, [R4, #0]
0x10A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x10A8	0x2001    MOVS	R0, #1
0x10AA	0x4C2B    LDR	R4, [PC, #172]
0x10AC	0x6824    LDR	R4, [R4, #0]
0x10AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x10B0	0x20E0    MOVS	R0, #224
0x10B2	0x4C28    LDR	R4, [PC, #160]
0x10B4	0x6824    LDR	R4, [R4, #0]
0x10B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x10B8	0x201F    MOVS	R0, #31
0x10BA	0x4C27    LDR	R4, [PC, #156]
0x10BC	0x6824    LDR	R4, [R4, #0]
0x10BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x10C0	0x201A    MOVS	R0, #26
0x10C2	0x4C25    LDR	R4, [PC, #148]
0x10C4	0x6824    LDR	R4, [R4, #0]
0x10C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x10C8	0x2018    MOVS	R0, #24
0x10CA	0x4C23    LDR	R4, [PC, #140]
0x10CC	0x6824    LDR	R4, [R4, #0]
0x10CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x10D0	0x200A    MOVS	R0, #10
0x10D2	0x4C21    LDR	R4, [PC, #132]
0x10D4	0x6824    LDR	R4, [R4, #0]
0x10D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x10D8	0x200F    MOVS	R0, #15
0x10DA	0x4C1F    LDR	R4, [PC, #124]
0x10DC	0x6824    LDR	R4, [R4, #0]
0x10DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x10E0	0x2006    MOVS	R0, #6
0x10E2	0x4C1D    LDR	R4, [PC, #116]
0x10E4	0x6824    LDR	R4, [R4, #0]
0x10E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x10E8	0x2045    MOVS	R0, #69
0x10EA	0x4C1B    LDR	R4, [PC, #108]
0x10EC	0x6824    LDR	R4, [R4, #0]
0x10EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x10F0	0x2087    MOVS	R0, #135
0x10F2	0x4C19    LDR	R4, [PC, #100]
0x10F4	0x6824    LDR	R4, [R4, #0]
0x10F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x10F8	0x2032    MOVS	R0, #50
0x10FA	0x4C17    LDR	R4, [PC, #92]
0x10FC	0x6824    LDR	R4, [R4, #0]
0x10FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1100	0x200A    MOVS	R0, #10
0x1102	0x4C15    LDR	R4, [PC, #84]
0x1104	0x6824    LDR	R4, [R4, #0]
0x1106	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x1108	0x2007    MOVS	R0, #7
0x110A	0x4C13    LDR	R4, [PC, #76]
0x110C	0x6824    LDR	R4, [R4, #0]
0x110E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1110	0x2002    MOVS	R0, #2
0x1112	0x4C11    LDR	R4, [PC, #68]
0x1114	0x6824    LDR	R4, [R4, #0]
0x1116	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x1118	0x2007    MOVS	R0, #7
0x111A	0x4C0F    LDR	R4, [PC, #60]
0x111C	0x6824    LDR	R4, [R4, #0]
0x111E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1120	0x2005    MOVS	R0, #5
0x1122	0x4C0D    LDR	R4, [PC, #52]
0x1124	0x6824    LDR	R4, [R4, #0]
0x1126	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x1128	0x2000    MOVS	R0, #0
0x112A	0x4C0B    LDR	R4, [PC, #44]
0x112C	0x6824    LDR	R4, [R4, #0]
0x112E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x1130	0x20E1    MOVS	R0, #225
0x1132	0x4C08    LDR	R4, [PC, #32]
0x1134	0x6824    LDR	R4, [R4, #0]
0x1136	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x1138	0x2000    MOVS	R0, #0
0x113A	0x4C07    LDR	R4, [PC, #28]
0x113C	0x6824    LDR	R4, [R4, #0]
0x113E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x1140	0x2025    MOVS	R0, #37
0x1142	0x4C05    LDR	R4, [PC, #20]
0x1144	0x6824    LDR	R4, [R4, #0]
0x1146	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x1148	0x2027    MOVS	R0, #39
0x114A	0xE009    B	#18
0x114C	0x01A04223  	TFT_RST+0
0x1150	0x01BC4223  	TFT_CS+0
0x1154	0x00702000  	_TFT_Set_Index_Ptr+0
0x1158	0x00742000  	_TFT_Write_Command_Ptr+0
0x115C	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1160	0x4C4F    LDR	R4, [PC, #316]
0x1162	0x6824    LDR	R4, [R4, #0]
0x1164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x1166	0x2005    MOVS	R0, #5
0x1168	0x4C4D    LDR	R4, [PC, #308]
0x116A	0x6824    LDR	R4, [R4, #0]
0x116C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x116E	0x2010    MOVS	R0, #16
0x1170	0x4C4B    LDR	R4, [PC, #300]
0x1172	0x6824    LDR	R4, [R4, #0]
0x1174	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x1176	0x2009    MOVS	R0, #9
0x1178	0x4C49    LDR	R4, [PC, #292]
0x117A	0x6824    LDR	R4, [R4, #0]
0x117C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x117E	0x203A    MOVS	R0, #58
0x1180	0x4C47    LDR	R4, [PC, #284]
0x1182	0x6824    LDR	R4, [R4, #0]
0x1184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x1186	0x2078    MOVS	R0, #120
0x1188	0x4C45    LDR	R4, [PC, #276]
0x118A	0x6824    LDR	R4, [R4, #0]
0x118C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x118E	0x204D    MOVS	R0, #77
0x1190	0x4C43    LDR	R4, [PC, #268]
0x1192	0x6824    LDR	R4, [R4, #0]
0x1194	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1196	0x2005    MOVS	R0, #5
0x1198	0x4C41    LDR	R4, [PC, #260]
0x119A	0x6824    LDR	R4, [R4, #0]
0x119C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x119E	0x2018    MOVS	R0, #24
0x11A0	0x4C3F    LDR	R4, [PC, #252]
0x11A2	0x6824    LDR	R4, [R4, #0]
0x11A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x11A6	0x200D    MOVS	R0, #13
0x11A8	0x4C3D    LDR	R4, [PC, #244]
0x11AA	0x6824    LDR	R4, [R4, #0]
0x11AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x11AE	0x2038    MOVS	R0, #56
0x11B0	0x4C3B    LDR	R4, [PC, #236]
0x11B2	0x6824    LDR	R4, [R4, #0]
0x11B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x11B6	0x203A    MOVS	R0, #58
0x11B8	0x4C39    LDR	R4, [PC, #228]
0x11BA	0x6824    LDR	R4, [R4, #0]
0x11BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x11BE	0x201F    MOVS	R0, #31
0x11C0	0x4C37    LDR	R4, [PC, #220]
0x11C2	0x6824    LDR	R4, [R4, #0]
0x11C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x11C6	0x202A    MOVS	R0, #42
0x11C8	0x4C36    LDR	R4, [PC, #216]
0x11CA	0x6824    LDR	R4, [R4, #0]
0x11CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x11CE	0x2000    MOVS	R0, #0
0x11D0	0x4C33    LDR	R4, [PC, #204]
0x11D2	0x6824    LDR	R4, [R4, #0]
0x11D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x11D6	0x2000    MOVS	R0, #0
0x11D8	0x4C31    LDR	R4, [PC, #196]
0x11DA	0x6824    LDR	R4, [R4, #0]
0x11DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x11DE	0x4832    LDR	R0, [PC, #200]
0x11E0	0x8800    LDRH	R0, [R0, #0]
0x11E2	0x1E40    SUBS	R0, R0, #1
0x11E4	0xB280    UXTH	R0, R0
0x11E6	0x0A04    LSRS	R4, R0, #8
0x11E8	0xB2E0    UXTB	R0, R4
0x11EA	0x4C2D    LDR	R4, [PC, #180]
0x11EC	0x6824    LDR	R4, [R4, #0]
0x11EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x11F0	0x482D    LDR	R0, [PC, #180]
0x11F2	0x8800    LDRH	R0, [R0, #0]
0x11F4	0x1E44    SUBS	R4, R0, #1
0x11F6	0xB2E0    UXTB	R0, R4
0x11F8	0x4C29    LDR	R4, [PC, #164]
0x11FA	0x6824    LDR	R4, [R4, #0]
0x11FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x11FE	0x202B    MOVS	R0, #43
0x1200	0x4C28    LDR	R4, [PC, #160]
0x1202	0x6824    LDR	R4, [R4, #0]
0x1204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x1206	0x2000    MOVS	R0, #0
0x1208	0x4C25    LDR	R4, [PC, #148]
0x120A	0x6824    LDR	R4, [R4, #0]
0x120C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x120E	0x2000    MOVS	R0, #0
0x1210	0x4C23    LDR	R4, [PC, #140]
0x1212	0x6824    LDR	R4, [R4, #0]
0x1214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x1216	0x4825    LDR	R0, [PC, #148]
0x1218	0x8800    LDRH	R0, [R0, #0]
0x121A	0x1E40    SUBS	R0, R0, #1
0x121C	0xB280    UXTH	R0, R0
0x121E	0x0A04    LSRS	R4, R0, #8
0x1220	0xB2E0    UXTB	R0, R4
0x1222	0x4C1F    LDR	R4, [PC, #124]
0x1224	0x6824    LDR	R4, [R4, #0]
0x1226	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x1228	0x4820    LDR	R0, [PC, #128]
0x122A	0x8800    LDRH	R0, [R0, #0]
0x122C	0x1E44    SUBS	R4, R0, #1
0x122E	0xB2E0    UXTB	R0, R4
0x1230	0x4C1B    LDR	R4, [PC, #108]
0x1232	0x6824    LDR	R4, [R4, #0]
0x1234	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x1236	0x20B7    MOVS	R0, #183
0x1238	0x4C1A    LDR	R4, [PC, #104]
0x123A	0x6824    LDR	R4, [R4, #0]
0x123C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x123E	0x2007    MOVS	R0, #7
0x1240	0x4C17    LDR	R4, [PC, #92]
0x1242	0x6824    LDR	R4, [R4, #0]
0x1244	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x1246	0x20B6    MOVS	R0, #182
0x1248	0x4C16    LDR	R4, [PC, #88]
0x124A	0x6824    LDR	R4, [R4, #0]
0x124C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x124E	0x200A    MOVS	R0, #10
0x1250	0x4C13    LDR	R4, [PC, #76]
0x1252	0x6824    LDR	R4, [R4, #0]
0x1254	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x1256	0x2082    MOVS	R0, #130
0x1258	0x4C11    LDR	R4, [PC, #68]
0x125A	0x6824    LDR	R4, [R4, #0]
0x125C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x125E	0x2027    MOVS	R0, #39
0x1260	0x4C0F    LDR	R4, [PC, #60]
0x1262	0x6824    LDR	R4, [R4, #0]
0x1264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x1266	0x2000    MOVS	R0, #0
0x1268	0x4C0D    LDR	R4, [PC, #52]
0x126A	0x6824    LDR	R4, [R4, #0]
0x126C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x126E	0x2011    MOVS	R0, #17
0x1270	0x4C0C    LDR	R4, [PC, #48]
0x1272	0x6824    LDR	R4, [R4, #0]
0x1274	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x1276	0xF7FFFA0F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x127A	0x2029    MOVS	R0, #41
0x127C	0x4C09    LDR	R4, [PC, #36]
0x127E	0x6824    LDR	R4, [R4, #0]
0x1280	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x1282	0xF7FFFA09  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x1286	0x202C    MOVS	R0, #44
0x1288	0x4C06    LDR	R4, [PC, #24]
0x128A	0x6824    LDR	R4, [R4, #0]
0x128C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x128E	0x2101    MOVS	R1, #1
0x1290	0xB249    SXTB	R1, R1
0x1292	0x4807    LDR	R0, [PC, #28]
0x1294	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1296	0xF8DDE000  LDR	LR, [SP, #0]
0x129A	0xB001    ADD	SP, SP, #4
0x129C	0x4770    BX	LR
0x129E	0xBF00    NOP
0x12A0	0x00742000  	_TFT_Write_Command_Ptr+0
0x12A4	0x00702000  	_TFT_Set_Index_Ptr+0
0x12A8	0x003A2000  	_TFT_DISP_WIDTH+0
0x12AC	0x00402000  	_TFT_DISP_HEIGHT+0
0x12B0	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0508	0xF64E275F  MOVW	R7, #59999
0x050C	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0510	0x1E7F    SUBS	R7, R7, #1
0x0512	0xD1FD    BNE	L_Delay_5ms16
0x0514	0xBF00    NOP
0x0516	0xBF00    NOP
0x0518	0xBF00    NOP
0x051A	0xBF00    NOP
0x051C	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x051E	0x4770    BX	LR
; end of _Delay_5ms
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1C10	0xB083    SUB	SP, SP, #12
0x1C12	0xF8CDE000  STR	LR, [SP, #0]
0x1C16	0xFA1FFB80  UXTH	R11, R0
0x1C1A	0xFA1FFC81  UXTH	R12, R1
0x1C1E	0xF88D2004  STRB	R2, [SP, #4]
0x1C22	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x1C26	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x1C2A	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x1C2E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x1C32	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x1C36	0x4A27    LDR	R2, [PC, #156]
0x1C38	0xB289    UXTH	R1, R1
0x1C3A	0xF7FFFBB7  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x1C3E	0x2500    MOVS	R5, #0
0x1C40	0xB26D    SXTB	R5, R5
0x1C42	0x4C25    LDR	R4, [PC, #148]
0x1C44	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x1C46	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x1C4A	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x1C4E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x1C52	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x1C56	0x4A1F    LDR	R2, [PC, #124]
0x1C58	0xB289    UXTH	R1, R1
0x1C5A	0xF7FFFBA7  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x1C5E	0x2500    MOVS	R5, #0
0x1C60	0xB26D    SXTB	R5, R5
0x1C62	0x4C1E    LDR	R4, [PC, #120]
0x1C64	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x1C66	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x1C6A	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x1C6E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x1C72	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x1C76	0xF04F0241  MOV	R2, #65
0x1C7A	0xB289    UXTH	R1, R1
0x1C7C	0xF7FFFB96  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x1C80	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x1C84	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x1C88	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x1C8C	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x1C90	0xF04F0241  MOV	R2, #65
0x1C94	0xB289    UXTH	R1, R1
0x1C96	0xF7FFFB89  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x1C9A	0xF2403584  MOVW	R5, #900
0x1C9E	0xB22D    SXTH	R5, R5
0x1CA0	0x4C0F    LDR	R4, [PC, #60]
0x1CA2	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x1CA4	0x4C0F    LDR	R4, [PC, #60]
0x1CA6	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x1CAA	0x4C0F    LDR	R4, [PC, #60]
0x1CAC	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x1CB0	0xF89D5004  LDRB	R5, [SP, #4]
0x1CB4	0x4C0D    LDR	R4, [PC, #52]
0x1CB6	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x1CB8	0xF89D5008  LDRB	R5, [SP, #8]
0x1CBC	0x4C0C    LDR	R4, [PC, #48]
0x1CBE	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x1CC0	0x2500    MOVS	R5, #0
0x1CC2	0x4C0C    LDR	R4, [PC, #48]
0x1CC4	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x1CC6	0x2500    MOVS	R5, #0
0x1CC8	0x4C0B    LDR	R4, [PC, #44]
0x1CCA	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x1CCC	0xF8DDE000  LDR	LR, [SP, #0]
0x1CD0	0xB003    ADD	SP, SP, #12
0x1CD2	0x4770    BX	LR
0x1CD4	0x00140008  	#524308
0x1CD8	0x81A04221  	DriveX_Right+0
0x1CDC	0x81A44221  	DriveY_Up+0
0x1CE0	0x00782000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x1CE4	0x007A2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x1CE8	0x007C2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x1CEC	0x007E2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1CF0	0x007F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1CF4	0x00802000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x1CF8	0x00822000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x1CFC	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x1CFE	0x4902    LDR	R1, [PC, #8]
0x1D00	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x1D02	0xB001    ADD	SP, SP, #4
0x1D04	0x4770    BX	LR
0x1D06	0xBF00    NOP
0x1D08	0x00782000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x2674	0xB084    SUB	SP, SP, #16
0x2676	0xF8CDE000  STR	LR, [SP, #0]
0x267A	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x267E	0x2200    MOVS	R2, #0
0x2680	0xB252    SXTB	R2, R2
0x2682	0x491A    LDR	R1, [PC, #104]
0x2684	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x2686	0xF7FFF8FB  BL	__Lib_TFT_Is_SSD1963_Set+0
0x268A	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x268C	0x4918    LDR	R1, [PC, #96]
0x268E	0x8809    LDRH	R1, [R1, #0]
0x2690	0x1E4C    SUBS	R4, R1, #1
0x2692	0x4918    LDR	R1, [PC, #96]
0x2694	0x8809    LDRH	R1, [R1, #0]
0x2696	0x1E49    SUBS	R1, R1, #1
0x2698	0xB2A3    UXTH	R3, R4
0x269A	0xB28A    UXTH	R2, R1
0x269C	0x2100    MOVS	R1, #0
0x269E	0x2000    MOVS	R0, #0
0x26A0	0x4C15    LDR	R4, [PC, #84]
0x26A2	0x6824    LDR	R4, [R4, #0]
0x26A4	0x47A0    BLX	R4
0x26A6	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x26A8	0x2100    MOVS	R1, #0
0x26AA	0x2000    MOVS	R0, #0
0x26AC	0x4C13    LDR	R4, [PC, #76]
0x26AE	0x6824    LDR	R4, [R4, #0]
0x26B0	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x26B2	0x4910    LDR	R1, [PC, #64]
0x26B4	0x880A    LDRH	R2, [R1, #0]
0x26B6	0x490E    LDR	R1, [PC, #56]
0x26B8	0x8809    LDRH	R1, [R1, #0]
0x26BA	0x4351    MULS	R1, R2, R1
0x26BC	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x26BE	0x2100    MOVS	R1, #0
0x26C0	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x26C2	0x9A02    LDR	R2, [SP, #8]
0x26C4	0x9901    LDR	R1, [SP, #4]
0x26C6	0x4291    CMP	R1, R2
0x26C8	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x26CA	0xF8BD000C  LDRH	R0, [SP, #12]
0x26CE	0x4C0C    LDR	R4, [PC, #48]
0x26D0	0x6824    LDR	R4, [R4, #0]
0x26D2	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x26D4	0x9901    LDR	R1, [SP, #4]
0x26D6	0x1C49    ADDS	R1, R1, #1
0x26D8	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x26DA	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x26DC	0x2201    MOVS	R2, #1
0x26DE	0xB252    SXTB	R2, R2
0x26E0	0x4902    LDR	R1, [PC, #8]
0x26E2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x26E4	0xF8DDE000  LDR	LR, [SP, #0]
0x26E8	0xB004    ADD	SP, SP, #16
0x26EA	0x4770    BX	LR
0x26EC	0x01BC4223  	TFT_CS+0
0x26F0	0x00402000  	_TFT_DISP_HEIGHT+0
0x26F4	0x003A2000  	_TFT_DISP_WIDTH+0
0x26F8	0x00442000  	_TFT_SSD1963_Set_Address_Ptr+0
0x26FC	0x00482000  	_TFT_Set_Address_Ptr+0
0x2700	0x004C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x2084	0xB083    SUB	SP, SP, #12
0x2086	0xF8CDE000  STR	LR, [SP, #0]
0x208A	0xB29E    UXTH	R6, R3
0x208C	0xB293    UXTH	R3, R2
0x208E	0xB28A    UXTH	R2, R1
0x2090	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x2092	0x4C49    LDR	R4, [PC, #292]
0x2094	0x8824    LDRH	R4, [R4, #0]
0x2096	0xF5B47FF0  CMP	R4, #480
0x209A	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x209C	0x4C47    LDR	R4, [PC, #284]
0x209E	0x8824    LDRH	R4, [R4, #0]
0x20A0	0xF5B47FF0  CMP	R4, #480
0x20A4	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x20A6	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x20A8	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x20AC	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x20B0	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x20B2	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x20B6	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x20BA	0x4C41    LDR	R4, [PC, #260]
0x20BC	0x7824    LDRB	R4, [R4, #0]
0x20BE	0x2C5A    CMP	R4, #90
0x20C0	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x20C2	0xF7FEFAF5  BL	_Is_TFT_Rotated_180+0
0x20C6	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x20C8	0xF1A80501  SUB	R5, R8, #1
0x20CC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x20CE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x20D0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x20D4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x20D6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x20DA	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x20DE	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x20E2	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x20E4	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x20E8	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x20EC	0x1E7D    SUBS	R5, R7, #1
0x20EE	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x20F0	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x20F2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x20F6	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x20F8	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x20FC	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x20FE	0xF7FEFAD7  BL	_Is_TFT_Rotated_180+0
0x2102	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x2104	0xF1A80501  SUB	R5, R8, #1
0x2108	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x210A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x210C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x2110	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2112	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x2116	0x1E7D    SUBS	R5, R7, #1
0x2118	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x211A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x211C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x2120	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2122	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x2126	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2128	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x212C	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x2130	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x2134	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x2138	0x202A    MOVS	R0, #42
0x213A	0x4C22    LDR	R4, [PC, #136]
0x213C	0x6824    LDR	R4, [R4, #0]
0x213E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x2140	0xF8BD4004  LDRH	R4, [SP, #4]
0x2144	0x0A24    LSRS	R4, R4, #8
0x2146	0xB2E0    UXTB	R0, R4
0x2148	0x4C1F    LDR	R4, [PC, #124]
0x214A	0x6824    LDR	R4, [R4, #0]
0x214C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x214E	0xF8BD0004  LDRH	R0, [SP, #4]
0x2152	0x4C1D    LDR	R4, [PC, #116]
0x2154	0x6824    LDR	R4, [R4, #0]
0x2156	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x2158	0xF8BD4006  LDRH	R4, [SP, #6]
0x215C	0x0A24    LSRS	R4, R4, #8
0x215E	0xB2E0    UXTB	R0, R4
0x2160	0x4C19    LDR	R4, [PC, #100]
0x2162	0x6824    LDR	R4, [R4, #0]
0x2164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x2166	0xF8BD0006  LDRH	R0, [SP, #6]
0x216A	0x4C17    LDR	R4, [PC, #92]
0x216C	0x6824    LDR	R4, [R4, #0]
0x216E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2170	0x202B    MOVS	R0, #43
0x2172	0x4C14    LDR	R4, [PC, #80]
0x2174	0x6824    LDR	R4, [R4, #0]
0x2176	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x2178	0xF8BD4008  LDRH	R4, [SP, #8]
0x217C	0x0A24    LSRS	R4, R4, #8
0x217E	0xB2E0    UXTB	R0, R4
0x2180	0x4C11    LDR	R4, [PC, #68]
0x2182	0x6824    LDR	R4, [R4, #0]
0x2184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x2186	0xF8BD0008  LDRH	R0, [SP, #8]
0x218A	0x4C0F    LDR	R4, [PC, #60]
0x218C	0x6824    LDR	R4, [R4, #0]
0x218E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2190	0xF8BD400A  LDRH	R4, [SP, #10]
0x2194	0x0A24    LSRS	R4, R4, #8
0x2196	0xB2E0    UXTB	R0, R4
0x2198	0x4C0B    LDR	R4, [PC, #44]
0x219A	0x6824    LDR	R4, [R4, #0]
0x219C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x219E	0xF8BD000A  LDRH	R0, [SP, #10]
0x21A2	0x4C09    LDR	R4, [PC, #36]
0x21A4	0x6824    LDR	R4, [R4, #0]
0x21A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x21A8	0x202C    MOVS	R0, #44
0x21AA	0x4C06    LDR	R4, [PC, #24]
0x21AC	0x6824    LDR	R4, [R4, #0]
0x21AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x21B0	0xF8DDE000  LDR	LR, [SP, #0]
0x21B4	0xB003    ADD	SP, SP, #12
0x21B6	0x4770    BX	LR
0x21B8	0x003A2000  	_TFT_DISP_WIDTH+0
0x21BC	0x00402000  	_TFT_DISP_HEIGHT+0
0x21C0	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x21C4	0x00702000  	_TFT_Set_Index_Ptr+0
0x21C8	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x21CC	0xB083    SUB	SP, SP, #12
0x21CE	0xF8CDE000  STR	LR, [SP, #0]
0x21D2	0xB29E    UXTH	R6, R3
0x21D4	0xB293    UXTH	R3, R2
0x21D6	0xB28A    UXTH	R2, R1
0x21D8	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x21DA	0x4C51    LDR	R4, [PC, #324]
0x21DC	0x8824    LDRH	R4, [R4, #0]
0x21DE	0xF5B47FF0  CMP	R4, #480
0x21E2	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x21E4	0x4C4F    LDR	R4, [PC, #316]
0x21E6	0x8824    LDRH	R4, [R4, #0]
0x21E8	0xF5B47FF0  CMP	R4, #480
0x21EC	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x21EE	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x21F0	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x21F4	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x21F8	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x21FA	0x4C49    LDR	R4, [PC, #292]
0x21FC	0x8824    LDRH	R4, [R4, #0]
0x21FE	0xF5B47FA0  CMP	R4, #320
0x2202	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x2204	0x4C47    LDR	R4, [PC, #284]
0x2206	0x8824    LDRH	R4, [R4, #0]
0x2208	0xF5B47FA0  CMP	R4, #320
0x220C	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x220E	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x2210	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x2214	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x2218	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x221A	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x221E	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x2220	0x4C41    LDR	R4, [PC, #260]
0x2222	0x7824    LDRB	R4, [R4, #0]
0x2224	0x2C5A    CMP	R4, #90
0x2226	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x2228	0xF7FEFA42  BL	_Is_TFT_Rotated_180+0
0x222C	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x222E	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x2232	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x2236	0x1E7D    SUBS	R5, R7, #1
0x2238	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x223A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x223C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x2240	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2242	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x2246	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2248	0xF1A80501  SUB	R5, R8, #1
0x224C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x224E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2250	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x2254	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2256	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x225A	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x225E	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x2262	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2264	0xF7FEFA24  BL	_Is_TFT_Rotated_180+0
0x2268	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x226A	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x226E	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x2272	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x2276	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x227A	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x227C	0xF1A80501  SUB	R5, R8, #1
0x2280	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2282	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2284	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x2288	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x228A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x228E	0x1E7D    SUBS	R5, R7, #1
0x2290	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x2292	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2294	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x2298	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x229A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x229E	0x202A    MOVS	R0, #42
0x22A0	0x4C22    LDR	R4, [PC, #136]
0x22A2	0x6824    LDR	R4, [R4, #0]
0x22A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x22A6	0xF8BD4004  LDRH	R4, [SP, #4]
0x22AA	0x0A24    LSRS	R4, R4, #8
0x22AC	0xB2E0    UXTB	R0, R4
0x22AE	0x4C20    LDR	R4, [PC, #128]
0x22B0	0x6824    LDR	R4, [R4, #0]
0x22B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x22B4	0xF8BD0004  LDRH	R0, [SP, #4]
0x22B8	0x4C1D    LDR	R4, [PC, #116]
0x22BA	0x6824    LDR	R4, [R4, #0]
0x22BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x22BE	0xF8BD4006  LDRH	R4, [SP, #6]
0x22C2	0x0A24    LSRS	R4, R4, #8
0x22C4	0xB2E0    UXTB	R0, R4
0x22C6	0x4C1A    LDR	R4, [PC, #104]
0x22C8	0x6824    LDR	R4, [R4, #0]
0x22CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x22CC	0xF8BD0006  LDRH	R0, [SP, #6]
0x22D0	0x4C17    LDR	R4, [PC, #92]
0x22D2	0x6824    LDR	R4, [R4, #0]
0x22D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x22D6	0x202B    MOVS	R0, #43
0x22D8	0x4C14    LDR	R4, [PC, #80]
0x22DA	0x6824    LDR	R4, [R4, #0]
0x22DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x22DE	0xF8BD4008  LDRH	R4, [SP, #8]
0x22E2	0x0A24    LSRS	R4, R4, #8
0x22E4	0xB2E0    UXTB	R0, R4
0x22E6	0x4C12    LDR	R4, [PC, #72]
0x22E8	0x6824    LDR	R4, [R4, #0]
0x22EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x22EC	0xF8BD0008  LDRH	R0, [SP, #8]
0x22F0	0x4C0F    LDR	R4, [PC, #60]
0x22F2	0x6824    LDR	R4, [R4, #0]
0x22F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x22F6	0xF8BD400A  LDRH	R4, [SP, #10]
0x22FA	0x0A24    LSRS	R4, R4, #8
0x22FC	0xB2E0    UXTB	R0, R4
0x22FE	0x4C0C    LDR	R4, [PC, #48]
0x2300	0x6824    LDR	R4, [R4, #0]
0x2302	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x2304	0xF8BD000A  LDRH	R0, [SP, #10]
0x2308	0x4C09    LDR	R4, [PC, #36]
0x230A	0x6824    LDR	R4, [R4, #0]
0x230C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x230E	0x202C    MOVS	R0, #44
0x2310	0x4C06    LDR	R4, [PC, #24]
0x2312	0x6824    LDR	R4, [R4, #0]
0x2314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x2316	0xF8DDE000  LDR	LR, [SP, #0]
0x231A	0xB003    ADD	SP, SP, #12
0x231C	0x4770    BX	LR
0x231E	0xBF00    NOP
0x2320	0x003A2000  	_TFT_DISP_WIDTH+0
0x2324	0x00402000  	_TFT_DISP_HEIGHT+0
0x2328	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x232C	0x00702000  	_TFT_Set_Index_Ptr+0
0x2330	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x200C	0xB083    SUB	SP, SP, #12
0x200E	0xF8CDE000  STR	LR, [SP, #0]
0x2012	0xF8AD0004  STRH	R0, [SP, #4]
0x2016	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x201A	0x2002    MOVS	R0, #2
0x201C	0x4C17    LDR	R4, [PC, #92]
0x201E	0x6824    LDR	R4, [R4, #0]
0x2020	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x2022	0xF8BD2004  LDRH	R2, [SP, #4]
0x2026	0x0A14    LSRS	R4, R2, #8
0x2028	0xB2E0    UXTB	R0, R4
0x202A	0x4C15    LDR	R4, [PC, #84]
0x202C	0x6824    LDR	R4, [R4, #0]
0x202E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x2030	0x2003    MOVS	R0, #3
0x2032	0x4C12    LDR	R4, [PC, #72]
0x2034	0x6824    LDR	R4, [R4, #0]
0x2036	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x2038	0xF8BD0004  LDRH	R0, [SP, #4]
0x203C	0x4C10    LDR	R4, [PC, #64]
0x203E	0x6824    LDR	R4, [R4, #0]
0x2040	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x2042	0x2006    MOVS	R0, #6
0x2044	0x4C0D    LDR	R4, [PC, #52]
0x2046	0x6824    LDR	R4, [R4, #0]
0x2048	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x204A	0xF8BD2008  LDRH	R2, [SP, #8]
0x204E	0x0A14    LSRS	R4, R2, #8
0x2050	0xB2E0    UXTB	R0, R4
0x2052	0x4C0B    LDR	R4, [PC, #44]
0x2054	0x6824    LDR	R4, [R4, #0]
0x2056	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x2058	0x2007    MOVS	R0, #7
0x205A	0x4C08    LDR	R4, [PC, #32]
0x205C	0x6824    LDR	R4, [R4, #0]
0x205E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x2060	0xF8BD0008  LDRH	R0, [SP, #8]
0x2064	0x4C06    LDR	R4, [PC, #24]
0x2066	0x6824    LDR	R4, [R4, #0]
0x2068	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x206A	0x2022    MOVS	R0, #34
0x206C	0x4C03    LDR	R4, [PC, #12]
0x206E	0x6824    LDR	R4, [R4, #0]
0x2070	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x2072	0xF8DDE000  LDR	LR, [SP, #0]
0x2076	0xB003    ADD	SP, SP, #12
0x2078	0x4770    BX	LR
0x207A	0xBF00    NOP
0x207C	0x00702000  	_TFT_Set_Index_Ptr+0
0x2080	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x1E68	0xB083    SUB	SP, SP, #12
0x1E6A	0xF8CDE000  STR	LR, [SP, #0]
0x1E6E	0xF8AD0004  STRH	R0, [SP, #4]
0x1E72	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x1E76	0x202A    MOVS	R0, #42
0x1E78	0x4C13    LDR	R4, [PC, #76]
0x1E7A	0x6824    LDR	R4, [R4, #0]
0x1E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x1E7E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1E82	0x0A14    LSRS	R4, R2, #8
0x1E84	0xB2E0    UXTB	R0, R4
0x1E86	0x4C11    LDR	R4, [PC, #68]
0x1E88	0x6824    LDR	R4, [R4, #0]
0x1E8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x1E8C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1E90	0x4C0E    LDR	R4, [PC, #56]
0x1E92	0x6824    LDR	R4, [R4, #0]
0x1E94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x1E96	0x202B    MOVS	R0, #43
0x1E98	0x4C0B    LDR	R4, [PC, #44]
0x1E9A	0x6824    LDR	R4, [R4, #0]
0x1E9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x1E9E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1EA2	0x0A14    LSRS	R4, R2, #8
0x1EA4	0xB2E0    UXTB	R0, R4
0x1EA6	0x4C09    LDR	R4, [PC, #36]
0x1EA8	0x6824    LDR	R4, [R4, #0]
0x1EAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x1EAC	0xF8BD0008  LDRH	R0, [SP, #8]
0x1EB0	0x4C06    LDR	R4, [PC, #24]
0x1EB2	0x6824    LDR	R4, [R4, #0]
0x1EB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x1EB6	0x202C    MOVS	R0, #44
0x1EB8	0x4C03    LDR	R4, [PC, #12]
0x1EBA	0x6824    LDR	R4, [R4, #0]
0x1EBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1EBE	0xF8DDE000  LDR	LR, [SP, #0]
0x1EC2	0xB003    ADD	SP, SP, #12
0x1EC4	0x4770    BX	LR
0x1EC6	0xBF00    NOP
0x1EC8	0x00702000  	_TFT_Set_Index_Ptr+0
0x1ECC	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1ED0	0xB083    SUB	SP, SP, #12
0x1ED2	0xF8CDE000  STR	LR, [SP, #0]
0x1ED6	0xF8AD0004  STRH	R0, [SP, #4]
0x1EDA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x1EDE	0x4A2E    LDR	R2, [PC, #184]
0x1EE0	0x7812    LDRB	R2, [R2, #0]
0x1EE2	0x2A5A    CMP	R2, #90
0x1EE4	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x1EE6	0x2002    MOVS	R0, #2
0x1EE8	0x4C2C    LDR	R4, [PC, #176]
0x1EEA	0x6824    LDR	R4, [R4, #0]
0x1EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x1EEE	0xF8BD2004  LDRH	R2, [SP, #4]
0x1EF2	0x0A14    LSRS	R4, R2, #8
0x1EF4	0xB2E0    UXTB	R0, R4
0x1EF6	0x4C2A    LDR	R4, [PC, #168]
0x1EF8	0x6824    LDR	R4, [R4, #0]
0x1EFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x1EFC	0x2003    MOVS	R0, #3
0x1EFE	0x4C27    LDR	R4, [PC, #156]
0x1F00	0x6824    LDR	R4, [R4, #0]
0x1F02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x1F04	0xF8BD0004  LDRH	R0, [SP, #4]
0x1F08	0x4C25    LDR	R4, [PC, #148]
0x1F0A	0x6824    LDR	R4, [R4, #0]
0x1F0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x1F0E	0x2006    MOVS	R0, #6
0x1F10	0x4C22    LDR	R4, [PC, #136]
0x1F12	0x6824    LDR	R4, [R4, #0]
0x1F14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x1F16	0xF8BD2008  LDRH	R2, [SP, #8]
0x1F1A	0x0A14    LSRS	R4, R2, #8
0x1F1C	0xB2E0    UXTB	R0, R4
0x1F1E	0x4C20    LDR	R4, [PC, #128]
0x1F20	0x6824    LDR	R4, [R4, #0]
0x1F22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x1F24	0x2007    MOVS	R0, #7
0x1F26	0x4C1D    LDR	R4, [PC, #116]
0x1F28	0x6824    LDR	R4, [R4, #0]
0x1F2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x1F2C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F30	0x4C1B    LDR	R4, [PC, #108]
0x1F32	0x6824    LDR	R4, [R4, #0]
0x1F34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x1F36	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x1F38	0x2002    MOVS	R0, #2
0x1F3A	0x4C18    LDR	R4, [PC, #96]
0x1F3C	0x6824    LDR	R4, [R4, #0]
0x1F3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x1F40	0xF8BD2008  LDRH	R2, [SP, #8]
0x1F44	0x0A14    LSRS	R4, R2, #8
0x1F46	0xB2E0    UXTB	R0, R4
0x1F48	0x4C15    LDR	R4, [PC, #84]
0x1F4A	0x6824    LDR	R4, [R4, #0]
0x1F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1F4E	0x2003    MOVS	R0, #3
0x1F50	0x4C12    LDR	R4, [PC, #72]
0x1F52	0x6824    LDR	R4, [R4, #0]
0x1F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x1F56	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F5A	0x4C11    LDR	R4, [PC, #68]
0x1F5C	0x6824    LDR	R4, [R4, #0]
0x1F5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1F60	0x2006    MOVS	R0, #6
0x1F62	0x4C0E    LDR	R4, [PC, #56]
0x1F64	0x6824    LDR	R4, [R4, #0]
0x1F66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1F68	0xF8BD2004  LDRH	R2, [SP, #4]
0x1F6C	0x0A14    LSRS	R4, R2, #8
0x1F6E	0xB2E0    UXTB	R0, R4
0x1F70	0x4C0B    LDR	R4, [PC, #44]
0x1F72	0x6824    LDR	R4, [R4, #0]
0x1F74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x1F76	0x2007    MOVS	R0, #7
0x1F78	0x4C08    LDR	R4, [PC, #32]
0x1F7A	0x6824    LDR	R4, [R4, #0]
0x1F7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1F7E	0xF8BD0004  LDRH	R0, [SP, #4]
0x1F82	0x4C07    LDR	R4, [PC, #28]
0x1F84	0x6824    LDR	R4, [R4, #0]
0x1F86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1F88	0x2022    MOVS	R0, #34
0x1F8A	0x4C04    LDR	R4, [PC, #16]
0x1F8C	0x6824    LDR	R4, [R4, #0]
0x1F8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1F90	0xF8DDE000  LDR	LR, [SP, #0]
0x1F94	0xB003    ADD	SP, SP, #12
0x1F96	0x4770    BX	LR
0x1F98	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1F9C	0x00702000  	_TFT_Set_Index_Ptr+0
0x1FA0	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1FA4	0xB083    SUB	SP, SP, #12
0x1FA6	0xF8CDE000  STR	LR, [SP, #0]
0x1FAA	0xF8AD0004  STRH	R0, [SP, #4]
0x1FAE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x1FB2	0x202A    MOVS	R0, #42
0x1FB4	0x4C13    LDR	R4, [PC, #76]
0x1FB6	0x6824    LDR	R4, [R4, #0]
0x1FB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x1FBA	0xF8BD2004  LDRH	R2, [SP, #4]
0x1FBE	0x0A14    LSRS	R4, R2, #8
0x1FC0	0xB2E0    UXTB	R0, R4
0x1FC2	0x4C11    LDR	R4, [PC, #68]
0x1FC4	0x6824    LDR	R4, [R4, #0]
0x1FC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x1FC8	0xF8BD0004  LDRH	R0, [SP, #4]
0x1FCC	0x4C0E    LDR	R4, [PC, #56]
0x1FCE	0x6824    LDR	R4, [R4, #0]
0x1FD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x1FD2	0x202B    MOVS	R0, #43
0x1FD4	0x4C0B    LDR	R4, [PC, #44]
0x1FD6	0x6824    LDR	R4, [R4, #0]
0x1FD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x1FDA	0xF8BD2008  LDRH	R2, [SP, #8]
0x1FDE	0x0A14    LSRS	R4, R2, #8
0x1FE0	0xB2E0    UXTB	R0, R4
0x1FE2	0x4C09    LDR	R4, [PC, #36]
0x1FE4	0x6824    LDR	R4, [R4, #0]
0x1FE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x1FE8	0xF8BD0008  LDRH	R0, [SP, #8]
0x1FEC	0x4C06    LDR	R4, [PC, #24]
0x1FEE	0x6824    LDR	R4, [R4, #0]
0x1FF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x1FF2	0x202C    MOVS	R0, #44
0x1FF4	0x4C03    LDR	R4, [PC, #12]
0x1FF6	0x6824    LDR	R4, [R4, #0]
0x1FF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x1FFA	0xF8DDE000  LDR	LR, [SP, #0]
0x1FFE	0xB003    ADD	SP, SP, #12
0x2000	0x4770    BX	LR
0x2002	0xBF00    NOP
0x2004	0x00702000  	_TFT_Set_Index_Ptr+0
0x2008	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x1B8C	0xB083    SUB	SP, SP, #12
0x1B8E	0xF8CDE000  STR	LR, [SP, #0]
0x1B92	0xF8AD0004  STRH	R0, [SP, #4]
0x1B96	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x1B9A	0x202A    MOVS	R0, #42
0x1B9C	0x4C13    LDR	R4, [PC, #76]
0x1B9E	0x6824    LDR	R4, [R4, #0]
0x1BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x1BA2	0xF8BD2004  LDRH	R2, [SP, #4]
0x1BA6	0x0A14    LSRS	R4, R2, #8
0x1BA8	0xB2E0    UXTB	R0, R4
0x1BAA	0x4C11    LDR	R4, [PC, #68]
0x1BAC	0x6824    LDR	R4, [R4, #0]
0x1BAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x1BB0	0xF8BD0004  LDRH	R0, [SP, #4]
0x1BB4	0x4C0E    LDR	R4, [PC, #56]
0x1BB6	0x6824    LDR	R4, [R4, #0]
0x1BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x1BBA	0x202B    MOVS	R0, #43
0x1BBC	0x4C0B    LDR	R4, [PC, #44]
0x1BBE	0x6824    LDR	R4, [R4, #0]
0x1BC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x1BC2	0xF8BD2008  LDRH	R2, [SP, #8]
0x1BC6	0x0A14    LSRS	R4, R2, #8
0x1BC8	0xB2E0    UXTB	R0, R4
0x1BCA	0x4C09    LDR	R4, [PC, #36]
0x1BCC	0x6824    LDR	R4, [R4, #0]
0x1BCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x1BD0	0xF8BD0008  LDRH	R0, [SP, #8]
0x1BD4	0x4C06    LDR	R4, [PC, #24]
0x1BD6	0x6824    LDR	R4, [R4, #0]
0x1BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x1BDA	0x202C    MOVS	R0, #44
0x1BDC	0x4C03    LDR	R4, [PC, #12]
0x1BDE	0x6824    LDR	R4, [R4, #0]
0x1BE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x1BE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1BE6	0xB003    ADD	SP, SP, #12
0x1BE8	0x4770    BX	LR
0x1BEA	0xBF00    NOP
0x1BEC	0x00702000  	_TFT_Set_Index_Ptr+0
0x1BF0	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x18F8	0xB083    SUB	SP, SP, #12
0x18FA	0xF8CDE000  STR	LR, [SP, #0]
0x18FE	0xF8AD0004  STRH	R0, [SP, #4]
0x1902	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x1906	0x202A    MOVS	R0, #42
0x1908	0x4C13    LDR	R4, [PC, #76]
0x190A	0x6824    LDR	R4, [R4, #0]
0x190C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x190E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1912	0x0A14    LSRS	R4, R2, #8
0x1914	0xB2E0    UXTB	R0, R4
0x1916	0x4C11    LDR	R4, [PC, #68]
0x1918	0x6824    LDR	R4, [R4, #0]
0x191A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x191C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1920	0x4C0E    LDR	R4, [PC, #56]
0x1922	0x6824    LDR	R4, [R4, #0]
0x1924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x1926	0x202B    MOVS	R0, #43
0x1928	0x4C0B    LDR	R4, [PC, #44]
0x192A	0x6824    LDR	R4, [R4, #0]
0x192C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x192E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1932	0x0A14    LSRS	R4, R2, #8
0x1934	0xB2E0    UXTB	R0, R4
0x1936	0x4C09    LDR	R4, [PC, #36]
0x1938	0x6824    LDR	R4, [R4, #0]
0x193A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x193C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1940	0x4C06    LDR	R4, [PC, #24]
0x1942	0x6824    LDR	R4, [R4, #0]
0x1944	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x1946	0x202C    MOVS	R0, #44
0x1948	0x4C03    LDR	R4, [PC, #12]
0x194A	0x6824    LDR	R4, [R4, #0]
0x194C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x194E	0xF8DDE000  LDR	LR, [SP, #0]
0x1952	0xB003    ADD	SP, SP, #12
0x1954	0x4770    BX	LR
0x1956	0xBF00    NOP
0x1958	0x00702000  	_TFT_Set_Index_Ptr+0
0x195C	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1890	0xB083    SUB	SP, SP, #12
0x1892	0xF8CDE000  STR	LR, [SP, #0]
0x1896	0xF8AD0004  STRH	R0, [SP, #4]
0x189A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x189E	0x202A    MOVS	R0, #42
0x18A0	0x4C13    LDR	R4, [PC, #76]
0x18A2	0x6824    LDR	R4, [R4, #0]
0x18A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x18A6	0xF8BD2004  LDRH	R2, [SP, #4]
0x18AA	0x0A14    LSRS	R4, R2, #8
0x18AC	0xB2E0    UXTB	R0, R4
0x18AE	0x4C11    LDR	R4, [PC, #68]
0x18B0	0x6824    LDR	R4, [R4, #0]
0x18B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x18B4	0xF8BD0004  LDRH	R0, [SP, #4]
0x18B8	0x4C0E    LDR	R4, [PC, #56]
0x18BA	0x6824    LDR	R4, [R4, #0]
0x18BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x18BE	0x202B    MOVS	R0, #43
0x18C0	0x4C0B    LDR	R4, [PC, #44]
0x18C2	0x6824    LDR	R4, [R4, #0]
0x18C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x18C6	0xF8BD2008  LDRH	R2, [SP, #8]
0x18CA	0x0A14    LSRS	R4, R2, #8
0x18CC	0xB2E0    UXTB	R0, R4
0x18CE	0x4C09    LDR	R4, [PC, #36]
0x18D0	0x6824    LDR	R4, [R4, #0]
0x18D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x18D4	0xF8BD0008  LDRH	R0, [SP, #8]
0x18D8	0x4C06    LDR	R4, [PC, #24]
0x18DA	0x6824    LDR	R4, [R4, #0]
0x18DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x18DE	0x202C    MOVS	R0, #44
0x18E0	0x4C03    LDR	R4, [PC, #12]
0x18E2	0x6824    LDR	R4, [R4, #0]
0x18E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x18E6	0xF8DDE000  LDR	LR, [SP, #0]
0x18EA	0xB003    ADD	SP, SP, #12
0x18EC	0x4770    BX	LR
0x18EE	0xBF00    NOP
0x18F0	0x00702000  	_TFT_Set_Index_Ptr+0
0x18F4	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x198C	0xB082    SUB	SP, SP, #8
0x198E	0xF8CDE000  STR	LR, [SP, #0]
0x1992	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x1996	0x2201    MOVS	R2, #1
0x1998	0xB252    SXTB	R2, R2
0x199A	0x4911    LDR	R1, [PC, #68]
0x199C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x199E	0xA901    ADD	R1, SP, #4
0x19A0	0x1C49    ADDS	R1, R1, #1
0x19A2	0x7809    LDRB	R1, [R1, #0]
0x19A4	0xB2C8    UXTB	R0, R1
0x19A6	0xF7FEFBDF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x19AA	0x2200    MOVS	R2, #0
0x19AC	0xB252    SXTB	R2, R2
0x19AE	0x490D    LDR	R1, [PC, #52]
0x19B0	0x600A    STR	R2, [R1, #0]
0x19B2	0xBF00    NOP
0x19B4	0x2201    MOVS	R2, #1
0x19B6	0xB252    SXTB	R2, R2
0x19B8	0x490A    LDR	R1, [PC, #40]
0x19BA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x19BC	0xA901    ADD	R1, SP, #4
0x19BE	0x7809    LDRB	R1, [R1, #0]
0x19C0	0xB2C8    UXTB	R0, R1
0x19C2	0xF7FEFBD1  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x19C6	0x2200    MOVS	R2, #0
0x19C8	0xB252    SXTB	R2, R2
0x19CA	0x4906    LDR	R1, [PC, #24]
0x19CC	0x600A    STR	R2, [R1, #0]
0x19CE	0xBF00    NOP
0x19D0	0x2201    MOVS	R2, #1
0x19D2	0xB252    SXTB	R2, R2
0x19D4	0x4903    LDR	R1, [PC, #12]
0x19D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x19D8	0xF8DDE000  LDR	LR, [SP, #0]
0x19DC	0xB002    ADD	SP, SP, #8
0x19DE	0x4770    BX	LR
0x19E0	0x01B04223  	TFT_RS+0
0x19E4	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x1960	0x2201    MOVS	R2, #1
0x1962	0xB252    SXTB	R2, R2
0x1964	0x4906    LDR	R1, [PC, #24]
0x1966	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x1968	0x4906    LDR	R1, [PC, #24]
0x196A	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x196C	0x2200    MOVS	R2, #0
0x196E	0xB252    SXTB	R2, R2
0x1970	0x4905    LDR	R1, [PC, #20]
0x1972	0x600A    STR	R2, [R1, #0]
0x1974	0xBF00    NOP
0x1976	0x2201    MOVS	R2, #1
0x1978	0xB252    SXTB	R2, R2
0x197A	0x4903    LDR	R1, [PC, #12]
0x197C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x197E	0x4770    BX	LR
0x1980	0x01B04223  	TFT_RS+0
0x1984	0x180C4001  	TFT_DataPort+0
0x1988	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1804	0xB081    SUB	SP, SP, #4
0x1806	0xF8CDE000  STR	LR, [SP, #0]
0x180A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x180C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x180E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x1810	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1812	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1814	0x09E1    LSRS	R1, R4, #7
0x1816	0xB2C9    UXTB	R1, R1
0x1818	0x2901    CMP	R1, #1
0x181A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x181C	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x181E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x1820	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1822	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1824	0xF7FEFE12  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x1828	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x182A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x182C	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x182E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x1830	0x09E1    LSRS	R1, R4, #7
0x1832	0xB2C9    UXTB	R1, R1
0x1834	0x2901    CMP	R1, #1
0x1836	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x1838	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x183A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x183C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x183E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1840	0xF7FEFE04  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x1844	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1846	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1848	0x09D9    LSRS	R1, R3, #7
0x184A	0xB2C9    UXTB	R1, R1
0x184C	0x2901    CMP	R1, #1
0x184E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x1850	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1852	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x1854	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1856	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1858	0xF7FEFDF8  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x185C	0xF8DDE000  LDR	LR, [SP, #0]
0x1860	0xB001    ADD	SP, SP, #4
0x1862	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x1880	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x1882	0x4802    LDR	R0, [PC, #8]
0x1884	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x1886	0xB001    ADD	SP, SP, #4
0x1888	0x4770    BX	LR
0x188A	0xBF00    NOP
0x188C	0x00002000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
P7_final_project_driver_InitializeObjects:
;P7_final_project_driver.c, 92 :: 		static void InitializeObjects() {
;P7_final_project_driver.c, 93 :: 		Screen1.Color                     = 0x5AEB;
0x2704	0xF64521EB  MOVW	R1, #23275
0x2708	0x4806    LDR	R0, [PC, #24]
0x270A	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 94 :: 		Screen1.Width                     = 320;
0x270C	0xF2401140  MOVW	R1, #320
0x2710	0x4805    LDR	R0, [PC, #20]
0x2712	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 95 :: 		Screen1.Height                    = 240;
0x2714	0x21F0    MOVS	R1, #240
0x2716	0x4805    LDR	R0, [PC, #20]
0x2718	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 96 :: 		Screen1.ObjectsCount              = 0;
0x271A	0x2100    MOVS	R1, #0
0x271C	0x4804    LDR	R0, [PC, #16]
0x271E	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 98 :: 		}
L_end_InitializeObjects:
0x2720	0x4770    BX	LR
0x2722	0xBF00    NOP
0x2724	0x001C2000  	_Screen1+0
0x2728	0x001E2000  	_Screen1+2
0x272C	0x00202000  	_Screen1+4
0x2730	0x00222000  	_Screen1+6
; end of P7_final_project_driver_InitializeObjects
_DrawScreen:
;P7_final_project_driver.c, 111 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x2808	0xB082    SUB	SP, SP, #8
0x280A	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;P7_final_project_driver.c, 115 :: 		object_pressed = 0;
0x280E	0x2200    MOVS	R2, #0
0x2810	0x4933    LDR	R1, [PC, #204]
0x2812	0x700A    STRB	R2, [R1, #0]
;P7_final_project_driver.c, 116 :: 		order = 0;
0x2814	0x2100    MOVS	R1, #0
0x2816	0xF8AD1004  STRH	R1, [SP, #4]
;P7_final_project_driver.c, 117 :: 		CurrentScreen = aScreen;
0x281A	0x4932    LDR	R1, [PC, #200]
0x281C	0x6008    STR	R0, [R1, #0]
;P7_final_project_driver.c, 119 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x281E	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x2820	0x880A    LDRH	R2, [R1, #0]
0x2822	0x4931    LDR	R1, [PC, #196]
0x2824	0x8809    LDRH	R1, [R1, #0]
0x2826	0x4291    CMP	R1, R2
0x2828	0xD108    BNE	L__DrawScreen33
0x282A	0x492E    LDR	R1, [PC, #184]
0x282C	0x6809    LDR	R1, [R1, #0]
0x282E	0x1D09    ADDS	R1, R1, #4
0x2830	0x880A    LDRH	R2, [R1, #0]
0x2832	0x492E    LDR	R1, [PC, #184]
0x2834	0x8809    LDRH	R1, [R1, #0]
0x2836	0x4291    CMP	R1, R2
0x2838	0xD100    BNE	L__DrawScreen32
0x283A	0xE03E    B	L_DrawScreen12
L__DrawScreen33:
L__DrawScreen32:
;P7_final_project_driver.c, 120 :: 		save_bled = TFT_BLED;
0x283C	0x4A2C    LDR	R2, [PC, #176]
0x283E	0x6811    LDR	R1, [R2, #0]
0x2840	0xF88D1006  STRB	R1, [SP, #6]
;P7_final_project_driver.c, 121 :: 		TFT_BLED           = 0;
0x2844	0x2100    MOVS	R1, #0
0x2846	0xB249    SXTB	R1, R1
0x2848	0x6011    STR	R1, [R2, #0]
;P7_final_project_driver.c, 122 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x284A	0x4B26    LDR	R3, [PC, #152]
0x284C	0x6819    LDR	R1, [R3, #0]
0x284E	0x1D09    ADDS	R1, R1, #4
0x2850	0x8809    LDRH	R1, [R1, #0]
0x2852	0xB28A    UXTH	R2, R1
0x2854	0x4619    MOV	R1, R3
0x2856	0x6809    LDR	R1, [R1, #0]
0x2858	0x1C89    ADDS	R1, R1, #2
0x285A	0x8809    LDRH	R1, [R1, #0]
0x285C	0xB288    UXTH	R0, R1
0x285E	0xB291    UXTH	R1, R2
0x2860	0xF7FFFA5C  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 123 :: 		TP_TFT_Init(CurrentScreen->Width, CurrentScreen->Height, 8, 9);                                  // Initialize touch panel
0x2864	0x4B1F    LDR	R3, [PC, #124]
0x2866	0x6819    LDR	R1, [R3, #0]
0x2868	0x1D09    ADDS	R1, R1, #4
0x286A	0x8809    LDRH	R1, [R1, #0]
0x286C	0xB28A    UXTH	R2, R1
0x286E	0x4619    MOV	R1, R3
0x2870	0x6809    LDR	R1, [R1, #0]
0x2872	0x1C89    ADDS	R1, R1, #2
0x2874	0x8809    LDRH	R1, [R1, #0]
0x2876	0x2309    MOVS	R3, #9
0x2878	0xB288    UXTH	R0, R1
0x287A	0xB291    UXTH	R1, R2
0x287C	0x2208    MOVS	R2, #8
0x287E	0xF7FFF9C7  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 124 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x2882	0xF24050DC  MOVW	R0, #1500
0x2886	0xB200    SXTH	R0, R0
0x2888	0xF7FFFA38  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 125 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x288C	0x4915    LDR	R1, [PC, #84]
0x288E	0x6809    LDR	R1, [R1, #0]
0x2890	0x8809    LDRH	R1, [R1, #0]
0x2892	0xB288    UXTH	R0, R1
0x2894	0xF7FFFEEE  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 126 :: 		display_width = CurrentScreen->Width;
0x2898	0x4B12    LDR	R3, [PC, #72]
0x289A	0x6819    LDR	R1, [R3, #0]
0x289C	0x1C89    ADDS	R1, R1, #2
0x289E	0x880A    LDRH	R2, [R1, #0]
0x28A0	0x4911    LDR	R1, [PC, #68]
0x28A2	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 127 :: 		display_height = CurrentScreen->Height;
0x28A4	0x4619    MOV	R1, R3
0x28A6	0x6809    LDR	R1, [R1, #0]
0x28A8	0x1D09    ADDS	R1, R1, #4
0x28AA	0x880A    LDRH	R2, [R1, #0]
0x28AC	0x490F    LDR	R1, [PC, #60]
0x28AE	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 128 :: 		TFT_BLED           = save_bled;
0x28B0	0xF89D2006  LDRB	R2, [SP, #6]
0x28B4	0x490E    LDR	R1, [PC, #56]
0x28B6	0x600A    STR	R2, [R1, #0]
;P7_final_project_driver.c, 129 :: 		}
0x28B8	0xE005    B	L_DrawScreen13
L_DrawScreen12:
;P7_final_project_driver.c, 131 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x28BA	0x490A    LDR	R1, [PC, #40]
0x28BC	0x6809    LDR	R1, [R1, #0]
0x28BE	0x8809    LDRH	R1, [R1, #0]
0x28C0	0xB288    UXTH	R0, R1
0x28C2	0xF7FFFED7  BL	_TFT_Fill_Screen+0
L_DrawScreen13:
;P7_final_project_driver.c, 134 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen14:
0x28C6	0x4907    LDR	R1, [PC, #28]
0x28C8	0x6809    LDR	R1, [R1, #0]
0x28CA	0x1D89    ADDS	R1, R1, #6
0x28CC	0x880A    LDRH	R2, [R1, #0]
0x28CE	0xF8BD1004  LDRH	R1, [SP, #4]
0x28D2	0x4291    CMP	R1, R2
0x28D4	0xD200    BCS	L_DrawScreen15
;P7_final_project_driver.c, 135 :: 		}
0x28D6	0xE7F6    B	L_DrawScreen14
L_DrawScreen15:
;P7_final_project_driver.c, 136 :: 		}
L_end_DrawScreen:
0x28D8	0xF8DDE000  LDR	LR, [SP, #0]
0x28DC	0xB002    ADD	SP, SP, #8
0x28DE	0x4770    BX	LR
0x28E0	0x00122000  	_object_pressed+0
0x28E4	0x00142000  	_CurrentScreen+0
0x28E8	0x00182000  	_display_width+0
0x28EC	0x001A2000  	_display_height+0
0x28F0	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_load_intro_screen:
;cp_screens.h, 13 :: 		void load_intro_screen() {
0x29B0	0xB081    SUB	SP, SP, #4
0x29B2	0xF8CDE000  STR	LR, [SP, #0]
;cp_screens.h, 14 :: 		cp_intro_screen(35, 115);
0x29B6	0x2173    MOVS	R1, #115
0x29B8	0x2023    MOVS	R0, #35
0x29BA	0xF7FFFEFF  BL	_cp_intro_screen+0
;cp_screens.h, 16 :: 		while (GPIOC_IDR.B13 != 0 ) {
L_load_intro_screen0:
0x29BE	0x4804    LDR	R0, [PC, #16]
0x29C0	0x6800    LDR	R0, [R0, #0]
0x29C2	0xB100    CBZ	R0, L_load_intro_screen1
;cp_screens.h, 18 :: 		}
0x29C4	0xE7FB    B	L_load_intro_screen0
L_load_intro_screen1:
;cp_screens.h, 19 :: 		}
L_end_load_intro_screen:
0x29C6	0xF8DDE000  LDR	LR, [SP, #0]
0x29CA	0xB001    ADD	SP, SP, #4
0x29CC	0x4770    BX	LR
0x29CE	0xBF00    NOP
0x29D0	0x01344222  	GPIOC_IDR+0
; end of _load_intro_screen
_cp_intro_screen:
;cp_screens.h, 21 :: 		void cp_intro_screen(uint32_t x_axis, uint32_t y_axis) {
0x27BC	0xB08E    SUB	SP, SP, #56
0x27BE	0xF8CDE000  STR	LR, [SP, #0]
0x27C2	0x900C    STR	R0, [SP, #48]
0x27C4	0x910D    STR	R1, [SP, #52]
;cp_screens.h, 22 :: 		uint8_t intro_msg[] = "Hello Please press Joystick down \nto start";
0x27C6	0xF10D0B04  ADD	R11, SP, #4
0x27CA	0xF10B0A2B  ADD	R10, R11, #43
0x27CE	0xF8DFC030  LDR	R12, [PC, #48]
0x27D2	0xF000F8AD  BL	___CC2DW+0
;cp_screens.h, 25 :: 		TFT_Set_Font(TFT_defaultFont, CL_GRAY, FO_HORIZONTAL );
0x27D6	0x2200    MOVS	R2, #0
0x27D8	0xF2484110  MOVW	R1, #33808
0x27DC	0x4809    LDR	R0, [PC, #36]
0x27DE	0xF7FFF95D  BL	_TFT_Set_Font+0
;cp_screens.h, 28 :: 		TFT_Fill_Screen(CL_BLACK);
0x27E2	0xF2400000  MOVW	R0, #0
0x27E6	0xF7FFFF45  BL	_TFT_Fill_Screen+0
;cp_screens.h, 29 :: 		TFT_Write_Text(&intro_msg, x_axis, y_axis);
0x27EA	0xAA01    ADD	R2, SP, #4
0x27EC	0x990C    LDR	R1, [SP, #48]
0x27EE	0x4610    MOV	R0, R2
0x27F0	0x9A0D    LDR	R2, [SP, #52]
0x27F2	0xF7FFF8F9  BL	_TFT_Write_Text+0
;cp_screens.h, 32 :: 		}
L_end_cp_intro_screen:
0x27F6	0xF8DDE000  LDR	LR, [SP, #0]
0x27FA	0xB00E    ADD	SP, SP, #56
0x27FC	0x4770    BX	LR
0x27FE	0xBF00    NOP
0x2800	0x35000000  	?ICScp_intro_screen_intro_msg_L0+0
0x2804	0x2C880000  	_TFT_defaultFont+0
; end of _cp_intro_screen
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x1A9C	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x1A9E	0x4B12    LDR	R3, [PC, #72]
0x1AA0	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x1AA2	0x1C83    ADDS	R3, R0, #2
0x1AA4	0x781C    LDRB	R4, [R3, #0]
0x1AA6	0x1CC3    ADDS	R3, R0, #3
0x1AA8	0x781B    LDRB	R3, [R3, #0]
0x1AAA	0x021B    LSLS	R3, R3, #8
0x1AAC	0xB29B    UXTH	R3, R3
0x1AAE	0x18E4    ADDS	R4, R4, R3
0x1AB0	0x4B0E    LDR	R3, [PC, #56]
0x1AB2	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x1AB4	0x1D03    ADDS	R3, R0, #4
0x1AB6	0x781C    LDRB	R4, [R3, #0]
0x1AB8	0x1D43    ADDS	R3, R0, #5
0x1ABA	0x781B    LDRB	R3, [R3, #0]
0x1ABC	0x021B    LSLS	R3, R3, #8
0x1ABE	0xB29B    UXTH	R3, R3
0x1AC0	0x18E4    ADDS	R4, R4, R3
0x1AC2	0x4B0B    LDR	R3, [PC, #44]
0x1AC4	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x1AC6	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x1AC8	0x781C    LDRB	R4, [R3, #0]
0x1ACA	0x4B0A    LDR	R3, [PC, #40]
0x1ACC	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x1ACE	0x4B0A    LDR	R3, [PC, #40]
0x1AD0	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x1AD2	0x4B0A    LDR	R3, [PC, #40]
0x1AD4	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x1AD6	0x2401    MOVS	R4, #1
0x1AD8	0x4B09    LDR	R3, [PC, #36]
0x1ADA	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x1ADC	0x2400    MOVS	R4, #0
0x1ADE	0x4B09    LDR	R3, [PC, #36]
0x1AE0	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x1AE2	0xB001    ADD	SP, SP, #4
0x1AE4	0x4770    BX	LR
0x1AE6	0xBF00    NOP
0x1AE8	0x00542000  	__Lib_TFT__font+0
0x1AEC	0x00422000  	__Lib_TFT__fontFirstChar+0
0x1AF0	0x00502000  	__Lib_TFT__fontLastChar+0
0x1AF4	0x005A2000  	__Lib_TFT__fontHeight+0
0x1AF8	0x005E2000  	__Lib_TFT_FontColor+0
0x1AFC	0x00522000  	__Lib_TFT_FontOrientation+0
0x1B00	0x00012000  	__Lib_TFT_FontInitialized+0
0x1B04	0x00532000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x19E8	0xB083    SUB	SP, SP, #12
0x19EA	0xF8CDE000  STR	LR, [SP, #0]
0x19EE	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x19F0	0x4B1C    LDR	R3, [PC, #112]
0x19F2	0x881B    LDRH	R3, [R3, #0]
0x19F4	0x4299    CMP	R1, R3
0x19F6	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x19F8	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x19FA	0x4B1B    LDR	R3, [PC, #108]
0x19FC	0x881B    LDRH	R3, [R3, #0]
0x19FE	0x429A    CMP	R2, R3
0x1A00	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x1A02	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1A04	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x1A06	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x1A0A	0xB288    UXTH	R0, R1
0x1A0C	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x1A0E	0xF7FFFECD  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x1A12	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x1A16	0x9B02    LDR	R3, [SP, #8]
0x1A18	0x181B    ADDS	R3, R3, R0
0x1A1A	0x781B    LDRB	R3, [R3, #0]
0x1A1C	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x1A1E	0x4B13    LDR	R3, [PC, #76]
0x1A20	0x781B    LDRB	R3, [R3, #0]
0x1A22	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x1A24	0x9B02    LDR	R3, [SP, #8]
0x1A26	0x181B    ADDS	R3, R3, R0
0x1A28	0x781B    LDRB	R3, [R3, #0]
0x1A2A	0xF8AD0004  STRH	R0, [SP, #4]
0x1A2E	0xB298    UXTH	R0, R3
0x1A30	0xF7FFF8CE  BL	__Lib_TFT__TFT_Write_Char_E+0
0x1A34	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A38	0x1C41    ADDS	R1, R0, #1
0x1A3A	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x1A3C	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x1A3E	0x9B02    LDR	R3, [SP, #8]
0x1A40	0x181B    ADDS	R3, R3, R0
0x1A42	0x781B    LDRB	R3, [R3, #0]
0x1A44	0xF8AD0004  STRH	R0, [SP, #4]
0x1A48	0xB298    UXTH	R0, R3
0x1A4A	0xF7FEFE37  BL	__Lib_TFT__TFT_Write_Char+0
0x1A4E	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A52	0x1C41    ADDS	R1, R0, #1
0x1A54	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x1A56	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x1A58	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x1A5A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A5E	0xB003    ADD	SP, SP, #12
0x1A60	0x4770    BX	LR
0x1A62	0xBF00    NOP
0x1A64	0x003A2000  	_TFT_DISP_WIDTH+0
0x1A68	0x00402000  	_TFT_DISP_HEIGHT+0
0x1A6C	0x00532000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x0BD0	0xB08A    SUB	SP, SP, #40
0x0BD2	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x0BD6	0xF2400100  MOVW	R1, #0
0x0BDA	0xF8AD1024  STRH	R1, [SP, #36]
0x0BDE	0x2100    MOVS	R1, #0
0x0BE0	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x0BE4	0x49B5    LDR	R1, [PC, #724]
0x0BE6	0x8809    LDRH	R1, [R1, #0]
0x0BE8	0x4288    CMP	R0, R1
0x0BEA	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x0BEC	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x0BEE	0x49B4    LDR	R1, [PC, #720]
0x0BF0	0x8809    LDRH	R1, [R1, #0]
0x0BF2	0x4288    CMP	R0, R1
0x0BF4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x0BF6	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x0BF8	0x49B0    LDR	R1, [PC, #704]
0x0BFA	0x8809    LDRH	R1, [R1, #0]
0x0BFC	0x1A41    SUB	R1, R0, R1
0x0BFE	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x0C00	0x008A    LSLS	R2, R1, #2
0x0C02	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x0C04	0x49AF    LDR	R1, [PC, #700]
0x0C06	0x6809    LDR	R1, [R1, #0]
0x0C08	0x3108    ADDS	R1, #8
0x0C0A	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x0C0C	0x4608    MOV	R0, R1
0x0C0E	0x2104    MOVS	R1, #4
0x0C10	0xF7FFFD10  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x0C14	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x0C16	0x7803    LDRB	R3, [R0, #0]
0x0C18	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3388 :: 		
0x0C1C	0x1C41    ADDS	R1, R0, #1
0x0C1E	0x7809    LDRB	R1, [R1, #0]
0x0C20	0xB2CA    UXTB	R2, R1
0x0C22	0x1C81    ADDS	R1, R0, #2
0x0C24	0x7809    LDRB	R1, [R1, #0]
0x0C26	0x0209    LSLS	R1, R1, #8
0x0C28	0x1852    ADDS	R2, R2, R1
0x0C2A	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x0C2C	0x7809    LDRB	R1, [R1, #0]
0x0C2E	0x0409    LSLS	R1, R1, #16
0x0C30	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x0C32	0x49A4    LDR	R1, [PC, #656]
0x0C34	0x6809    LDR	R1, [R1, #0]
0x0C36	0x1889    ADDS	R1, R1, R2
0x0C38	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x0C3A	0x08DA    LSRS	R2, R3, #3
0x0C3C	0xB2D2    UXTB	R2, R2
0x0C3E	0x49A3    LDR	R1, [PC, #652]
0x0C40	0x8809    LDRH	R1, [R1, #0]
0x0C42	0x4351    MULS	R1, R2, R1
0x0C44	0xB289    UXTH	R1, R1
0x0C46	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x0C48	0xF0030107  AND	R1, R3, #7
0x0C4C	0xB2C9    UXTB	R1, R1
0x0C4E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x0C50	0x499E    LDR	R1, [PC, #632]
0x0C52	0x880A    LDRH	R2, [R1, #0]
0x0C54	0x9906    LDR	R1, [SP, #24]
0x0C56	0x1889    ADDS	R1, R1, R2
0x0C58	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x0C5A	0x9906    LDR	R1, [SP, #24]
0x0C5C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x0C5E	0xAC05    ADD	R4, SP, #20
0x0C60	0x4622    MOV	R2, R4
0x0C62	0x9906    LDR	R1, [SP, #24]
0x0C64	0x9804    LDR	R0, [SP, #16]
0x0C66	0x4C9A    LDR	R4, [PC, #616]
0x0C68	0x6824    LDR	R4, [R4, #0]
0x0C6A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0C6C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x0C6E	0x9A05    LDR	R2, [SP, #20]
0x0C70	0x9904    LDR	R1, [SP, #16]
0x0C72	0x1889    ADDS	R1, R1, R2
0x0C74	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x0C76	0x9A05    LDR	R2, [SP, #20]
0x0C78	0x9906    LDR	R1, [SP, #24]
0x0C7A	0x1A89    SUB	R1, R1, R2
0x0C7C	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x0C7E	0x2100    MOVS	R1, #0
0x0C80	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x0C82	0x4994    LDR	R1, [PC, #592]
0x0C84	0x7809    LDRB	R1, [R1, #0]
0x0C86	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x0C88	0x4992    LDR	R1, [PC, #584]
0x0C8A	0x7809    LDRB	R1, [R1, #0]
0x0C8C	0x2902    CMP	R1, #2
0x0C8E	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x0C90	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x0C92	0x4991    LDR	R1, [PC, #580]
0x0C94	0x8809    LDRH	R1, [R1, #0]
0x0C96	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0C9A	0x2100    MOVS	R1, #0
0x0C9C	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0CA0	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x0CA2	0x498A    LDR	R1, [PC, #552]
0x0CA4	0x880A    LDRH	R2, [R1, #0]
0x0CA6	0xF89D1009  LDRB	R1, [SP, #9]
0x0CAA	0x4291    CMP	R1, R2
0x0CAC	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x0CB0	0x498A    LDR	R1, [PC, #552]
0x0CB2	0x8809    LDRH	R1, [R1, #0]
0x0CB4	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3405 :: 		
0x0CB8	0x2100    MOVS	R1, #0
0x0CBA	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0CBE	0x2100    MOVS	R1, #0
0x0CC0	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0CC4	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x0CC6	0xF89D2027  LDRB	R2, [SP, #39]
0x0CCA	0xF89D1008  LDRB	R1, [SP, #8]
0x0CCE	0x4291    CMP	R1, R2
0x0CD0	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x0CD2	0xF89D100C  LDRB	R1, [SP, #12]
0x0CD6	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x0CD8	0x9907    LDR	R1, [SP, #28]
0x0CDA	0x1C49    ADDS	R1, R1, #1
0x0CDC	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x0CDE	0x9A08    LDR	R2, [SP, #32]
0x0CE0	0x9905    LDR	R1, [SP, #20]
0x0CE2	0x4291    CMP	R1, R2
0x0CE4	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x0CE6	0x9A05    LDR	R2, [SP, #20]
0x0CE8	0x9907    LDR	R1, [SP, #28]
0x0CEA	0x4291    CMP	R1, R2
0x0CEC	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x0CEE	0x2101    MOVS	R1, #1
0x0CF0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x0CF2	0xAC05    ADD	R4, SP, #20
0x0CF4	0x4622    MOV	R2, R4
0x0CF6	0x9906    LDR	R1, [SP, #24]
0x0CF8	0x9804    LDR	R0, [SP, #16]
0x0CFA	0x4C75    LDR	R4, [PC, #468]
0x0CFC	0x6824    LDR	R4, [R4, #0]
0x0CFE	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0D00	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x0D02	0x9906    LDR	R1, [SP, #24]
0x0D04	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x0D06	0x9A05    LDR	R2, [SP, #20]
0x0D08	0x9904    LDR	R1, [SP, #16]
0x0D0A	0x1889    ADDS	R1, R1, R2
0x0D0C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x0D0E	0x9A05    LDR	R2, [SP, #20]
0x0D10	0x9906    LDR	R1, [SP, #24]
0x0D12	0x1A89    SUB	R1, R1, R2
0x0D14	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0D16	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x0D18	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x0D1A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0D1C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x0D1E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x0D20	0x7801    LDRB	R1, [R0, #0]
0x0D22	0xF88D1026  STRB	R1, [SP, #38]
0x0D26	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x0D28	0x2101    MOVS	R1, #1
0x0D2A	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x0D2E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x0D30	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x0D32	0xF89D200C  LDRB	R2, [SP, #12]
0x0D36	0xF89D1026  LDRB	R1, [SP, #38]
0x0D3A	0x4011    ANDS	R1, R2
0x0D3C	0xB2C9    UXTB	R1, R1
0x0D3E	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x0D40	0x4967    LDR	R1, [PC, #412]
0x0D42	0x8809    LDRH	R1, [R1, #0]
0x0D44	0x9001    STR	R0, [SP, #4]
0x0D46	0xB28A    UXTH	R2, R1
0x0D48	0xF8BD100A  LDRH	R1, [SP, #10]
0x0D4C	0xF8BD0024  LDRH	R0, [SP, #36]
0x0D50	0xF7FFFC2C  BL	_TFT_Dot+0
0x0D54	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x0D56	0xF8BD1024  LDRH	R1, [SP, #36]
0x0D5A	0x1C49    ADDS	R1, R1, #1
0x0D5C	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3427 :: 		
0x0D60	0xF89D100C  LDRB	R1, [SP, #12]
0x0D64	0x0049    LSLS	R1, R1, #1
0x0D66	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0D6A	0xF89D1008  LDRB	R1, [SP, #8]
0x0D6E	0x1C49    ADDS	R1, R1, #1
0x0D70	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x0D74	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0D76	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x0D78	0xF8BD100A  LDRH	R1, [SP, #10]
0x0D7C	0x1C49    ADDS	R1, R1, #1
0x0D7E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0D82	0xF89D1009  LDRB	R1, [SP, #9]
0x0D86	0x1C49    ADDS	R1, R1, #1
0x0D88	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x0D8C	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0D8E	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x0D90	0x4950    LDR	R1, [PC, #320]
0x0D92	0x7809    LDRB	R1, [R1, #0]
0x0D94	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x0D96	0xF8BD1024  LDRH	R1, [SP, #36]
0x0D9A	0x1C4A    ADDS	R2, R1, #1
0x0D9C	0x494F    LDR	R1, [PC, #316]
0x0D9E	0x800A    STRH	R2, [R1, #0]
0x0DA0	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x0DA2	0xF8BD200A  LDRH	R2, [SP, #10]
0x0DA6	0x494C    LDR	R1, [PC, #304]
0x0DA8	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x0DAA	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x0DAC	0x494B    LDR	R1, [PC, #300]
0x0DAE	0x8809    LDRH	R1, [R1, #0]
0x0DB0	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x0DB4	0x2100    MOVS	R1, #0
0x0DB6	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0DBA	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x0DBC	0x4943    LDR	R1, [PC, #268]
0x0DBE	0x880A    LDRH	R2, [R1, #0]
0x0DC0	0xF89D1009  LDRB	R1, [SP, #9]
0x0DC4	0x4291    CMP	R1, R2
0x0DC6	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x0DCA	0x4943    LDR	R1, [PC, #268]
0x0DCC	0x8809    LDRH	R1, [R1, #0]
0x0DCE	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3440 :: 		
0x0DD2	0x2100    MOVS	R1, #0
0x0DD4	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x0DD8	0x2100    MOVS	R1, #0
0x0DDA	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0DDE	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x0DE0	0xF89D2027  LDRB	R2, [SP, #39]
0x0DE4	0xF89D1008  LDRB	R1, [SP, #8]
0x0DE8	0x4291    CMP	R1, R2
0x0DEA	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x0DEC	0xF89D100C  LDRB	R1, [SP, #12]
0x0DF0	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x0DF2	0x9907    LDR	R1, [SP, #28]
0x0DF4	0x1C49    ADDS	R1, R1, #1
0x0DF6	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x0DF8	0x9A08    LDR	R2, [SP, #32]
0x0DFA	0x9905    LDR	R1, [SP, #20]
0x0DFC	0x4291    CMP	R1, R2
0x0DFE	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x0E00	0x9A05    LDR	R2, [SP, #20]
0x0E02	0x9907    LDR	R1, [SP, #28]
0x0E04	0x4291    CMP	R1, R2
0x0E06	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x0E08	0x2101    MOVS	R1, #1
0x0E0A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x0E0C	0xAC05    ADD	R4, SP, #20
0x0E0E	0x4622    MOV	R2, R4
0x0E10	0x9906    LDR	R1, [SP, #24]
0x0E12	0x9804    LDR	R0, [SP, #16]
0x0E14	0x4C2E    LDR	R4, [PC, #184]
0x0E16	0x6824    LDR	R4, [R4, #0]
0x0E18	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0E1A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x0E1C	0x9906    LDR	R1, [SP, #24]
0x0E1E	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x0E20	0x9A05    LDR	R2, [SP, #20]
0x0E22	0x9904    LDR	R1, [SP, #16]
0x0E24	0x1889    ADDS	R1, R1, R2
0x0E26	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x0E28	0x9A05    LDR	R2, [SP, #20]
0x0E2A	0x9906    LDR	R1, [SP, #24]
0x0E2C	0x1A89    SUB	R1, R1, R2
0x0E2E	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0E30	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x0E32	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x0E34	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0E36	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x0E38	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x0E3A	0x7801    LDRB	R1, [R0, #0]
0x0E3C	0xF88D1026  STRB	R1, [SP, #38]
0x0E40	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x0E42	0x2101    MOVS	R1, #1
0x0E44	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x0E48	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x0E4A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x0E4C	0xF89D200C  LDRB	R2, [SP, #12]
0x0E50	0xF89D1026  LDRB	R1, [SP, #38]
0x0E54	0x4011    ANDS	R1, R2
0x0E56	0xB2C9    UXTB	R1, R1
0x0E58	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x0E5A	0x4921    LDR	R1, [PC, #132]
0x0E5C	0x8809    LDRH	R1, [R1, #0]
0x0E5E	0x9001    STR	R0, [SP, #4]
0x0E60	0xB28A    UXTH	R2, R1
0x0E62	0xF8BD1024  LDRH	R1, [SP, #36]
0x0E66	0xF8BD000A  LDRH	R0, [SP, #10]
0x0E6A	0xF7FFFB9F  BL	_TFT_Dot+0
0x0E6E	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x0E70	0xF8BD1024  LDRH	R1, [SP, #36]
0x0E74	0x1E49    SUBS	R1, R1, #1
0x0E76	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3462 :: 		
0x0E7A	0xF89D100C  LDRB	R1, [SP, #12]
0x0E7E	0x0049    LSLS	R1, R1, #1
0x0E80	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x0E84	0xF89D1008  LDRB	R1, [SP, #8]
0x0E88	0x1C49    ADDS	R1, R1, #1
0x0E8A	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x0E8E	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0E90	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x0E92	0xF8BD100A  LDRH	R1, [SP, #10]
0x0E96	0x1C49    ADDS	R1, R1, #1
0x0E98	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x0E9C	0xF89D1009  LDRB	R1, [SP, #9]
0x0EA0	0x1C49    ADDS	R1, R1, #1
0x0EA2	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x0EA6	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0EA8	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x0EAA	0xF8BD1024  LDRH	R1, [SP, #36]
0x0EAE	0x1E4A    SUBS	R2, R1, #1
0x0EB0	0x4909    LDR	R1, [PC, #36]
0x0EB2	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x0EB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0EB8	0xB00A    ADD	SP, SP, #40
0x0EBA	0x4770    BX	LR
0x0EBC	0x00422000  	__Lib_TFT__fontFirstChar+0
0x0EC0	0x00502000  	__Lib_TFT__fontLastChar+0
0x0EC4	0x00602000  	__Lib_TFT_activeExtFont+0
0x0EC8	0x00302000  	__Lib_TFT_headerBuffer+0
0x0ECC	0x005A2000  	__Lib_TFT__fontHeight+0
0x0ED0	0x003C2000  	_TFT_Get_Ext_Data_Ptr+0
0x0ED4	0x00522000  	__Lib_TFT_FontOrientation+0
0x0ED8	0x00582000  	__Lib_TFT_y_cord+0
0x0EDC	0x005C2000  	__Lib_TFT_x_cord+0
0x0EE0	0x005E2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0634	0xB085    SUB	SP, SP, #20
0x0636	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x063A	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x063C	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x063E	0x2900    CMP	R1, #0
0x0640	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x0642	0xAC04    ADD	R4, SP, #16
0x0644	0x9301    STR	R3, [SP, #4]
0x0646	0xF8AD1008  STRH	R1, [SP, #8]
0x064A	0x9503    STR	R5, [SP, #12]
0x064C	0x4622    MOV	R2, R4
0x064E	0x4618    MOV	R0, R3
0x0650	0x4C10    LDR	R4, [PC, #64]
0x0652	0x6824    LDR	R4, [R4, #0]
0x0654	0x47A0    BLX	R4
0x0656	0x9D03    LDR	R5, [SP, #12]
0x0658	0xF8BD1008  LDRH	R1, [SP, #8]
0x065C	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x065E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0660	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0662	0xF8BD2010  LDRH	R2, [SP, #16]
0x0666	0x4290    CMP	R0, R2
0x0668	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x066A	0x7822    LDRB	R2, [R4, #0]
0x066C	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x066E	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x0670	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x0672	0x1C40    ADDS	R0, R0, #1
0x0674	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0676	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x0678	0xF8BD2010  LDRH	R2, [SP, #16]
0x067C	0x1A89    SUB	R1, R1, R2
0x067E	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x0680	0xF8BD2010  LDRH	R2, [SP, #16]
0x0684	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0686	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x0688	0xF8DDE000  LDR	LR, [SP, #0]
0x068C	0xB005    ADD	SP, SP, #20
0x068E	0x4770    BX	LR
0x0690	0x00302000  	__Lib_TFT_headerBuffer+0
0x0694	0x003C2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x05AC	0xB082    SUB	SP, SP, #8
0x05AE	0xF8CDE000  STR	LR, [SP, #0]
0x05B2	0xF8AD2004  STRH	R2, [SP, #4]
0x05B6	0xB20A    SXTH	R2, R1
0x05B8	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x05BA	0x2900    CMP	R1, #0
0x05BC	0xDB04    BLT	L__TFT_Dot949
0x05BE	0x4B17    LDR	R3, [PC, #92]
0x05C0	0x881B    LDRH	R3, [R3, #0]
0x05C2	0x4299    CMP	R1, R3
0x05C4	0xD200    BCS	L__TFT_Dot948
0x05C6	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x05C8	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x05CA	0x2A00    CMP	R2, #0
0x05CC	0xDB04    BLT	L__TFT_Dot951
0x05CE	0x4B14    LDR	R3, [PC, #80]
0x05D0	0x881B    LDRH	R3, [R3, #0]
0x05D2	0x429A    CMP	R2, R3
0x05D4	0xD200    BCS	L__TFT_Dot950
0x05D6	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x05D8	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x05DA	0x2400    MOVS	R4, #0
0x05DC	0xB264    SXTB	R4, R4
0x05DE	0x4B11    LDR	R3, [PC, #68]
0x05E0	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x05E2	0xF001F94D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x05E6	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x05E8	0xB293    UXTH	R3, R2
0x05EA	0xB28A    UXTH	R2, R1
0x05EC	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x05EE	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x05F0	0x4C0D    LDR	R4, [PC, #52]
0x05F2	0x6824    LDR	R4, [R4, #0]
0x05F4	0x47A0    BLX	R4
0x05F6	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x05F8	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x05FA	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x05FC	0x4C0B    LDR	R4, [PC, #44]
0x05FE	0x6824    LDR	R4, [R4, #0]
0x0600	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x0602	0xF8BD0004  LDRH	R0, [SP, #4]
0x0606	0x4C0A    LDR	R4, [PC, #40]
0x0608	0x6824    LDR	R4, [R4, #0]
0x060A	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x060C	0x2401    MOVS	R4, #1
0x060E	0xB264    SXTB	R4, R4
0x0610	0x4B04    LDR	R3, [PC, #16]
0x0612	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x0614	0xF8DDE000  LDR	LR, [SP, #0]
0x0618	0xB002    ADD	SP, SP, #8
0x061A	0x4770    BX	LR
0x061C	0x003A2000  	_TFT_DISP_WIDTH+0
0x0620	0x00402000  	_TFT_DISP_HEIGHT+0
0x0624	0x01BC4223  	TFT_CS+0
0x0628	0x00442000  	_TFT_SSD1963_Set_Address_Ptr+0
0x062C	0x00482000  	_TFT_Set_Address_Ptr+0
0x0630	0x004C2000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x06BC	0xB086    SUB	SP, SP, #24
0x06BE	0xF8CDE000  STR	LR, [SP, #0]
0x06C2	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x06C4	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x06C8	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x06CA	0x4972    LDR	R1, [PC, #456]
0x06CC	0x7809    LDRB	R1, [R1, #0]
0x06CE	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x06D0	0x4971    LDR	R1, [PC, #452]
0x06D2	0x2200    MOVS	R2, #0
0x06D4	0x4608    MOV	R0, R1
0x06D6	0xF2400100  MOVW	R1, #0
0x06DA	0xF001F9DF  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x06DE	0x2201    MOVS	R2, #1
0x06E0	0x496C    LDR	R1, [PC, #432]
0x06E2	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x06E4	0x496D    LDR	R1, [PC, #436]
0x06E6	0x8809    LDRH	R1, [R1, #0]
0x06E8	0x428F    CMP	R7, R1
0x06EA	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x06EC	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x06EE	0x496C    LDR	R1, [PC, #432]
0x06F0	0x8809    LDRH	R1, [R1, #0]
0x06F2	0x428F    CMP	R7, R1
0x06F4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x06F6	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x06F8	0x4968    LDR	R1, [PC, #416]
0x06FA	0x8809    LDRH	R1, [R1, #0]
0x06FC	0x1A79    SUB	R1, R7, R1
0x06FE	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x0700	0x008A    LSLS	R2, R1, #2
0x0702	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x0704	0x4C67    LDR	R4, [PC, #412]
0x0706	0x6821    LDR	R1, [R4, #0]
0x0708	0x3108    ADDS	R1, #8
0x070A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x070C	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x070E	0x1C59    ADDS	R1, R3, #1
0x0710	0x7809    LDRB	R1, [R1, #0]
0x0712	0xB2CA    UXTB	R2, R1
0x0714	0x1C99    ADDS	R1, R3, #2
0x0716	0x7809    LDRB	R1, [R1, #0]
0x0718	0x0209    LSLS	R1, R1, #8
0x071A	0x1852    ADDS	R2, R2, R1
0x071C	0x1CD9    ADDS	R1, R3, #3
0x071E	0x7809    LDRB	R1, [R1, #0]
0x0720	0x0409    LSLS	R1, R1, #16
0x0722	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x0724	0x4621    MOV	R1, R4
0x0726	0x6809    LDR	R1, [R1, #0]
0x0728	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x072A	0x495F    LDR	R1, [PC, #380]
0x072C	0x7809    LDRB	R1, [R1, #0]
0x072E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x0730	0x495D    LDR	R1, [PC, #372]
0x0732	0x7809    LDRB	R1, [R1, #0]
0x0734	0x2902    CMP	R1, #2
0x0736	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x0738	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x073A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x073C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x073E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0740	0x46A0    MOV	R8, R4
0x0742	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x0744	0x495A    LDR	R1, [PC, #360]
0x0746	0x8809    LDRH	R1, [R1, #0]
0x0748	0x428A    CMP	R2, R1
0x074A	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x074C	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x074E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x0750	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x0752	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0754	0x4284    CMP	R4, R0
0x0756	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x0758	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x075A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x075E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x0762	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x0764	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0766	0xEA060107  AND	R1, R6, R7, LSL #0
0x076A	0xB2C9    UXTB	R1, R1
0x076C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x076E	0x4952    LDR	R1, [PC, #328]
0x0770	0x8809    LDRH	R1, [R1, #0]
0x0772	0xF88D6004  STRB	R6, [SP, #4]
0x0776	0xF8CD8008  STR	R8, [SP, #8]
0x077A	0xF88D700C  STRB	R7, [SP, #12]
0x077E	0xF88D200D  STRB	R2, [SP, #13]
0x0782	0xF8AD300E  STRH	R3, [SP, #14]
0x0786	0xF88D0010  STRB	R0, [SP, #16]
0x078A	0xF8AD5012  STRH	R5, [SP, #18]
0x078E	0xF88D4014  STRB	R4, [SP, #20]
0x0792	0xB28A    UXTH	R2, R1
0x0794	0xB219    SXTH	R1, R3
0x0796	0xB228    SXTH	R0, R5
0x0798	0xF7FFFF08  BL	_TFT_Dot+0
0x079C	0xF89D4014  LDRB	R4, [SP, #20]
0x07A0	0xF8BD5012  LDRH	R5, [SP, #18]
0x07A4	0xF89D0010  LDRB	R0, [SP, #16]
0x07A8	0xF8BD300E  LDRH	R3, [SP, #14]
0x07AC	0xF89D200D  LDRB	R2, [SP, #13]
0x07B0	0xF89D700C  LDRB	R7, [SP, #12]
0x07B4	0xF8DD8008  LDR	R8, [SP, #8]
0x07B8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x07BC	0x1C6D    ADDS	R5, R5, #1
0x07BE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x07C0	0x0079    LSLS	R1, R7, #1
0x07C2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x07C4	0x1C64    ADDS	R4, R4, #1
0x07C6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x07C8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x07CA	0x1C5B    ADDS	R3, R3, #1
0x07CC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x07CE	0x1C52    ADDS	R2, R2, #1
0x07D0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x07D2	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x07D4	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x07D6	0x4934    LDR	R1, [PC, #208]
0x07D8	0x7809    LDRB	R1, [R1, #0]
0x07DA	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x07DC	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x07DE	0x4935    LDR	R1, [PC, #212]
0x07E0	0x800A    STRH	R2, [R1, #0]
0x07E2	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x07E4	0x4931    LDR	R1, [PC, #196]
0x07E6	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x07E8	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x07EA	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x07EC	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x07EE	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x07F0	0x492F    LDR	R1, [PC, #188]
0x07F2	0x8809    LDRH	R1, [R1, #0]
0x07F4	0x428A    CMP	R2, R1
0x07F6	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x07F8	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x07FA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x07FC	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x07FE	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0800	0x46A0    MOV	R8, R4
0x0802	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0804	0x4284    CMP	R4, R0
0x0806	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x0808	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x080A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x080E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x0812	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x0814	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0816	0xEA060107  AND	R1, R6, R7, LSL #0
0x081A	0xB2C9    UXTB	R1, R1
0x081C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x081E	0x4926    LDR	R1, [PC, #152]
0x0820	0x8809    LDRH	R1, [R1, #0]
0x0822	0xF88D6004  STRB	R6, [SP, #4]
0x0826	0xF8CD8008  STR	R8, [SP, #8]
0x082A	0xF88D700C  STRB	R7, [SP, #12]
0x082E	0xF88D200D  STRB	R2, [SP, #13]
0x0832	0xF8AD300E  STRH	R3, [SP, #14]
0x0836	0xF88D0010  STRB	R0, [SP, #16]
0x083A	0xF8AD5012  STRH	R5, [SP, #18]
0x083E	0xF88D4014  STRB	R4, [SP, #20]
0x0842	0xB28A    UXTH	R2, R1
0x0844	0xB229    SXTH	R1, R5
0x0846	0xB218    SXTH	R0, R3
0x0848	0xF7FFFEB0  BL	_TFT_Dot+0
0x084C	0xF89D4014  LDRB	R4, [SP, #20]
0x0850	0xF8BD5012  LDRH	R5, [SP, #18]
0x0854	0xF89D0010  LDRB	R0, [SP, #16]
0x0858	0xF8BD300E  LDRH	R3, [SP, #14]
0x085C	0xF89D200D  LDRB	R2, [SP, #13]
0x0860	0xF89D700C  LDRB	R7, [SP, #12]
0x0864	0xF8DD8008  LDR	R8, [SP, #8]
0x0868	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x086C	0x1E6D    SUBS	R5, R5, #1
0x086E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x0870	0x0079    LSLS	R1, R7, #1
0x0872	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x0874	0x1C64    ADDS	R4, R4, #1
0x0876	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0878	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x087A	0x1C5B    ADDS	R3, R3, #1
0x087C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x087E	0x1C52    ADDS	R2, R2, #1
0x0880	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0882	0x4644    MOV	R4, R8
0x0884	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x0886	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x0888	0x4908    LDR	R1, [PC, #32]
0x088A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x088C	0xF8DDE000  LDR	LR, [SP, #0]
0x0890	0xB006    ADD	SP, SP, #24
0x0892	0x4770    BX	LR
0x0894	0x00012000  	__Lib_TFT_FontInitialized+0
0x0898	0x2C880000  	_TFT_defaultFont+0
0x089C	0x00422000  	__Lib_TFT__fontFirstChar+0
0x08A0	0x00502000  	__Lib_TFT__fontLastChar+0
0x08A4	0x00542000  	__Lib_TFT__font+0
0x08A8	0x00522000  	__Lib_TFT_FontOrientation+0
0x08AC	0x00582000  	__Lib_TFT_y_cord+0
0x08B0	0x005A2000  	__Lib_TFT__fontHeight+0
0x08B4	0x005C2000  	__Lib_TFT_x_cord+0
0x08B8	0x005E2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_Check_TP:
;P7_final_project_driver.c, 173 :: 		void Check_TP() {
0x29D4	0xB081    SUB	SP, SP, #4
0x29D6	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 174 :: 		if (TP_TFT_Press_Detect()) {
0x29DA	0xF7FFFE09  BL	_TP_TFT_Press_Detect+0
0x29DE	0xB1B8    CBZ	R0, L_Check_TP19
;P7_final_project_driver.c, 175 :: 		if (TP_TFT_Get_Coordinates(&Xcoord, &Ycoord) == 0) {
0x29E0	0x4914    LDR	R1, [PC, #80]
0x29E2	0x4815    LDR	R0, [PC, #84]
0x29E4	0xF7FFFCC4  BL	_TP_TFT_Get_Coordinates+0
0x29E8	0xB988    CBNZ	R0, L_Check_TP20
;P7_final_project_driver.c, 177 :: 		Process_TP_Press(Xcoord, Ycoord);
0x29EA	0x4812    LDR	R0, [PC, #72]
0x29EC	0x8801    LDRH	R1, [R0, #0]
0x29EE	0x4812    LDR	R0, [PC, #72]
0x29F0	0x8800    LDRH	R0, [R0, #0]
0x29F2	0xF7FFFDD5  BL	_Process_TP_Press+0
;P7_final_project_driver.c, 178 :: 		if (PenDown == 0) {
0x29F6	0x4811    LDR	R0, [PC, #68]
0x29F8	0x7800    LDRB	R0, [R0, #0]
0x29FA	0xB940    CBNZ	R0, L_Check_TP21
;P7_final_project_driver.c, 179 :: 		PenDown = 1;
0x29FC	0x2101    MOVS	R1, #1
0x29FE	0x480F    LDR	R0, [PC, #60]
0x2A00	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 180 :: 		Process_TP_Down(Xcoord, Ycoord);
0x2A02	0x480C    LDR	R0, [PC, #48]
0x2A04	0x8801    LDRH	R1, [R0, #0]
0x2A06	0x480C    LDR	R0, [PC, #48]
0x2A08	0x8800    LDRH	R0, [R0, #0]
0x2A0A	0xF7FFFDDB  BL	_Process_TP_Down+0
;P7_final_project_driver.c, 181 :: 		}
L_Check_TP21:
;P7_final_project_driver.c, 182 :: 		}
L_Check_TP20:
;P7_final_project_driver.c, 183 :: 		}
0x2A0E	0xE00C    B	L_Check_TP22
L_Check_TP19:
;P7_final_project_driver.c, 184 :: 		else if (PenDown == 1) {
0x2A10	0x480A    LDR	R0, [PC, #40]
0x2A12	0x7800    LDRB	R0, [R0, #0]
0x2A14	0x2801    CMP	R0, #1
0x2A16	0xD108    BNE	L_Check_TP23
;P7_final_project_driver.c, 185 :: 		PenDown = 0;
0x2A18	0x2100    MOVS	R1, #0
0x2A1A	0x4808    LDR	R0, [PC, #32]
0x2A1C	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 186 :: 		Process_TP_Up(Xcoord, Ycoord);
0x2A1E	0x4805    LDR	R0, [PC, #20]
0x2A20	0x8801    LDRH	R1, [R0, #0]
0x2A22	0x4805    LDR	R0, [PC, #20]
0x2A24	0x8800    LDRH	R0, [R0, #0]
0x2A26	0xF7FFFC85  BL	_Process_TP_Up+0
;P7_final_project_driver.c, 187 :: 		}
L_Check_TP23:
L_Check_TP22:
;P7_final_project_driver.c, 188 :: 		}
L_end_Check_TP:
0x2A2A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A2E	0xB001    ADD	SP, SP, #4
0x2A30	0x4770    BX	LR
0x2A32	0xBF00    NOP
0x2A34	0x00262000  	_Ycoord+0
0x2A38	0x00242000  	_Xcoord+0
0x2A3C	0x00132000  	_PenDown+0
; end of _Check_TP
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x25F0	0xB082    SUB	SP, SP, #8
0x25F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x25F6	0x2100    MOVS	R1, #0
0x25F8	0xB249    SXTB	R1, R1
0x25FA	0x4819    LDR	R0, [PC, #100]
0x25FC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x25FE	0x4819    LDR	R0, [PC, #100]
0x2600	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x2602	0xF7FFFA81  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x2606	0x4818    LDR	R0, [PC, #96]
0x2608	0x7804    LDRB	R4, [R0, #0]
0x260A	0xB2A0    UXTH	R0, R4
0x260C	0x4C17    LDR	R4, [PC, #92]
0x260E	0x6824    LDR	R4, [R4, #0]
0x2610	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x2612	0x4917    LDR	R1, [PC, #92]
0x2614	0xF9B11000  LDRSH	R1, [R1, #0]
0x2618	0xB200    SXTH	R0, R0
0x261A	0x4288    CMP	R0, R1
0x261C	0xF2400000  MOVW	R0, #0
0x2620	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x2622	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x2624	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x2626	0xF7FFFA6F  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x262A	0x480F    LDR	R0, [PC, #60]
0x262C	0x7804    LDRB	R4, [R0, #0]
0x262E	0xF88D2004  STRB	R2, [SP, #4]
0x2632	0xB2A0    UXTH	R0, R4
0x2634	0x4C0D    LDR	R4, [PC, #52]
0x2636	0x6824    LDR	R4, [R4, #0]
0x2638	0x47A0    BLX	R4
0x263A	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x263E	0x490C    LDR	R1, [PC, #48]
0x2640	0xF9B11000  LDRSH	R1, [R1, #0]
0x2644	0xB200    SXTH	R0, R0
0x2646	0x4288    CMP	R0, R1
0x2648	0xF2400000  MOVW	R0, #0
0x264C	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x264E	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x2650	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x2654	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x2656	0xF8DDE000  LDR	LR, [SP, #0]
0x265A	0xB002    ADD	SP, SP, #8
0x265C	0x4770    BX	LR
0x265E	0xBF00    NOP
0x2660	0x81A04221  	DriveX_Right+0
0x2664	0x81A44221  	DriveY_Up+0
0x2668	0x007F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x266C	0x00282000  	_ADC_Get_Sample_Ptr+0
0x2670	0x00782000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 136 :: 		
; channel start address is: 0 (R0)
0x1A80	0xB081    SUB	SP, SP, #4
0x1A82	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 137 :: 		
0x1A86	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x1A88	0x4803    LDR	R0, [PC, #12]
0x1A8A	0xF7FFFC21  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x1A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A92	0xB001    ADD	SP, SP, #4
0x1A94	0x4770    BX	LR
0x1A96	0xBF00    NOP
0x1A98	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x12D0	0xB081    SUB	SP, SP, #4
0x12D2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_16ch.c, 123 :: 		
0x12D6	0xF2000434  ADDW	R4, R0, #52
0x12DA	0x090A    LSRS	R2, R1, #4
0x12DC	0xB292    UXTH	R2, R2
0x12DE	0xB293    UXTH	R3, R2
0x12E0	0x6822    LDR	R2, [R4, #0]
0x12E2	0xF3631204  BFI	R2, R3, #4, #1
0x12E6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 124 :: 		
0x12E8	0xF2000434  ADDW	R4, R0, #52
0x12EC	0x08CA    LSRS	R2, R1, #3
0x12EE	0xB292    UXTH	R2, R2
0x12F0	0xB293    UXTH	R3, R2
0x12F2	0x6822    LDR	R2, [R4, #0]
0x12F4	0xF36302C3  BFI	R2, R3, #3, #1
0x12F8	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 125 :: 		
0x12FA	0xF2000434  ADDW	R4, R0, #52
0x12FE	0x088A    LSRS	R2, R1, #2
0x1300	0xB292    UXTH	R2, R2
0x1302	0xB293    UXTH	R3, R2
0x1304	0x6822    LDR	R2, [R4, #0]
0x1306	0xF3630282  BFI	R2, R3, #2, #1
0x130A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 126 :: 		
0x130C	0xF2000434  ADDW	R4, R0, #52
0x1310	0x084A    LSRS	R2, R1, #1
0x1312	0xB292    UXTH	R2, R2
0x1314	0xB293    UXTH	R3, R2
0x1316	0x6822    LDR	R2, [R4, #0]
0x1318	0xF3630241  BFI	R2, R3, #1, #1
0x131C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 127 :: 		
0x131E	0xF2000434  ADDW	R4, R0, #52
0x1322	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x1324	0x6822    LDR	R2, [R4, #0]
0x1326	0xF3630200  BFI	R2, R3, #0, #1
0x132A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 128 :: 		
0x132C	0xF2000408  ADDW	R4, R0, #8
0x1330	0x2301    MOVS	R3, #1
0x1332	0x6822    LDR	R2, [R4, #0]
0x1334	0xF3630200  BFI	R2, R3, #0, #1
0x1338	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 129 :: 		
0x133A	0xF2000408  ADDW	R4, R0, #8
0x133E	0x2301    MOVS	R3, #1
0x1340	0x6822    LDR	R2, [R4, #0]
0x1342	0xF3635296  BFI	R2, R3, #22, #1
0x1346	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 130 :: 		
0x1348	0xF7FEFF02  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20:
; base start address is: 0 (R0)
0x134C	0x6803    LDR	R3, [R0, #0]
0x134E	0xF3C30240  UBFX	R2, R3, #1, #1
0x1352	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21
0x1354	0xE7FA    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_12_32F10x_16ch.c, 132 :: 		
0x1356	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x135A	0x6812    LDR	R2, [R2, #0]
0x135C	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x135E	0xF8DDE000  LDR	LR, [SP, #0]
0x1362	0xB001    ADD	SP, SP, #4
0x1364	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 218 :: 		
; channel start address is: 0 (R0)
0x1B30	0xB081    SUB	SP, SP, #4
0x1B32	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 219 :: 		
0x1B36	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x1B38	0x4803    LDR	R0, [PC, #12]
0x1B3A	0xF7FFFBC9  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 226 :: 		
L_end_ADC2_Get_Sample:
0x1B3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B42	0xB001    ADD	SP, SP, #4
0x1B44	0x4770    BX	LR
0x1B46	0xBF00    NOP
0x1B48	0x28004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x1B08	0xB081    SUB	SP, SP, #4
0x1B0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x1B0E	0xF7FFFBD3  BL	_Delay_50us+0
0x1B12	0xF7FFFBD1  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x1B16	0xF7FFFBCF  BL	_Delay_50us+0
0x1B1A	0xF7FFFBCD  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x1B1E	0xF7FFFBCB  BL	_Delay_50us+0
0x1B22	0xF7FFFBC9  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x1B26	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2A	0xB001    ADD	SP, SP, #4
0x1B2C	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x12B8	0xF2402757  MOVW	R7, #599
0x12BC	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x12C0	0x1E7F    SUBS	R7, R7, #1
0x12C2	0xD1FD    BNE	L_Delay_50us6
0x12C4	0xBF00    NOP
0x12C6	0xBF00    NOP
0x12C8	0xBF00    NOP
0x12CA	0xBF00    NOP
0x12CC	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x12CE	0x4770    BX	LR
; end of _Delay_50us
_TP_TFT_Get_Coordinates:
;__Lib_TouchPanel_TFT.c, 136 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0x2370	0xB084    SUB	SP, SP, #16
0x2372	0xF8CDE000  STR	LR, [SP, #0]
0x2376	0x4688    MOV	R8, R1
0x2378	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 32 (R8)
;__Lib_TouchPanel_TFT.c, 141 :: 		
0x237A	0xF8CD8004  STR	R8, [SP, #4]
0x237E	0x9102    STR	R1, [SP, #8]
0x2380	0xF7FFFD52  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX+0
0x2384	0x9902    LDR	R1, [SP, #8]
0x2386	0xF8DD8004  LDR	R8, [SP, #4]
0x238A	0x4A7C    LDR	R2, [PC, #496]
0x238C	0x8812    LDRH	R2, [R2, #0]
0x238E	0x1A82    SUB	R2, R0, R2
; x_coord_int start address is: 16 (R4)
0x2390	0xB214    SXTH	R4, R2
;__Lib_TouchPanel_TFT.c, 142 :: 		
0x2392	0xF8AD4004  STRH	R4, [SP, #4]
0x2396	0xF8CD8008  STR	R8, [SP, #8]
0x239A	0x9103    STR	R1, [SP, #12]
0x239C	0xF7FFFBD6  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY+0
0x23A0	0x9903    LDR	R1, [SP, #12]
0x23A2	0xF8DD8008  LDR	R8, [SP, #8]
0x23A6	0xF9BD4004  LDRSH	R4, [SP, #4]
0x23AA	0x4A75    LDR	R2, [PC, #468]
0x23AC	0x8812    LDRH	R2, [R2, #0]
0x23AE	0x1A80    SUB	R0, R0, R2
0x23B0	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 144 :: 		
0x23B2	0x4A74    LDR	R2, [PC, #464]
0x23B4	0x7812    LDRB	R2, [R2, #0]
0x23B6	0x2A01    CMP	R2, #1
0x23B8	0xF0408050  BNE	L_TP_TFT_Get_Coordinates0
;__Lib_TouchPanel_TFT.c, 145 :: 		
0x23BC	0x4A72    LDR	R2, [PC, #456]
0x23BE	0x8813    LDRH	R3, [R2, #0]
0x23C0	0x4A72    LDR	R2, [PC, #456]
0x23C2	0x8812    LDRH	R2, [R2, #0]
0x23C4	0x429A    CMP	R2, R3
0x23C6	0xD91E    BLS	L_TP_TFT_Get_Coordinates1
;__Lib_TouchPanel_TFT.c, 146 :: 		
; tmp start address is: 20 (R5)
0x23C8	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 147 :: 		
0x23CA	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x23CC	0x4A6E    LDR	R2, [PC, #440]
0x23CE	0x8812    LDRH	R2, [R2, #0]
0x23D0	0xFB03F402  MUL	R4, R3, R2
0x23D4	0x4A69    LDR	R2, [PC, #420]
0x23D6	0x8813    LDRH	R3, [R2, #0]
0x23D8	0x4A6D    LDR	R2, [PC, #436]
0x23DA	0x8812    LDRH	R2, [R2, #0]
0x23DC	0x1AD2    SUB	R2, R2, R3
0x23DE	0xB292    UXTH	R2, R2
0x23E0	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x23E4	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 148 :: 		
0x23E6	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x23E8	0x4A68    LDR	R2, [PC, #416]
0x23EA	0x8812    LDRH	R2, [R2, #0]
0x23EC	0xFB03F402  MUL	R4, R3, R2
0x23F0	0x4A63    LDR	R2, [PC, #396]
0x23F2	0x8813    LDRH	R3, [R2, #0]
0x23F4	0x4A67    LDR	R2, [PC, #412]
0x23F6	0x8812    LDRH	R2, [R2, #0]
0x23F8	0x1AD2    SUB	R2, R2, R3
0x23FA	0xB292    UXTH	R2, R2
0x23FC	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 8 (R2)
0x2400	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 149 :: 		
0x2402	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
0x2404	0xE029    B	L_TP_TFT_Get_Coordinates2
L_TP_TFT_Get_Coordinates1:
;__Lib_TouchPanel_TFT.c, 150 :: 		
; x_coord_int start address is: 16 (R4)
0x2406	0x4A61    LDR	R2, [PC, #388]
0x2408	0x8813    LDRH	R3, [R2, #0]
0x240A	0x4A5F    LDR	R2, [PC, #380]
0x240C	0x8812    LDRH	R2, [R2, #0]
0x240E	0x429A    CMP	R2, R3
0x2410	0xD921    BLS	L__TP_TFT_Get_Coordinates32
;__Lib_TouchPanel_TFT.c, 151 :: 		
0x2412	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x2414	0x4E5D    LDR	R6, [PC, #372]
0x2416	0x8832    LDRH	R2, [R6, #0]
0x2418	0xFB03F402  MUL	R4, R3, R2
0x241C	0x4A57    LDR	R2, [PC, #348]
0x241E	0x8813    LDRH	R3, [R2, #0]
0x2420	0x4A5B    LDR	R2, [PC, #364]
0x2422	0x8812    LDRH	R2, [R2, #0]
0x2424	0x1AD2    SUB	R2, R2, R3
0x2426	0xB292    UXTH	R2, R2
0x2428	0xFB94F5F2  SDIV	R5, R4, R2
;__Lib_TouchPanel_TFT.c, 152 :: 		
0x242C	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x242E	0x4A56    LDR	R2, [PC, #344]
0x2430	0x8812    LDRH	R2, [R2, #0]
0x2432	0xFB03F402  MUL	R4, R3, R2
0x2436	0x4A52    LDR	R2, [PC, #328]
0x2438	0x8813    LDRH	R3, [R2, #0]
0x243A	0x4A56    LDR	R2, [PC, #344]
0x243C	0x8812    LDRH	R2, [R2, #0]
0x243E	0x1AD2    SUB	R2, R2, R3
0x2440	0xB292    UXTH	R2, R2
0x2442	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x2446	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 153 :: 		
0x2448	0xB2AB    UXTH	R3, R5
0x244A	0x4632    MOV	R2, R6
0x244C	0x8812    LDRH	R2, [R2, #0]
0x244E	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 12 (R3)
0x2450	0xB213    SXTH	R3, R2
; x_coord_int end address is: 12 (R3)
; y_coord_int end address is: 0 (R0)
0x2452	0xB21A    SXTH	R2, R3
;__Lib_TouchPanel_TFT.c, 154 :: 		
0x2454	0xE000    B	L_TP_TFT_Get_Coordinates3
L__TP_TFT_Get_Coordinates32:
;__Lib_TouchPanel_TFT.c, 150 :: 		
0x2456	0xB222    SXTH	R2, R4
;__Lib_TouchPanel_TFT.c, 154 :: 		
L_TP_TFT_Get_Coordinates3:
; x_coord_int start address is: 8 (R2)
; y_coord_int start address is: 0 (R0)
0x2458	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
; y_coord_int end address is: 0 (R0)
L_TP_TFT_Get_Coordinates2:
;__Lib_TouchPanel_TFT.c, 155 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
; x_coord_int end address is: 24 (R6)
0x245A	0xE058    B	L_TP_TFT_Get_Coordinates4
L_TP_TFT_Get_Coordinates0:
;__Lib_TouchPanel_TFT.c, 157 :: 		
; x_coord_int start address is: 16 (R4)
0x245C	0x4A4A    LDR	R2, [PC, #296]
0x245E	0x8813    LDRH	R3, [R2, #0]
0x2460	0x4A4A    LDR	R2, [PC, #296]
0x2462	0x8812    LDRH	R2, [R2, #0]
0x2464	0x429A    CMP	R2, R3
0x2466	0xD926    BLS	L_TP_TFT_Get_Coordinates5
;__Lib_TouchPanel_TFT.c, 158 :: 		
; tmp start address is: 20 (R5)
0x2468	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 159 :: 		
0x246A	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x246C	0x4F46    LDR	R7, [PC, #280]
0x246E	0x883A    LDRH	R2, [R7, #0]
0x2470	0xFB03F402  MUL	R4, R3, R2
0x2474	0x4A41    LDR	R2, [PC, #260]
0x2476	0x8813    LDRH	R3, [R2, #0]
0x2478	0x4A45    LDR	R2, [PC, #276]
0x247A	0x8812    LDRH	R2, [R2, #0]
0x247C	0x1AD2    SUB	R2, R2, R3
0x247E	0xB292    UXTH	R2, R2
0x2480	0xFB94F6F2  SDIV	R6, R4, R2
;__Lib_TouchPanel_TFT.c, 160 :: 		
0x2484	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x2486	0x4D41    LDR	R5, [PC, #260]
0x2488	0x882A    LDRH	R2, [R5, #0]
0x248A	0xFB03F402  MUL	R4, R3, R2
0x248E	0x4A3C    LDR	R2, [PC, #240]
0x2490	0x8813    LDRH	R3, [R2, #0]
0x2492	0x4A40    LDR	R2, [PC, #256]
0x2494	0x8812    LDRH	R2, [R2, #0]
0x2496	0x1AD2    SUB	R2, R2, R3
0x2498	0xB292    UXTH	R2, R2
0x249A	0xFB94F4F2  SDIV	R4, R4, R2
;__Lib_TouchPanel_TFT.c, 161 :: 		
0x249E	0xB2B3    UXTH	R3, R6
0x24A0	0x463A    MOV	R2, R7
0x24A2	0x8812    LDRH	R2, [R2, #0]
0x24A4	0x1AD0    SUB	R0, R2, R3
0x24A6	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 162 :: 		
0x24A8	0xB2A3    UXTH	R3, R4
0x24AA	0x462A    MOV	R2, R5
0x24AC	0x8812    LDRH	R2, [R2, #0]
0x24AE	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 8 (R2)
0x24B0	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 163 :: 		
; x_coord_int end address is: 8 (R2)
0x24B2	0xB216    SXTH	R6, R2
0x24B4	0xE02B    B	L_TP_TFT_Get_Coordinates6
L_TP_TFT_Get_Coordinates5:
; x_coord_int start address is: 16 (R4)
0x24B6	0x4A35    LDR	R2, [PC, #212]
0x24B8	0x8813    LDRH	R3, [R2, #0]
0x24BA	0x4A33    LDR	R2, [PC, #204]
0x24BC	0x8812    LDRH	R2, [R2, #0]
0x24BE	0x429A    CMP	R2, R3
0x24C0	0xD921    BLS	L__TP_TFT_Get_Coordinates33
;__Lib_TouchPanel_TFT.c, 164 :: 		
0x24C2	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x24C4	0x4A31    LDR	R2, [PC, #196]
0x24C6	0x8812    LDRH	R2, [R2, #0]
0x24C8	0xFB03F402  MUL	R4, R3, R2
0x24CC	0x4A2B    LDR	R2, [PC, #172]
0x24CE	0x8813    LDRH	R3, [R2, #0]
0x24D0	0x4A2F    LDR	R2, [PC, #188]
0x24D2	0x8812    LDRH	R2, [R2, #0]
0x24D4	0x1AD2    SUB	R2, R2, R3
0x24D6	0xB292    UXTH	R2, R2
0x24D8	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 24 (R6)
0x24DC	0xB216    SXTH	R6, R2
;__Lib_TouchPanel_TFT.c, 165 :: 		
0x24DE	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x24E0	0x4D29    LDR	R5, [PC, #164]
0x24E2	0x882A    LDRH	R2, [R5, #0]
0x24E4	0xFB03F402  MUL	R4, R3, R2
0x24E8	0x4A25    LDR	R2, [PC, #148]
0x24EA	0x8813    LDRH	R3, [R2, #0]
0x24EC	0x4A29    LDR	R2, [PC, #164]
0x24EE	0x8812    LDRH	R2, [R2, #0]
0x24F0	0x1AD2    SUB	R2, R2, R3
0x24F2	0xB292    UXTH	R2, R2
0x24F4	0xFB94F3F2  SDIV	R3, R4, R2
0x24F8	0x462A    MOV	R2, R5
0x24FA	0x8812    LDRH	R2, [R2, #0]
0x24FC	0x1AD2    SUB	R2, R2, R3
; y_coord_int start address is: 0 (R0)
0x24FE	0xB210    SXTH	R0, R2
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
0x2500	0xB202    SXTH	R2, R0
0x2502	0xB230    SXTH	R0, R6
;__Lib_TouchPanel_TFT.c, 166 :: 		
0x2504	0xE001    B	L_TP_TFT_Get_Coordinates7
L__TP_TFT_Get_Coordinates33:
;__Lib_TouchPanel_TFT.c, 163 :: 		
0x2506	0xB202    SXTH	R2, R0
0x2508	0xB220    SXTH	R0, R4
;__Lib_TouchPanel_TFT.c, 166 :: 		
L_TP_TFT_Get_Coordinates7:
; y_coord_int start address is: 8 (R2)
; x_coord_int start address is: 0 (R0)
0x250A	0xB206    SXTH	R6, R0
; y_coord_int end address is: 8 (R2)
; x_coord_int end address is: 0 (R0)
0x250C	0xB210    SXTH	R0, R2
L_TP_TFT_Get_Coordinates6:
;__Lib_TouchPanel_TFT.c, 167 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L_TP_TFT_Get_Coordinates4:
;__Lib_TouchPanel_TFT.c, 168 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
0x250E	0x2E00    CMP	R6, #0
0x2510	0xDB04    BLT	L__TP_TFT_Get_Coordinates25
0x2512	0x4A1E    LDR	R2, [PC, #120]
0x2514	0x8812    LDRH	R2, [R2, #0]
0x2516	0x4296    CMP	R6, R2
0x2518	0xD200    BCS	L__TP_TFT_Get_Coordinates24
0x251A	0xE001    B	L_TP_TFT_Get_Coordinates10
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates25:
L__TP_TFT_Get_Coordinates24:
;__Lib_TouchPanel_TFT.c, 169 :: 		
0x251C	0x2001    MOVS	R0, #1
0x251E	0xE028    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates10:
;__Lib_TouchPanel_TFT.c, 170 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x2520	0x2800    CMP	R0, #0
0x2522	0xDB04    BLT	L__TP_TFT_Get_Coordinates27
0x2524	0x4A18    LDR	R2, [PC, #96]
0x2526	0x8812    LDRH	R2, [R2, #0]
0x2528	0x4290    CMP	R0, R2
0x252A	0xD200    BCS	L__TP_TFT_Get_Coordinates26
0x252C	0xE001    B	L_TP_TFT_Get_Coordinates13
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates27:
L__TP_TFT_Get_Coordinates26:
;__Lib_TouchPanel_TFT.c, 171 :: 		
0x252E	0x2001    MOVS	R0, #1
0x2530	0xE01F    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates13:
;__Lib_TouchPanel_TFT.c, 175 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x2532	0x4D19    LDR	R5, [PC, #100]
0x2534	0x882A    LDRH	R2, [R5, #0]
0x2536	0x1AB4    SUB	R4, R6, R2
; x_coord_diff start address is: 28 (R7)
0x2538	0xB227    SXTH	R7, R4
;__Lib_TouchPanel_TFT.c, 176 :: 		
0x253A	0x4B18    LDR	R3, [PC, #96]
0x253C	0x881A    LDRH	R2, [R3, #0]
0x253E	0x1A82    SUB	R2, R0, R2
; y_coord_diff start address is: 36 (R9)
0x2540	0xFA0FF982  SXTH	R9, R2
;__Lib_TouchPanel_TFT.c, 177 :: 		
0x2544	0x802E    STRH	R6, [R5, #0]
;__Lib_TouchPanel_TFT.c, 178 :: 		
0x2546	0x8018    STRH	R0, [R3, #0]
;__Lib_TouchPanel_TFT.c, 181 :: 		
0x2548	0xB222    SXTH	R2, R4
0x254A	0x2A05    CMP	R2, #5
0x254C	0xDC0B    BGT	L__TP_TFT_Get_Coordinates31
0x254E	0xF1B90F05  CMP	R9, #5
0x2552	0xDC08    BGT	L__TP_TFT_Get_Coordinates30
;__Lib_TouchPanel_TFT.c, 182 :: 		
0x2554	0xF06F0204  MVN	R2, #4
0x2558	0x4297    CMP	R7, R2
0x255A	0xDB04    BLT	L__TP_TFT_Get_Coordinates29
; x_coord_diff end address is: 28 (R7)
0x255C	0xF06F0204  MVN	R2, #4
0x2560	0x4591    CMP	R9, R2
0x2562	0xDB00    BLT	L__TP_TFT_Get_Coordinates28
; y_coord_diff end address is: 36 (R9)
0x2564	0xE001    B	L_TP_TFT_Get_Coordinates16
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 181 :: 		
L__TP_TFT_Get_Coordinates31:
L__TP_TFT_Get_Coordinates30:
;__Lib_TouchPanel_TFT.c, 182 :: 		
L__TP_TFT_Get_Coordinates29:
L__TP_TFT_Get_Coordinates28:
;__Lib_TouchPanel_TFT.c, 183 :: 		
0x2566	0x2001    MOVS	R0, #1
0x2568	0xE003    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates16:
;__Lib_TouchPanel_TFT.c, 185 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x256A	0x800E    STRH	R6, [R1, #0]
; x_coordinate end address is: 4 (R1)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 186 :: 		
0x256C	0xF8A80000  STRH	R0, [R8, #0]
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 187 :: 		
0x2570	0x2000    MOVS	R0, #0
;__Lib_TouchPanel_TFT.c, 188 :: 		
L_end_TP_TFT_Get_Coordinates:
0x2572	0xF8DDE000  LDR	LR, [SP, #0]
0x2576	0xB004    ADD	SP, SP, #16
0x2578	0x4770    BX	LR
0x257A	0xBF00    NOP
0x257C	0x00842000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x2580	0x00862000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
0x2584	0x00092000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
0x2588	0x007C2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x258C	0x007A2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x2590	0x00882000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x2594	0x008A2000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
0x2598	0x00802000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x259C	0x00822000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Get_Coordinates
__Lib_TouchPanel_TFT_TP_TFT_GetX:
;__Lib_TouchPanel_TFT.c, 92 :: 		
0x1E28	0xB081    SUB	SP, SP, #4
0x1E2A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 95 :: 		
0x1E2E	0x2101    MOVS	R1, #1
0x1E30	0xB249    SXTB	R1, R1
0x1E32	0x4809    LDR	R0, [PC, #36]
0x1E34	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 96 :: 		
0x1E36	0x2100    MOVS	R1, #0
0x1E38	0xB249    SXTB	R1, R1
0x1E3A	0x4808    LDR	R0, [PC, #32]
0x1E3C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 98 :: 		
0x1E3E	0xF7FFFE63  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 100 :: 		
0x1E42	0x4807    LDR	R0, [PC, #28]
0x1E44	0x7804    LDRB	R4, [R0, #0]
0x1E46	0xB2A0    UXTH	R0, R4
0x1E48	0x4C06    LDR	R4, [PC, #24]
0x1E4A	0x6824    LDR	R4, [R4, #0]
0x1E4C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 101 :: 		
;__Lib_TouchPanel_TFT.c, 102 :: 		
L_end_TP_TFT_GetX:
0x1E4E	0xF8DDE000  LDR	LR, [SP, #0]
0x1E52	0xB001    ADD	SP, SP, #4
0x1E54	0x4770    BX	LR
0x1E56	0xBF00    NOP
0x1E58	0x81A04221  	DriveX_Right+0
0x1E5C	0x81A44221  	DriveY_Up+0
0x1E60	0x007E2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1E64	0x00282000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX
__Lib_TouchPanel_TFT_TP_TFT_GetY:
;__Lib_TouchPanel_TFT.c, 104 :: 		
0x1B4C	0xB081    SUB	SP, SP, #4
0x1B4E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 107 :: 		
0x1B52	0x2100    MOVS	R1, #0
0x1B54	0xB249    SXTB	R1, R1
0x1B56	0x4809    LDR	R0, [PC, #36]
0x1B58	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 108 :: 		
0x1B5A	0x2101    MOVS	R1, #1
0x1B5C	0xB249    SXTB	R1, R1
0x1B5E	0x4808    LDR	R0, [PC, #32]
0x1B60	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 110 :: 		
0x1B62	0xF7FFFFD1  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 112 :: 		
0x1B66	0x4807    LDR	R0, [PC, #28]
0x1B68	0x7804    LDRB	R4, [R0, #0]
0x1B6A	0xB2A0    UXTH	R0, R4
0x1B6C	0x4C06    LDR	R4, [PC, #24]
0x1B6E	0x6824    LDR	R4, [R4, #0]
0x1B70	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 113 :: 		
;__Lib_TouchPanel_TFT.c, 114 :: 		
L_end_TP_TFT_GetY:
0x1B72	0xF8DDE000  LDR	LR, [SP, #0]
0x1B76	0xB001    ADD	SP, SP, #4
0x1B78	0x4770    BX	LR
0x1B7A	0xBF00    NOP
0x1B7C	0x81A04221  	DriveX_Right+0
0x1B80	0x81A44221  	DriveY_Up+0
0x1B84	0x007F2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1B88	0x00282000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY
_Process_TP_Press:
;P7_final_project_driver.c, 143 :: 		void Process_TP_Press(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x25A0	0xB081    SUB	SP, SP, #4
0x25A2	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;P7_final_project_driver.c, 145 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0x25A6	0xF7FFFA63  BL	_Get_Object+0
;P7_final_project_driver.c, 147 :: 		if (_object_count != -1) {
0x25AA	0x4A05    LDR	R2, [PC, #20]
0x25AC	0xF9B22000  LDRSH	R2, [R2, #0]
0x25B0	0xF1B23FFF  CMP	R2, #-1
0x25B4	0xD0FF    BEQ	L_Process_TP_Press16
;P7_final_project_driver.c, 148 :: 		}
L_Process_TP_Press16:
;P7_final_project_driver.c, 149 :: 		}
L_end_Process_TP_Press:
0x25B6	0xF8DDE000  LDR	LR, [SP, #0]
0x25BA	0xB001    ADD	SP, SP, #4
0x25BC	0x4770    BX	LR
0x25BE	0xBF00    NOP
0x25C0	0x000A2000  	__object_count+0
; end of _Process_TP_Press
_Get_Object:
;P7_final_project_driver.c, 138 :: 		void Get_Object(unsigned int X, unsigned int Y) {
;P7_final_project_driver.c, 139 :: 		_object_count = -1;
0x1A70	0xF64F73FF  MOVW	R3, #65535
0x1A74	0xB21B    SXTH	R3, R3
0x1A76	0x4A01    LDR	R2, [PC, #4]
0x1A78	0x8013    STRH	R3, [R2, #0]
;P7_final_project_driver.c, 140 :: 		}
L_end_Get_Object:
0x1A7A	0x4770    BX	LR
0x1A7C	0x000A2000  	__object_count+0
; end of _Get_Object
_Process_TP_Down:
;P7_final_project_driver.c, 163 :: 		void Process_TP_Down(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x25C4	0xB081    SUB	SP, SP, #4
0x25C6	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;P7_final_project_driver.c, 165 :: 		object_pressed      = 0;
0x25CA	0x2300    MOVS	R3, #0
0x25CC	0x4A06    LDR	R2, [PC, #24]
0x25CE	0x7013    STRB	R3, [R2, #0]
;P7_final_project_driver.c, 167 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0x25D0	0xF7FFFA4E  BL	_Get_Object+0
;P7_final_project_driver.c, 169 :: 		if (_object_count != -1) {
0x25D4	0x4A05    LDR	R2, [PC, #20]
0x25D6	0xF9B22000  LDRSH	R2, [R2, #0]
0x25DA	0xF1B23FFF  CMP	R2, #-1
0x25DE	0xD0FF    BEQ	L_Process_TP_Down18
;P7_final_project_driver.c, 170 :: 		}
L_Process_TP_Down18:
;P7_final_project_driver.c, 171 :: 		}
L_end_Process_TP_Down:
0x25E0	0xF8DDE000  LDR	LR, [SP, #0]
0x25E4	0xB001    ADD	SP, SP, #4
0x25E6	0x4770    BX	LR
0x25E8	0x00122000  	_object_pressed+0
0x25EC	0x000A2000  	__object_count+0
; end of _Process_TP_Down
_Process_TP_Up:
;P7_final_project_driver.c, 151 :: 		void Process_TP_Up(unsigned int X, unsigned int Y) {
; Y start address is: 4 (R1)
; X start address is: 0 (R0)
0x2334	0xB081    SUB	SP, SP, #4
0x2336	0xF8CDE000  STR	LR, [SP, #0]
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
; X start address is: 0 (R0)
; Y start address is: 4 (R1)
;P7_final_project_driver.c, 154 :: 		Get_Object(X, Y);
; Y end address is: 4 (R1)
; X end address is: 0 (R0)
0x233A	0xF7FFFB99  BL	_Get_Object+0
;P7_final_project_driver.c, 157 :: 		if (_object_count != -1) {
0x233E	0x4A09    LDR	R2, [PC, #36]
0x2340	0xF9B22000  LDRSH	R2, [R2, #0]
0x2344	0xF1B23FFF  CMP	R2, #-1
0x2348	0xD0FF    BEQ	L_Process_TP_Up17
;P7_final_project_driver.c, 158 :: 		}
L_Process_TP_Up17:
;P7_final_project_driver.c, 159 :: 		PressedObject = 0;
0x234A	0x2300    MOVS	R3, #0
0x234C	0x4A06    LDR	R2, [PC, #24]
0x234E	0x6013    STR	R3, [R2, #0]
;P7_final_project_driver.c, 160 :: 		PressedObjectType = -1;
0x2350	0xF64F73FF  MOVW	R3, #65535
0x2354	0xB21B    SXTH	R3, R3
0x2356	0x4A05    LDR	R2, [PC, #20]
0x2358	0x8013    STRH	R3, [R2, #0]
;P7_final_project_driver.c, 161 :: 		}
L_end_Process_TP_Up:
0x235A	0xF8DDE000  LDR	LR, [SP, #0]
0x235E	0xB001    ADD	SP, SP, #4
0x2360	0x4770    BX	LR
0x2362	0xBF00    NOP
0x2364	0x000A2000  	__object_count+0
0x2368	0x000C2000  	_PressedObject+0
0x236C	0x00102000  	_PressedObjectType+0
; end of _Process_TP_Up
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x2B30	0xB081    SUB	SP, SP, #4
0x2B32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2B36	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2B38	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2B3A	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x2B3C	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x2B3E	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x2B42	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x2B44	0x484A    LDR	R0, [PC, #296]
0x2B46	0x1840    ADDS	R0, R0, R1
0x2B48	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x2B4A	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x2B4E	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x2B50	0xF64B3080  MOVW	R0, #48000
0x2B54	0x4281    CMP	R1, R0
0x2B56	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x2B58	0x4846    LDR	R0, [PC, #280]
0x2B5A	0x6800    LDR	R0, [R0, #0]
0x2B5C	0xF0400102  ORR	R1, R0, #2
0x2B60	0x4844    LDR	R0, [PC, #272]
0x2B62	0x6001    STR	R1, [R0, #0]
0x2B64	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x2B66	0xF64550C0  MOVW	R0, #24000
0x2B6A	0x4285    CMP	R5, R0
0x2B6C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x2B6E	0x4841    LDR	R0, [PC, #260]
0x2B70	0x6800    LDR	R0, [R0, #0]
0x2B72	0xF0400101  ORR	R1, R0, #1
0x2B76	0x483F    LDR	R0, [PC, #252]
0x2B78	0x6001    STR	R1, [R0, #0]
0x2B7A	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x2B7C	0x483D    LDR	R0, [PC, #244]
0x2B7E	0x6801    LDR	R1, [R0, #0]
0x2B80	0xF06F0007  MVN	R0, #7
0x2B84	0x4001    ANDS	R1, R0
0x2B86	0x483B    LDR	R0, [PC, #236]
0x2B88	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x2B8A	0xF7FFFEDB  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x2B8E	0x483A    LDR	R0, [PC, #232]
0x2B90	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x2B92	0x483A    LDR	R0, [PC, #232]
0x2B94	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x2B96	0x483A    LDR	R0, [PC, #232]
0x2B98	0xEA020100  AND	R1, R2, R0, LSL #0
0x2B9C	0x4839    LDR	R0, [PC, #228]
0x2B9E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x2BA0	0xF0020001  AND	R0, R2, #1
0x2BA4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2BA6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2BA8	0x4836    LDR	R0, [PC, #216]
0x2BAA	0x6800    LDR	R0, [R0, #0]
0x2BAC	0xF0000002  AND	R0, R0, #2
0x2BB0	0x2800    CMP	R0, #0
0x2BB2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x2BB4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2BB6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x2BB8	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2BBA	0xF4023080  AND	R0, R2, #65536
0x2BBE	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2BC0	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2BC2	0x4830    LDR	R0, [PC, #192]
0x2BC4	0x6800    LDR	R0, [R0, #0]
0x2BC6	0xF4003000  AND	R0, R0, #131072
0x2BCA	0x2800    CMP	R0, #0
0x2BCC	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x2BCE	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2BD0	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x2BD2	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2BD4	0xF0025080  AND	R0, R2, #268435456
0x2BD8	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x2BDA	0x482A    LDR	R0, [PC, #168]
0x2BDC	0x6800    LDR	R0, [R0, #0]
0x2BDE	0xF0405180  ORR	R1, R0, #268435456
0x2BE2	0x4828    LDR	R0, [PC, #160]
0x2BE4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2BE6	0x4827    LDR	R0, [PC, #156]
0x2BE8	0x6800    LDR	R0, [R0, #0]
0x2BEA	0xF0005000  AND	R0, R0, #536870912
0x2BEE	0x2800    CMP	R0, #0
0x2BF0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x2BF2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2BF4	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2BF6	0xF0026080  AND	R0, R2, #67108864
0x2BFA	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x2BFC	0x4821    LDR	R0, [PC, #132]
0x2BFE	0x6800    LDR	R0, [R0, #0]
0x2C00	0xF0406180  ORR	R1, R0, #67108864
0x2C04	0x481F    LDR	R0, [PC, #124]
0x2C06	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2C08	0x4611    MOV	R1, R2
0x2C0A	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2C0C	0x481D    LDR	R0, [PC, #116]
0x2C0E	0x6800    LDR	R0, [R0, #0]
0x2C10	0xF0006000  AND	R0, R0, #134217728
0x2C14	0x2800    CMP	R0, #0
0x2C16	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x2C18	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2C1A	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x2C1C	0x4611    MOV	R1, R2
0x2C1E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2C20	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2C24	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x2C26	0x4817    LDR	R0, [PC, #92]
0x2C28	0x6800    LDR	R0, [R0, #0]
0x2C2A	0xF0407180  ORR	R1, R0, #16777216
0x2C2E	0x4815    LDR	R0, [PC, #84]
0x2C30	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2C32	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x2C34	0x4813    LDR	R0, [PC, #76]
0x2C36	0x6800    LDR	R0, [R0, #0]
0x2C38	0xF0007000  AND	R0, R0, #33554432
0x2C3C	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x2C3E	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x2C40	0x460A    MOV	R2, R1
0x2C42	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x2C44	0x480C    LDR	R0, [PC, #48]
0x2C46	0x6800    LDR	R0, [R0, #0]
0x2C48	0xF000010C  AND	R1, R0, #12
0x2C4C	0x0090    LSLS	R0, R2, #2
0x2C4E	0xF000000C  AND	R0, R0, #12
0x2C52	0x4281    CMP	R1, R0
0x2C54	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2C56	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x2C58	0xF8DDE000  LDR	LR, [SP, #0]
0x2C5C	0xB001    ADD	SP, SP, #4
0x2C5E	0x4770    BX	LR
0x2C60	0x00810501  	#83951745
0x2C64	0x8402001D  	#1934338
0x2C68	0x06440001  	#67140
0x2C6C	0x19400001  	#72000
0x2C70	0x352B0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x2C74	0x20004002  	FLASH_ACR+0
0x2C78	0x10044002  	RCC_CFGR+0
0x2C7C	0x102C4002  	RCC_CFGR2+0
0x2C80	0xFFFF000F  	#1048575
0x2C84	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x2944	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x2946	0x4815    LDR	R0, [PC, #84]
0x2948	0x6800    LDR	R0, [R0, #0]
0x294A	0xF0400101  ORR	R1, R0, #1
0x294E	0x4813    LDR	R0, [PC, #76]
0x2950	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x2952	0x4913    LDR	R1, [PC, #76]
0x2954	0x4813    LDR	R0, [PC, #76]
0x2956	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x2958	0x4810    LDR	R0, [PC, #64]
0x295A	0x6801    LDR	R1, [R0, #0]
0x295C	0x4812    LDR	R0, [PC, #72]
0x295E	0x4001    ANDS	R1, R0
0x2960	0x480E    LDR	R0, [PC, #56]
0x2962	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x2964	0x480D    LDR	R0, [PC, #52]
0x2966	0x6801    LDR	R1, [R0, #0]
0x2968	0xF46F2080  MVN	R0, #262144
0x296C	0x4001    ANDS	R1, R0
0x296E	0x480B    LDR	R0, [PC, #44]
0x2970	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x2972	0x480C    LDR	R0, [PC, #48]
0x2974	0x6801    LDR	R1, [R0, #0]
0x2976	0xF46F00FE  MVN	R0, #8323072
0x297A	0x4001    ANDS	R1, R0
0x297C	0x4809    LDR	R0, [PC, #36]
0x297E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x2980	0x4806    LDR	R0, [PC, #24]
0x2982	0x6801    LDR	R1, [R0, #0]
0x2984	0xF06F50A0  MVN	R0, #335544320
0x2988	0x4001    ANDS	R1, R0
0x298A	0x4804    LDR	R0, [PC, #16]
0x298C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x298E	0xF04F0100  MOV	R1, #0
0x2992	0x4806    LDR	R0, [PC, #24]
0x2994	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x2996	0xB001    ADD	SP, SP, #4
0x2998	0x4770    BX	LR
0x299A	0xBF00    NOP
0x299C	0x10004002  	RCC_CR+0
0x29A0	0x0000F0FF  	#-251723776
0x29A4	0x10044002  	RCC_CFGR+0
0x29A8	0xFFFFFEF6  	#-17367041
0x29AC	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x2AA8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x2AAA	0x4902    LDR	R1, [PC, #8]
0x2AAC	0x4802    LDR	R0, [PC, #8]
0x2AAE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x2AB0	0xB001    ADD	SP, SP, #4
0x2AB2	0x4770    BX	LR
0x2AB4	0x19400001  	#72000
0x2AB8	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x2ABC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x2ABE	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x2AC0	0xB001    ADD	SP, SP, #4
0x2AC2	0x4770    BX	LR
; end of ___GenExcept
0x3548	0xB500    PUSH	(R14)
0x354A	0xF8DFB014  LDR	R11, [PC, #20]
0x354E	0xF8DFA014  LDR	R10, [PC, #20]
0x3552	0xF8DFC014  LDR	R12, [PC, #20]
0x3556	0xF7FFF9EB  BL	10544
0x355A	0xBD00    POP	(R15)
0x355C	0x4770    BX	LR
0x355E	0xBF00    NOP
0x3560	0x00002000  	#536870912
0x3564	0x000A2000  	#536870922
0x3568	0x353B0000  	#13627
0x35C8	0xB500    PUSH	(R14)
0x35CA	0xF8DFB010  LDR	R11, [PC, #16]
0x35CE	0xF8DFA010  LDR	R10, [PC, #16]
0x35D2	0xF7FFF98F  BL	10484
0x35D6	0xBD00    POP	(R15)
0x35D8	0x4770    BX	LR
0x35DA	0xBF00    NOP
0x35DC	0x00002000  	#536870912
0x35E0	0x008C2000  	#536871052
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x2C88	0x00200000 ;_TFT_defaultFont+0
0x2C8C	0x0010007F ;_TFT_defaultFont+4
0x2C90	0x00018801 ;_TFT_defaultFont+8
0x2C94	0x00019803 ;_TFT_defaultFont+12
0x2C98	0x0001A805 ;_TFT_defaultFont+16
0x2C9C	0x0001B808 ;_TFT_defaultFont+20
0x2CA0	0x0001C807 ;_TFT_defaultFont+24
0x2CA4	0x0001D80D ;_TFT_defaultFont+28
0x2CA8	0x0001F80A ;_TFT_defaultFont+32
0x2CAC	0x00021803 ;_TFT_defaultFont+36
0x2CB0	0x00022805 ;_TFT_defaultFont+40
0x2CB4	0x00023805 ;_TFT_defaultFont+44
0x2CB8	0x00024807 ;_TFT_defaultFont+48
0x2CBC	0x00025809 ;_TFT_defaultFont+52
0x2CC0	0x00027803 ;_TFT_defaultFont+56
0x2CC4	0x00028805 ;_TFT_defaultFont+60
0x2CC8	0x00029803 ;_TFT_defaultFont+64
0x2CCC	0x0002A806 ;_TFT_defaultFont+68
0x2CD0	0x0002B807 ;_TFT_defaultFont+72
0x2CD4	0x0002C807 ;_TFT_defaultFont+76
0x2CD8	0x0002D807 ;_TFT_defaultFont+80
0x2CDC	0x0002E807 ;_TFT_defaultFont+84
0x2CE0	0x0002F807 ;_TFT_defaultFont+88
0x2CE4	0x00030807 ;_TFT_defaultFont+92
0x2CE8	0x00031807 ;_TFT_defaultFont+96
0x2CEC	0x00032807 ;_TFT_defaultFont+100
0x2CF0	0x00033807 ;_TFT_defaultFont+104
0x2CF4	0x00034807 ;_TFT_defaultFont+108
0x2CF8	0x00035803 ;_TFT_defaultFont+112
0x2CFC	0x00036803 ;_TFT_defaultFont+116
0x2D00	0x00037809 ;_TFT_defaultFont+120
0x2D04	0x00039809 ;_TFT_defaultFont+124
0x2D08	0x0003B809 ;_TFT_defaultFont+128
0x2D0C	0x0003D806 ;_TFT_defaultFont+132
0x2D10	0x0003E809 ;_TFT_defaultFont+136
0x2D14	0x00040809 ;_TFT_defaultFont+140
0x2D18	0x00042807 ;_TFT_defaultFont+144
0x2D1C	0x00043807 ;_TFT_defaultFont+148
0x2D20	0x00044808 ;_TFT_defaultFont+152
0x2D24	0x00045806 ;_TFT_defaultFont+156
0x2D28	0x00046806 ;_TFT_defaultFont+160
0x2D2C	0x00047807 ;_TFT_defaultFont+164
0x2D30	0x00048808 ;_TFT_defaultFont+168
0x2D34	0x00049804 ;_TFT_defaultFont+172
0x2D38	0x0004A805 ;_TFT_defaultFont+176
0x2D3C	0x0004B807 ;_TFT_defaultFont+180
0x2D40	0x0004C806 ;_TFT_defaultFont+184
0x2D44	0x0004D80A ;_TFT_defaultFont+188
0x2D48	0x0004F807 ;_TFT_defaultFont+192
0x2D4C	0x00050808 ;_TFT_defaultFont+196
0x2D50	0x00051807 ;_TFT_defaultFont+200
0x2D54	0x00052808 ;_TFT_defaultFont+204
0x2D58	0x00053808 ;_TFT_defaultFont+208
0x2D5C	0x00054807 ;_TFT_defaultFont+212
0x2D60	0x00055806 ;_TFT_defaultFont+216
0x2D64	0x00056807 ;_TFT_defaultFont+220
0x2D68	0x00057808 ;_TFT_defaultFont+224
0x2D6C	0x0005880C ;_TFT_defaultFont+228
0x2D70	0x0005A808 ;_TFT_defaultFont+232
0x2D74	0x0005B808 ;_TFT_defaultFont+236
0x2D78	0x0005C806 ;_TFT_defaultFont+240
0x2D7C	0x0005D805 ;_TFT_defaultFont+244
0x2D80	0x0005E806 ;_TFT_defaultFont+248
0x2D84	0x0005F805 ;_TFT_defaultFont+252
0x2D88	0x00060809 ;_TFT_defaultFont+256
0x2D8C	0x00062808 ;_TFT_defaultFont+260
0x2D90	0x00063805 ;_TFT_defaultFont+264
0x2D94	0x00064807 ;_TFT_defaultFont+268
0x2D98	0x00065807 ;_TFT_defaultFont+272
0x2D9C	0x00066806 ;_TFT_defaultFont+276
0x2DA0	0x00067807 ;_TFT_defaultFont+280
0x2DA4	0x00068807 ;_TFT_defaultFont+284
0x2DA8	0x00069805 ;_TFT_defaultFont+288
0x2DAC	0x0006A807 ;_TFT_defaultFont+292
0x2DB0	0x0006B807 ;_TFT_defaultFont+296
0x2DB4	0x0006C802 ;_TFT_defaultFont+300
0x2DB8	0x0006D803 ;_TFT_defaultFont+304
0x2DBC	0x0006E806 ;_TFT_defaultFont+308
0x2DC0	0x0006F802 ;_TFT_defaultFont+312
0x2DC4	0x0007080A ;_TFT_defaultFont+316
0x2DC8	0x00072807 ;_TFT_defaultFont+320
0x2DCC	0x00073807 ;_TFT_defaultFont+324
0x2DD0	0x00074807 ;_TFT_defaultFont+328
0x2DD4	0x00075807 ;_TFT_defaultFont+332
0x2DD8	0x00076805 ;_TFT_defaultFont+336
0x2DDC	0x00077806 ;_TFT_defaultFont+340
0x2DE0	0x00078805 ;_TFT_defaultFont+344
0x2DE4	0x00079807 ;_TFT_defaultFont+348
0x2DE8	0x0007A807 ;_TFT_defaultFont+352
0x2DEC	0x0007B80A ;_TFT_defaultFont+356
0x2DF0	0x0007D806 ;_TFT_defaultFont+360
0x2DF4	0x0007E807 ;_TFT_defaultFont+364
0x2DF8	0x0007F806 ;_TFT_defaultFont+368
0x2DFC	0x00080806 ;_TFT_defaultFont+372
0x2E00	0x00081804 ;_TFT_defaultFont+376
0x2E04	0x00082806 ;_TFT_defaultFont+380
0x2E08	0x0008380A ;_TFT_defaultFont+384
0x2E0C	0x0008580B ;_TFT_defaultFont+388
0x2E10	0x00000000 ;_TFT_defaultFont+392
0x2E14	0x00000000 ;_TFT_defaultFont+396
0x2E18	0x00000000 ;_TFT_defaultFont+400
0x2E1C	0x00000000 ;_TFT_defaultFont+404
0x2E20	0x00000000 ;_TFT_defaultFont+408
0x2E24	0x06060606 ;_TFT_defaultFont+412
0x2E28	0x06000606 ;_TFT_defaultFont+416
0x2E2C	0x00000006 ;_TFT_defaultFont+420
0x2E30	0x1B000000 ;_TFT_defaultFont+424
0x2E34	0x001B1B1B ;_TFT_defaultFont+428
0x2E38	0x00000000 ;_TFT_defaultFont+432
0x2E3C	0x00000000 ;_TFT_defaultFont+436
0x2E40	0x00000000 ;_TFT_defaultFont+440
0x2E44	0xFEFE4848 ;_TFT_defaultFont+444
0x2E48	0x127F7F24 ;_TFT_defaultFont+448
0x2E4C	0x00000012 ;_TFT_defaultFont+452
0x2E50	0x08080000 ;_TFT_defaultFont+456
0x2E54	0x0B0B4B3E ;_TFT_defaultFont+460
0x2E58	0x6968683E ;_TFT_defaultFont+464
0x2E5C	0x0008083E ;_TFT_defaultFont+468
0x2E60	0x00000000 ;_TFT_defaultFont+472
0x2E64	0x00000000 ;_TFT_defaultFont+476
0x2E68	0x0233001E ;_TFT_defaultFont+480
0x2E6C	0x00B30133 ;_TFT_defaultFont+484
0x2E70	0x19A00F5E ;_TFT_defaultFont+488
0x2E74	0x19881990 ;_TFT_defaultFont+492
0x2E78	0x00000F00 ;_TFT_defaultFont+496
0x2E7C	0x00000000 ;_TFT_defaultFont+500
0x2E80	0x00000000 ;_TFT_defaultFont+504
0x2E84	0x00000000 ;_TFT_defaultFont+508
0x2E88	0x0066003C ;_TFT_defaultFont+512
0x2E8C	0x00660066 ;_TFT_defaultFont+516
0x2E90	0x0366033C ;_TFT_defaultFont+520
0x2E94	0x00C601C6 ;_TFT_defaultFont+524
0x2E98	0x000003BC ;_TFT_defaultFont+528
0x2E9C	0x00000000 ;_TFT_defaultFont+532
0x2EA0	0x06000000 ;_TFT_defaultFont+536
0x2EA4	0x00060606 ;_TFT_defaultFont+540
0x2EA8	0x00000000 ;_TFT_defaultFont+544
0x2EAC	0x00000000 ;_TFT_defaultFont+548
0x2EB0	0x18000000 ;_TFT_defaultFont+552
0x2EB4	0x06060C0C ;_TFT_defaultFont+556
0x2EB8	0x06060606 ;_TFT_defaultFont+560
0x2EBC	0x180C0C06 ;_TFT_defaultFont+564
0x2EC0	0x06000000 ;_TFT_defaultFont+568
0x2EC4	0x18180C0C ;_TFT_defaultFont+572
0x2EC8	0x18181818 ;_TFT_defaultFont+576
0x2ECC	0x060C0C18 ;_TFT_defaultFont+580
0x2ED0	0x18000000 ;_TFT_defaultFont+584
0x2ED4	0x185A3C5A ;_TFT_defaultFont+588
0x2ED8	0x00000000 ;_TFT_defaultFont+592
0x2EDC	0x00000000 ;_TFT_defaultFont+596
0x2EE0	0x00000000 ;_TFT_defaultFont+600
0x2EE4	0x00000000 ;_TFT_defaultFont+604
0x2EE8	0x00200000 ;_TFT_defaultFont+608
0x2EEC	0x00200020 ;_TFT_defaultFont+612
0x2EF0	0x002001FC ;_TFT_defaultFont+616
0x2EF4	0x00200020 ;_TFT_defaultFont+620
0x2EF8	0x00000000 ;_TFT_defaultFont+624
0x2EFC	0x00000000 ;_TFT_defaultFont+628
0x2F00	0x00000000 ;_TFT_defaultFont+632
0x2F04	0x00000000 ;_TFT_defaultFont+636
0x2F08	0x06000000 ;_TFT_defaultFont+640
0x2F0C	0x00030306 ;_TFT_defaultFont+644
0x2F10	0x00000000 ;_TFT_defaultFont+648
0x2F14	0x00000000 ;_TFT_defaultFont+652
0x2F18	0x0000001F ;_TFT_defaultFont+656
0x2F1C	0x00000000 ;_TFT_defaultFont+660
0x2F20	0x00000000 ;_TFT_defaultFont+664
0x2F24	0x00000000 ;_TFT_defaultFont+668
0x2F28	0x06000000 ;_TFT_defaultFont+672
0x2F2C	0x00000006 ;_TFT_defaultFont+676
0x2F30	0x20000000 ;_TFT_defaultFont+680
0x2F34	0x08101020 ;_TFT_defaultFont+684
0x2F38	0x02040408 ;_TFT_defaultFont+688
0x2F3C	0x00010102 ;_TFT_defaultFont+692
0x2F40	0x00000000 ;_TFT_defaultFont+696
0x2F44	0x6363633E ;_TFT_defaultFont+700
0x2F48	0x63636363 ;_TFT_defaultFont+704
0x2F4C	0x0000003E ;_TFT_defaultFont+708
0x2F50	0x00000000 ;_TFT_defaultFont+712
0x2F54	0x18181E18 ;_TFT_defaultFont+716
0x2F58	0x18181818 ;_TFT_defaultFont+720
0x2F5C	0x0000007E ;_TFT_defaultFont+724
0x2F60	0x00000000 ;_TFT_defaultFont+728
0x2F64	0x6061613E ;_TFT_defaultFont+732
0x2F68	0x060C1830 ;_TFT_defaultFont+736
0x2F6C	0x0000007F ;_TFT_defaultFont+740
0x2F70	0x00000000 ;_TFT_defaultFont+744
0x2F74	0x6060613E ;_TFT_defaultFont+748
0x2F78	0x6160603C ;_TFT_defaultFont+752
0x2F7C	0x0000003E ;_TFT_defaultFont+756
0x2F80	0x00000000 ;_TFT_defaultFont+760
0x2F84	0x32343830 ;_TFT_defaultFont+764
0x2F88	0x30307F31 ;_TFT_defaultFont+768
0x2F8C	0x00000030 ;_TFT_defaultFont+772
0x2F90	0x00000000 ;_TFT_defaultFont+776
0x2F94	0x3E06067E ;_TFT_defaultFont+780
0x2F98	0x61606060 ;_TFT_defaultFont+784
0x2F9C	0x0000003E ;_TFT_defaultFont+788
0x2FA0	0x00000000 ;_TFT_defaultFont+792
0x2FA4	0x3F03063C ;_TFT_defaultFont+796
0x2FA8	0x63636363 ;_TFT_defaultFont+800
0x2FAC	0x0000003E ;_TFT_defaultFont+804
0x2FB0	0x00000000 ;_TFT_defaultFont+808
0x2FB4	0x3030607F ;_TFT_defaultFont+812
0x2FB8	0x0C0C1818 ;_TFT_defaultFont+816
0x2FBC	0x0000000C ;_TFT_defaultFont+820
0x2FC0	0x00000000 ;_TFT_defaultFont+824
0x2FC4	0x6363633E ;_TFT_defaultFont+828
0x2FC8	0x6363633E ;_TFT_defaultFont+832
0x2FCC	0x0000003E ;_TFT_defaultFont+836
0x2FD0	0x00000000 ;_TFT_defaultFont+840
0x2FD4	0x6363633E ;_TFT_defaultFont+844
0x2FD8	0x30607E63 ;_TFT_defaultFont+848
0x2FDC	0x0000001E ;_TFT_defaultFont+852
0x2FE0	0x00000000 ;_TFT_defaultFont+856
0x2FE4	0x06060000 ;_TFT_defaultFont+860
0x2FE8	0x06000000 ;_TFT_defaultFont+864
0x2FEC	0x00000006 ;_TFT_defaultFont+868
0x2FF0	0x00000000 ;_TFT_defaultFont+872
0x2FF4	0x06060000 ;_TFT_defaultFont+876
0x2FF8	0x06000000 ;_TFT_defaultFont+880
0x2FFC	0x00030306 ;_TFT_defaultFont+884
0x3000	0x00000000 ;_TFT_defaultFont+888
0x3004	0x00000000 ;_TFT_defaultFont+892
0x3008	0x01800000 ;_TFT_defaultFont+896
0x300C	0x00180060 ;_TFT_defaultFont+900
0x3010	0x00060006 ;_TFT_defaultFont+904
0x3014	0x00600018 ;_TFT_defaultFont+908
0x3018	0x00000180 ;_TFT_defaultFont+912
0x301C	0x00000000 ;_TFT_defaultFont+916
0x3020	0x00000000 ;_TFT_defaultFont+920
0x3024	0x00000000 ;_TFT_defaultFont+924
0x3028	0x00000000 ;_TFT_defaultFont+928
0x302C	0x000001FE ;_TFT_defaultFont+932
0x3030	0x01FE0000 ;_TFT_defaultFont+936
0x3034	0x00000000 ;_TFT_defaultFont+940
0x3038	0x00000000 ;_TFT_defaultFont+944
0x303C	0x00000000 ;_TFT_defaultFont+948
0x3040	0x00000000 ;_TFT_defaultFont+952
0x3044	0x00000000 ;_TFT_defaultFont+956
0x3048	0x00060000 ;_TFT_defaultFont+960
0x304C	0x00600018 ;_TFT_defaultFont+964
0x3050	0x01800180 ;_TFT_defaultFont+968
0x3054	0x00180060 ;_TFT_defaultFont+972
0x3058	0x00000006 ;_TFT_defaultFont+976
0x305C	0x00000000 ;_TFT_defaultFont+980
0x3060	0x00000000 ;_TFT_defaultFont+984
0x3064	0x1830311E ;_TFT_defaultFont+988
0x3068	0x0C000C0C ;_TFT_defaultFont+992
0x306C	0x0000000C ;_TFT_defaultFont+996
0x3070	0x00000000 ;_TFT_defaultFont+1000
0x3074	0x00000000 ;_TFT_defaultFont+1004
0x3078	0x0082007C ;_TFT_defaultFont+1008
0x307C	0x016D0179 ;_TFT_defaultFont+1012
0x3080	0x016D016D ;_TFT_defaultFont+1016
0x3084	0x00D9016D ;_TFT_defaultFont+1020
0x3088	0x00FC0002 ;_TFT_defaultFont+1024
0x308C	0x00000000 ;_TFT_defaultFont+1028
0x3090	0x00000000 ;_TFT_defaultFont+1032
0x3094	0x00000000 ;_TFT_defaultFont+1036
0x3098	0x00380038 ;_TFT_defaultFont+1040
0x309C	0x006C006C ;_TFT_defaultFont+1044
0x30A0	0x00FE00C6 ;_TFT_defaultFont+1048
0x30A4	0x018300C6 ;_TFT_defaultFont+1052
0x30A8	0x00000183 ;_TFT_defaultFont+1056
0x30AC	0x00000000 ;_TFT_defaultFont+1060
0x30B0	0x00000000 ;_TFT_defaultFont+1064
0x30B4	0x6363633F ;_TFT_defaultFont+1068
0x30B8	0x6363633F ;_TFT_defaultFont+1072
0x30BC	0x0000003F ;_TFT_defaultFont+1076
0x30C0	0x00000000 ;_TFT_defaultFont+1080
0x30C4	0x0343433E ;_TFT_defaultFont+1084
0x30C8	0x43430303 ;_TFT_defaultFont+1088
0x30CC	0x0000003E ;_TFT_defaultFont+1092
0x30D0	0x00000000 ;_TFT_defaultFont+1096
0x30D4	0xC3C3633F ;_TFT_defaultFont+1100
0x30D8	0x63C3C3C3 ;_TFT_defaultFont+1104
0x30DC	0x0000003F ;_TFT_defaultFont+1108
0x30E0	0x00000000 ;_TFT_defaultFont+1112
0x30E4	0x0303033F ;_TFT_defaultFont+1116
0x30E8	0x0303031F ;_TFT_defaultFont+1120
0x30EC	0x0000003F ;_TFT_defaultFont+1124
0x30F0	0x00000000 ;_TFT_defaultFont+1128
0x30F4	0x0303033F ;_TFT_defaultFont+1132
0x30F8	0x0303031F ;_TFT_defaultFont+1136
0x30FC	0x00000003 ;_TFT_defaultFont+1140
0x3100	0x00000000 ;_TFT_defaultFont+1144
0x3104	0x0343433E ;_TFT_defaultFont+1148
0x3108	0x63636373 ;_TFT_defaultFont+1152
0x310C	0x0000007E ;_TFT_defaultFont+1156
0x3110	0x00000000 ;_TFT_defaultFont+1160
0x3114	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x3118	0xC3C3C3FF ;_TFT_defaultFont+1168
0x311C	0x000000C3 ;_TFT_defaultFont+1172
0x3120	0x00000000 ;_TFT_defaultFont+1176
0x3124	0x0606060F ;_TFT_defaultFont+1180
0x3128	0x06060606 ;_TFT_defaultFont+1184
0x312C	0x0000000F ;_TFT_defaultFont+1188
0x3130	0x00000000 ;_TFT_defaultFont+1192
0x3134	0x1818181E ;_TFT_defaultFont+1196
0x3138	0x18181818 ;_TFT_defaultFont+1200
0x313C	0x0000000F ;_TFT_defaultFont+1204
0x3140	0x00000000 ;_TFT_defaultFont+1208
0x3144	0x0F1B3363 ;_TFT_defaultFont+1212
0x3148	0x331B0F07 ;_TFT_defaultFont+1216
0x314C	0x00000063 ;_TFT_defaultFont+1220
0x3150	0x00000000 ;_TFT_defaultFont+1224
0x3154	0x03030303 ;_TFT_defaultFont+1228
0x3158	0x03030303 ;_TFT_defaultFont+1232
0x315C	0x0000003F ;_TFT_defaultFont+1236
0x3160	0x00000000 ;_TFT_defaultFont+1240
0x3164	0x00000000 ;_TFT_defaultFont+1244
0x3168	0x03870387 ;_TFT_defaultFont+1248
0x316C	0x034D034D ;_TFT_defaultFont+1252
0x3170	0x03390339 ;_TFT_defaultFont+1256
0x3174	0x03110311 ;_TFT_defaultFont+1260
0x3178	0x00000301 ;_TFT_defaultFont+1264
0x317C	0x00000000 ;_TFT_defaultFont+1268
0x3180	0x00000000 ;_TFT_defaultFont+1272
0x3184	0x4D4D4747 ;_TFT_defaultFont+1276
0x3188	0x71715959 ;_TFT_defaultFont+1280
0x318C	0x00000061 ;_TFT_defaultFont+1284
0x3190	0x00000000 ;_TFT_defaultFont+1288
0x3194	0xC3C3C37E ;_TFT_defaultFont+1292
0x3198	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x319C	0x0000007E ;_TFT_defaultFont+1300
0x31A0	0x00000000 ;_TFT_defaultFont+1304
0x31A4	0x6363633F ;_TFT_defaultFont+1308
0x31A8	0x03033F63 ;_TFT_defaultFont+1312
0x31AC	0x00000003 ;_TFT_defaultFont+1316
0x31B0	0x00000000 ;_TFT_defaultFont+1320
0x31B4	0xC3C3C37E ;_TFT_defaultFont+1324
0x31B8	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x31BC	0x00C0607E ;_TFT_defaultFont+1332
0x31C0	0x00000000 ;_TFT_defaultFont+1336
0x31C4	0x6363633F ;_TFT_defaultFont+1340
0x31C8	0x63331B3F ;_TFT_defaultFont+1344
0x31CC	0x000000C3 ;_TFT_defaultFont+1348
0x31D0	0x00000000 ;_TFT_defaultFont+1352
0x31D4	0x0343433E ;_TFT_defaultFont+1356
0x31D8	0x6161603E ;_TFT_defaultFont+1360
0x31DC	0x0000003E ;_TFT_defaultFont+1364
0x31E0	0x00000000 ;_TFT_defaultFont+1368
0x31E4	0x0C0C0C3F ;_TFT_defaultFont+1372
0x31E8	0x0C0C0C0C ;_TFT_defaultFont+1376
0x31EC	0x0000000C ;_TFT_defaultFont+1380
0x31F0	0x00000000 ;_TFT_defaultFont+1384
0x31F4	0x63636363 ;_TFT_defaultFont+1388
0x31F8	0x63636363 ;_TFT_defaultFont+1392
0x31FC	0x0000003E ;_TFT_defaultFont+1396
0x3200	0x00000000 ;_TFT_defaultFont+1400
0x3204	0x66C3C3C3 ;_TFT_defaultFont+1404
0x3208	0x183C3C66 ;_TFT_defaultFont+1408
0x320C	0x00000018 ;_TFT_defaultFont+1412
0x3210	0x00000000 ;_TFT_defaultFont+1416
0x3214	0x00000000 ;_TFT_defaultFont+1420
0x3218	0x0C630C63 ;_TFT_defaultFont+1424
0x321C	0x0CF30C63 ;_TFT_defaultFont+1428
0x3220	0x079E06F6 ;_TFT_defaultFont+1432
0x3224	0x030C079E ;_TFT_defaultFont+1436
0x3228	0x0000030C ;_TFT_defaultFont+1440
0x322C	0x00000000 ;_TFT_defaultFont+1444
0x3230	0x00000000 ;_TFT_defaultFont+1448
0x3234	0x3C66C3C3 ;_TFT_defaultFont+1452
0x3238	0xC3663C18 ;_TFT_defaultFont+1456
0x323C	0x000000C3 ;_TFT_defaultFont+1460
0x3240	0x00000000 ;_TFT_defaultFont+1464
0x3244	0x6666C3C3 ;_TFT_defaultFont+1468
0x3248	0x1818183C ;_TFT_defaultFont+1472
0x324C	0x00000018 ;_TFT_defaultFont+1476
0x3250	0x00000000 ;_TFT_defaultFont+1480
0x3254	0x1830303F ;_TFT_defaultFont+1484
0x3258	0x0303060C ;_TFT_defaultFont+1488
0x325C	0x0000003F ;_TFT_defaultFont+1492
0x3260	0x1E000000 ;_TFT_defaultFont+1496
0x3264	0x06060606 ;_TFT_defaultFont+1500
0x3268	0x06060606 ;_TFT_defaultFont+1504
0x326C	0x001E0606 ;_TFT_defaultFont+1508
0x3270	0x01000000 ;_TFT_defaultFont+1512
0x3274	0x04020201 ;_TFT_defaultFont+1516
0x3278	0x10080804 ;_TFT_defaultFont+1520
0x327C	0x00202010 ;_TFT_defaultFont+1524
0x3280	0x1E000000 ;_TFT_defaultFont+1528
0x3284	0x18181818 ;_TFT_defaultFont+1532
0x3288	0x18181818 ;_TFT_defaultFont+1536
0x328C	0x001E1818 ;_TFT_defaultFont+1540
0x3290	0x00000000 ;_TFT_defaultFont+1544
0x3294	0x00000000 ;_TFT_defaultFont+1548
0x3298	0x00480030 ;_TFT_defaultFont+1552
0x329C	0x01020084 ;_TFT_defaultFont+1556
0x32A0	0x00000000 ;_TFT_defaultFont+1560
0x32A4	0x00000000 ;_TFT_defaultFont+1564
0x32A8	0x00000000 ;_TFT_defaultFont+1568
0x32AC	0x00000000 ;_TFT_defaultFont+1572
0x32B0	0x00000000 ;_TFT_defaultFont+1576
0x32B4	0x00000000 ;_TFT_defaultFont+1580
0x32B8	0x00000000 ;_TFT_defaultFont+1584
0x32BC	0x00FF0000 ;_TFT_defaultFont+1588
0x32C0	0x0C000000 ;_TFT_defaultFont+1592
0x32C4	0x00000018 ;_TFT_defaultFont+1596
0x32C8	0x00000000 ;_TFT_defaultFont+1600
0x32CC	0x00000000 ;_TFT_defaultFont+1604
0x32D0	0x00000000 ;_TFT_defaultFont+1608
0x32D4	0x623C0000 ;_TFT_defaultFont+1612
0x32D8	0x63637E60 ;_TFT_defaultFont+1616
0x32DC	0x0000007E ;_TFT_defaultFont+1620
0x32E0	0x03000000 ;_TFT_defaultFont+1624
0x32E4	0x673B0303 ;_TFT_defaultFont+1628
0x32E8	0x63636363 ;_TFT_defaultFont+1632
0x32EC	0x0000003F ;_TFT_defaultFont+1636
0x32F0	0x00000000 ;_TFT_defaultFont+1640
0x32F4	0x231E0000 ;_TFT_defaultFont+1644
0x32F8	0x23030303 ;_TFT_defaultFont+1648
0x32FC	0x0000001E ;_TFT_defaultFont+1652
0x3300	0x60000000 ;_TFT_defaultFont+1656
0x3304	0x637E6060 ;_TFT_defaultFont+1660
0x3308	0x73636363 ;_TFT_defaultFont+1664
0x330C	0x0000006E ;_TFT_defaultFont+1668
0x3310	0x00000000 ;_TFT_defaultFont+1672
0x3314	0x633E0000 ;_TFT_defaultFont+1676
0x3318	0x43037F63 ;_TFT_defaultFont+1680
0x331C	0x0000003E ;_TFT_defaultFont+1684
0x3320	0x1C000000 ;_TFT_defaultFont+1688
0x3324	0x060F0606 ;_TFT_defaultFont+1692
0x3328	0x06060606 ;_TFT_defaultFont+1696
0x332C	0x00000006 ;_TFT_defaultFont+1700
0x3330	0x00000000 ;_TFT_defaultFont+1704
0x3334	0x637E0000 ;_TFT_defaultFont+1708
0x3338	0x73636363 ;_TFT_defaultFont+1712
0x333C	0x3E61606E ;_TFT_defaultFont+1716
0x3340	0x03000000 ;_TFT_defaultFont+1720
0x3344	0x673B0303 ;_TFT_defaultFont+1724
0x3348	0x63636363 ;_TFT_defaultFont+1728
0x334C	0x00000063 ;_TFT_defaultFont+1732
0x3350	0x03000000 ;_TFT_defaultFont+1736
0x3354	0x03030003 ;_TFT_defaultFont+1740
0x3358	0x03030303 ;_TFT_defaultFont+1744
0x335C	0x00000003 ;_TFT_defaultFont+1748
0x3360	0x06000000 ;_TFT_defaultFont+1752
0x3364	0x06070006 ;_TFT_defaultFont+1756
0x3368	0x06060606 ;_TFT_defaultFont+1760
0x336C	0x03060606 ;_TFT_defaultFont+1764
0x3370	0x03000000 ;_TFT_defaultFont+1768
0x3374	0x1B330303 ;_TFT_defaultFont+1772
0x3378	0x1B0F070F ;_TFT_defaultFont+1776
0x337C	0x00000033 ;_TFT_defaultFont+1780
0x3380	0x03000000 ;_TFT_defaultFont+1784
0x3384	0x03030303 ;_TFT_defaultFont+1788
0x3388	0x03030303 ;_TFT_defaultFont+1792
0x338C	0x00000003 ;_TFT_defaultFont+1796
0x3390	0x00000000 ;_TFT_defaultFont+1800
0x3394	0x00000000 ;_TFT_defaultFont+1804
0x3398	0x00000000 ;_TFT_defaultFont+1808
0x339C	0x033301DF ;_TFT_defaultFont+1812
0x33A0	0x03330333 ;_TFT_defaultFont+1816
0x33A4	0x03330333 ;_TFT_defaultFont+1820
0x33A8	0x00000333 ;_TFT_defaultFont+1824
0x33AC	0x00000000 ;_TFT_defaultFont+1828
0x33B0	0x00000000 ;_TFT_defaultFont+1832
0x33B4	0x673B0000 ;_TFT_defaultFont+1836
0x33B8	0x63636363 ;_TFT_defaultFont+1840
0x33BC	0x00000063 ;_TFT_defaultFont+1844
0x33C0	0x00000000 ;_TFT_defaultFont+1848
0x33C4	0x633E0000 ;_TFT_defaultFont+1852
0x33C8	0x63636363 ;_TFT_defaultFont+1856
0x33CC	0x0000003E ;_TFT_defaultFont+1860
0x33D0	0x00000000 ;_TFT_defaultFont+1864
0x33D4	0x673B0000 ;_TFT_defaultFont+1868
0x33D8	0x63636363 ;_TFT_defaultFont+1872
0x33DC	0x0303033F ;_TFT_defaultFont+1876
0x33E0	0x00000000 ;_TFT_defaultFont+1880
0x33E4	0x637E0000 ;_TFT_defaultFont+1884
0x33E8	0x73636363 ;_TFT_defaultFont+1888
0x33EC	0x6060606E ;_TFT_defaultFont+1892
0x33F0	0x00000000 ;_TFT_defaultFont+1896
0x33F4	0x1F1B0000 ;_TFT_defaultFont+1900
0x33F8	0x03030303 ;_TFT_defaultFont+1904
0x33FC	0x00000003 ;_TFT_defaultFont+1908
0x3400	0x00000000 ;_TFT_defaultFont+1912
0x3404	0x231E0000 ;_TFT_defaultFont+1916
0x3408	0x31381E07 ;_TFT_defaultFont+1920
0x340C	0x0000001E ;_TFT_defaultFont+1924
0x3410	0x00000000 ;_TFT_defaultFont+1928
0x3414	0x061F0606 ;_TFT_defaultFont+1932
0x3418	0x06060606 ;_TFT_defaultFont+1936
0x341C	0x0000001C ;_TFT_defaultFont+1940
0x3420	0x00000000 ;_TFT_defaultFont+1944
0x3424	0x63630000 ;_TFT_defaultFont+1948
0x3428	0x73636363 ;_TFT_defaultFont+1952
0x342C	0x0000006E ;_TFT_defaultFont+1956
0x3430	0x00000000 ;_TFT_defaultFont+1960
0x3434	0x63630000 ;_TFT_defaultFont+1964
0x3438	0x1C363663 ;_TFT_defaultFont+1968
0x343C	0x0000001C ;_TFT_defaultFont+1972
0x3440	0x00000000 ;_TFT_defaultFont+1976
0x3444	0x00000000 ;_TFT_defaultFont+1980
0x3448	0x00000000 ;_TFT_defaultFont+1984
0x344C	0x03330333 ;_TFT_defaultFont+1988
0x3450	0x01B601B6 ;_TFT_defaultFont+1992
0x3454	0x00CC01CE ;_TFT_defaultFont+1996
0x3458	0x000000CC ;_TFT_defaultFont+2000
0x345C	0x00000000 ;_TFT_defaultFont+2004
0x3460	0x00000000 ;_TFT_defaultFont+2008
0x3464	0x33330000 ;_TFT_defaultFont+2012
0x3468	0x331E0C1E ;_TFT_defaultFont+2016
0x346C	0x00000033 ;_TFT_defaultFont+2020
0x3470	0x00000000 ;_TFT_defaultFont+2024
0x3474	0x63630000 ;_TFT_defaultFont+2028
0x3478	0x1C363663 ;_TFT_defaultFont+2032
0x347C	0x0C0C181C ;_TFT_defaultFont+2036
0x3480	0x00000000 ;_TFT_defaultFont+2040
0x3484	0x303F0000 ;_TFT_defaultFont+2044
0x3488	0x03060C18 ;_TFT_defaultFont+2048
0x348C	0x0000003F ;_TFT_defaultFont+2052
0x3490	0x38000000 ;_TFT_defaultFont+2056
0x3494	0x0C0C0C0C ;_TFT_defaultFont+2060
0x3498	0x0C0C0C07 ;_TFT_defaultFont+2064
0x349C	0x00380C0C ;_TFT_defaultFont+2068
0x34A0	0x0C000000 ;_TFT_defaultFont+2072
0x34A4	0x0C0C0C0C ;_TFT_defaultFont+2076
0x34A8	0x0C0C0C0C ;_TFT_defaultFont+2080
0x34AC	0x000C0C0C ;_TFT_defaultFont+2084
0x34B0	0x07000000 ;_TFT_defaultFont+2088
0x34B4	0x0C0C0C0C ;_TFT_defaultFont+2092
0x34B8	0x0C0C0C38 ;_TFT_defaultFont+2096
0x34BC	0x00070C0C ;_TFT_defaultFont+2100
0x34C0	0x00000000 ;_TFT_defaultFont+2104
0x34C4	0x00000000 ;_TFT_defaultFont+2108
0x34C8	0x00000000 ;_TFT_defaultFont+2112
0x34CC	0x021E0000 ;_TFT_defaultFont+2116
0x34D0	0x03F1023F ;_TFT_defaultFont+2120
0x34D4	0x000001E1 ;_TFT_defaultFont+2124
0x34D8	0x00000000 ;_TFT_defaultFont+2128
0x34DC	0x00000000 ;_TFT_defaultFont+2132
0x34E0	0x00000000 ;_TFT_defaultFont+2136
0x34E4	0x07FE0000 ;_TFT_defaultFont+2140
0x34E8	0x04020402 ;_TFT_defaultFont+2144
0x34EC	0x04020402 ;_TFT_defaultFont+2148
0x34F0	0x04020402 ;_TFT_defaultFont+2152
0x34F4	0x04020402 ;_TFT_defaultFont+2156
0x34F8	0x000007FE ;_TFT_defaultFont+2160
0x34FC	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_1 [60]
; Containing: ?ICScp_intro_screen_intro_msg_L0 [43]
;             APBAHBPrescTable [16]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x3500	0x6C6C6548 ;_initBlock_1+0 : ?ICScp_intro_screen_intro_msg_L0 at 0x3500
0x3504	0x6C50206F ;_initBlock_1+4
0x3508	0x65736165 ;_initBlock_1+8
0x350C	0x65727020 ;_initBlock_1+12
0x3510	0x4A207373 ;_initBlock_1+16
0x3514	0x7473796F ;_initBlock_1+20
0x3518	0x206B6369 ;_initBlock_1+24
0x351C	0x6E776F64 ;_initBlock_1+28
0x3520	0x6F740A20 ;_initBlock_1+32
0x3524	0x61747320 ;_initBlock_1+36
0x3528	0x00007472 ;_initBlock_1+40 : APBAHBPrescTable at 0x352B
0x352C	0x01000000 ;_initBlock_1+44
0x3530	0x01040302 ;_initBlock_1+48
0x3534	0x06040302 ;_initBlock_1+52
0x3538	0x00090807 ;_initBlock_1+56 : ?ICS__Lib_TFT___SSD1963_controller at 0x353B
; end of _initBlock_1
;,0 :: _initBlock_2 [4]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT_Ptr_Set [2]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x353C	0x00000000 ;_initBlock_2+0 : ?ICS__Lib_TFT_FontInitialized at 0x353C : ?ICS__Lib_TFT_Ptr_Set at 0x353D : ?ICS__Lib_TFT___no_acceleration at 0x353F
; end of _initBlock_2
;,0 :: _initBlock_3 [4]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs___controller [2]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x3540	0x0000FF00 ;_initBlock_3+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x3540 : ?ICS__Lib_TFT_Defs___controller at 0x3541 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x3543
; end of _initBlock_3
;__Lib_TouchPanel_TFT.c,0 :: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x3544	0x00 ;?ICS__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _Delay_1us
0x0168      [24]    __Lib_TFT_Defs_Write_to_Port
0x0180      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x01AC     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x02D4      [24]    _GPIO_Analog_Input
0x02EC      [52]    __Lib_TFT_Defs_Read_From_Port
0x0320     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x03E4      [52]    _TFT_Write_Command
0x0418      [52]    _TFT_Set_Index
0x044C      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x049C      [80]    _TFT_SSD1963_8bit_Set_Index
0x04F0      [24]    _Delay_10ms
0x0508      [24]    _Delay_5ms
0x0520     [140]    _GPIO_Clk_Enable
0x05AC     [136]    _TFT_Dot
0x0634     [100]    __Lib_TFT__TFT_getHeader
0x0698      [24]    _Delay_100ms
0x06B0      [12]    _Is_TFT_Rotated_180
0x06BC     [512]    __Lib_TFT__TFT_Write_Char
0x08BC     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x0BD0     [788]    __Lib_TFT__TFT_Write_Char_E
0x0EE4     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x12B8      [24]    _Delay_50us
0x12D0     [150]    __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
0x1368      [52]    _ADC1_Init
0x139C      [16]    _Is_TFT_Set
0x13AC     [500]    _GPIO_Config
0x15A0     [288]    _ADC_Set_Input_Channel
0x16C0      [24]    _TFT_Set_Pen
0x16D8      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1708     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x17AC      [24]    _TFT_Move_Cursor
0x17C4      [64]    _TFT_Set_Brush
0x1804      [96]    _TFT_SSD1963_8bit_Write_Data
0x1864      [28]    _GPIO_Digital_Output
0x1880      [16]    __Lib_TFT_Is_SSD1963_Set
0x1890     [104]    _TFT_Set_Address_ILI9340
0x18F8     [104]    _TFT_Set_Address_ILI9342
0x1960      [44]    _TFT_16bit_Write_Data
0x198C      [92]    _TFT_Write_Data
0x19E8     [136]    _TFT_Write_Text
0x1A70      [16]    _Get_Object
0x1A80      [28]    _ADC1_Get_Sample
0x1A9C     [108]    _TFT_Set_Font
0x1B08      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x1B30      [28]    _ADC2_Get_Sample
0x1B4C      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY
0x1B8C     [104]    _TFT_Set_Address_ILI9481
0x1BF4      [28]    _TFT_Set_Default_Mode
0x1C10     [236]    _TP_TFT_Init
0x1CFC      [16]    _TP_TFT_Set_ADC_Threshold
0x1D0C      [16]    _TP_TFT_Set_Default_Mode
0x1D1C     [220]    _TFT_Init_ILI9341_8bit
0x1DF8      [48]    _Init_ADC
0x1E28      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX
0x1E68     [104]    _TFT_Set_Address_SST7715R
0x1ED0     [212]    _TFT_Set_Address_HX8352A
0x1FA4     [104]    _TFT_Set_Address_R61526
0x200C     [120]    _TFT_Set_Address
0x2084     [328]    _TFT_Set_Address_SSD1963II
0x21CC     [360]    _TFT_Set_Address_SSD1963I
0x2334      [60]    _Process_TP_Up
0x2370     [560]    _TP_TFT_Get_Coordinates
0x25A0      [36]    _Process_TP_Press
0x25C4      [44]    _Process_TP_Down
0x25F0     [132]    _TP_TFT_Press_Detect
0x2674     [144]    _TFT_Fill_Screen
0x2704      [48]    P7_final_project_driver_InitializeObjects
0x2734      [48]    _Init_MCU
0x2764      [88]    P7_final_project_driver_InitializeTouchPanel
0x27BC      [76]    _cp_intro_screen
0x2808     [236]    _DrawScreen
0x28F4      [58]    ___FillZeros
0x2930      [20]    ___CC2DW
0x2944     [108]    __Lib_System_105_107_SystemClockSetDefault
0x29B0      [36]    _load_intro_screen
0x29D4     [108]    _Check_TP
0x2A40     [104]    _Start_TP
0x2AA8      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2ABC       [8]    ___GenExcept
0x2AC4     [108]    _main
0x2B30     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    __Lib_TFT___SSD1963_controller
0x20000001       [1]    __Lib_TFT_FontInitialized
0x20000002       [2]    __Lib_TFT_Ptr_Set
0x20000004       [1]    __Lib_TFT___no_acceleration
0x20000005       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000006       [2]    __Lib_TFT_Defs___controller
0x20000008       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000009       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x2000000A       [2]    __object_count
0x2000000C       [4]    _PressedObject
0x20000010       [2]    _PressedObjectType
0x20000012       [1]    _object_pressed
0x20000013       [1]    _PenDown
0x20000014       [4]    _CurrentScreen
0x20000018       [2]    _display_width
0x2000001A       [2]    _display_height
0x2000001C       [8]    _Screen1
0x20000024       [2]    _Xcoord
0x20000026       [2]    _Ycoord
0x20000028       [4]    _ADC_Get_Sample_Ptr
0x2000002C       [4]    ___System_CLOCK_IN_KHZ
0x20000030      [10]    __Lib_TFT_headerBuffer
0x2000003A       [2]    _TFT_DISP_WIDTH
0x2000003C       [4]    _TFT_Get_Ext_Data_Ptr
0x20000040       [2]    _TFT_DISP_HEIGHT
0x20000042       [2]    __Lib_TFT__fontFirstChar
0x20000044       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000048       [4]    _TFT_Set_Address_Ptr
0x2000004C       [4]    _TFT_Write_Data_Ptr
0x20000050       [2]    __Lib_TFT__fontLastChar
0x20000052       [1]    __Lib_TFT_FontOrientation
0x20000053       [1]    _ExternalFontSet
0x20000054       [4]    __Lib_TFT__font
0x20000058       [2]    __Lib_TFT_y_cord
0x2000005A       [2]    __Lib_TFT__fontHeight
0x2000005C       [2]    __Lib_TFT_x_cord
0x2000005E       [2]    __Lib_TFT_FontColor
0x20000060       [4]    __Lib_TFT_activeExtFont
0x20000064       [1]    __Lib_TFT_BrushEnabled
0x20000065       [1]    __Lib_TFT_GradientEnabled
0x20000066       [2]    __Lib_TFT_BrushColor
0x20000068       [1]    __Lib_TFT_GradientOrientation
0x20000069       [1]    __Lib_TFT_PenWidth
0x2000006A       [2]    __Lib_TFT_GradColorFrom
0x2000006C       [2]    __Lib_TFT_GradColorTo
0x2000006E       [2]    __Lib_TFT_PenColor
0x20000070       [4]    _TFT_Set_Index_Ptr
0x20000074       [4]    _TFT_Write_Command_Ptr
0x20000078       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x2000007A       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x2000007C       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x2000007E       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x2000007F       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x20000080       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x20000082       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x20000084       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x20000086       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x20000088       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x2000008A       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2C88    [2168]    _TFT_defaultFont
0x3500      [43]    ?ICScp_intro_screen_intro_msg_L0
0x352B      [16]    __Lib_System_105_107_APBAHBPrescTable
0x353B       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x353C       [1]    ?ICS__Lib_TFT_FontInitialized
0x353D       [2]    ?ICS__Lib_TFT_Ptr_Set
0x353F       [1]    ?ICS__Lib_TFT___no_acceleration
0x3540       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x3541       [2]    ?ICS__Lib_TFT_Defs___controller
0x3543       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x3544       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
