// Seed: 246648544
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output tri1 id_4
);
  assign id_4 = id_3;
  assign id_4 = 1;
  module_0 modCall_1 ();
  tri0 id_6 = id_2;
endmodule
module module_2;
  always id_1 <= -1;
  module_0 modCall_1 ();
  wire id_2;
  assign id_1 = 1;
  timeunit 1ps;
  always $display;
endmodule
module module_3 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri1 id_2
);
  logic [7:0] id_4, id_5, id_6 = id_4, id_7, id_8;
  id_9(
      .id_0(id_5)
  );
  generate
    id_10(
        id_4
    );
  endgenerate
  assign id_8[1'b0] = id_10;
  module_0 modCall_1 ();
endmodule
