INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 55 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
