0.6
2018.3
Dec  7 2018
00:33:28
D:/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project_1/project_1.srcs/sources_1/new/half_adder.v,1706102858,verilog,,,,half_adder,,,,,,,,
