INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sim_1/new/tb_FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FA
