// Seed: 1228397329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_6;
  assign id_5 = -1'b0;
  localparam id_7 = 1, id_8 = id_1, id_9 = 1 > 'b0, id_10 = id_8;
  assign id_5 = -1;
  reg id_11;
  parameter id_12 = 1 - id_9;
  always @(id_1 or negedge id_3 != 1) begin : LABEL_0
    id_11 = id_5;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wand _id_3,
    input wor id_4,
    input tri1 id_5,
    output wire id_6,
    input tri0 id_7,
    output supply0 id_8
);
  logic [7:0] id_10, id_11;
  wire id_12;
  assign id_0 = -1;
  wire [id_3 : (  (  -1  ==?  1  )  )] id_13;
  logic id_14;
  ;
  assign id_10[-1] = -1;
  initial $unsigned(31);
  ;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_14,
      id_14,
      id_13
  );
  assign modCall_1.id_9 = 0;
endmodule
