
examples/TP3/Punto_4/out/Punto_4.elf:     file format elf32-littlearm
examples/TP3/Punto_4/out/Punto_4.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0004c5

Program Header:
0x70000001 off    0x000135a0 vaddr 0x1a0035a0 paddr 0x1a0035a0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x000001c4 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000035a8 memsz 0x000035a8 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0035a8 align 2**16
         filesz 0x000000ec memsz 0x000000ec flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000359c  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ec  10000000  1a0035a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
  6 .bss          000000d4  100000f0  100000f0  000000f0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 11 .init_array   00000004  1a00359c  1a00359c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0035a0  1a0035a0  000135a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200ec  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200ec  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200ec  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200ec  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200ec  2**2
                  CONTENTS
 18 .noinit       00000000  100001c4  100001c4  000200ec  2**2
                  CONTENTS
 19 .debug_info   000214f1  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00004bb8  00000000  00000000  000415dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00008bc7  00000000  00000000  00046195  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000ab8  00000000  00000000  0004ed5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000bd0  00000000  00000000  0004f814  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000d477  00000000  00000000  000503e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   000135c2  00000000  00000000  0005d85b  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00029e2f  00000000  00000000  00070e1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000079  00000000  00000000  0009ac4c  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  0009acc5  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002094  00000000  00000000  0009acf8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000f0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a00359c l    d  .init_array	00000000 .init_array
1a0035a0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100001c4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0018b0 l     F .text	000000c8 uartProcessIRQ
1000010c l     O .bss	00000004 rxIsrCallbackUART0
10000110 l     O .bss	00000004 rxIsrCallbackUART0Params
10000114 l     O .bss	00000004 rxIsrCallbackUART2
10000118 l     O .bss	00000004 rxIsrCallbackUART2Params
1000011c l     O .bss	00000004 rxIsrCallbackUART3
10000120 l     O .bss	00000004 rxIsrCallbackUART3Params
10000124 l     O .bss	00000004 txIsrCallbackUART0
10000128 l     O .bss	00000004 txIsrCallbackUART0Params
1000012c l     O .bss	00000004 txIsrCallbackUART2
10000130 l     O .bss	00000004 txIsrCallbackUART2Params
10000134 l     O .bss	00000004 txIsrCallbackUART3
10000138 l     O .bss	00000004 txIsrCallbackUART3Params
1a0034bc l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 system.c
100000f0 l     O .bss	00000004 heap_end.5869
00000000 l    df *ABS*	00000000 board_sysinit.c
1a003230 l     O .text	00000004 InitClkStates
1a003234 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a0006c8 l     F .text	00000044 Board_LED_Init
1a00070c l     F .text	00000040 Board_TEC_Init
1a00074c l     F .text	00000040 Board_GPIO_Init
1a00078c l     F .text	00000030 Board_ADC_Init
1a0007bc l     F .text	00000038 Board_SPI_Init
1a0007f4 l     F .text	00000024 Board_I2C_Init
1a0032ac l     O .text	00000008 GpioButtons
1a0032b4 l     O .text	0000000c GpioLeds
1a0032c0 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0008cc l     F .text	000000a0 pll_calc_divs
1a00096c l     F .text	0000010c pll_get_frac
1a000a78 l     F .text	00000048 Chip_Clock_FindBaseClock
1a000ce4 l     F .text	00000022 Chip_Clock_GetDivRate
100000f4 l     O .bss	00000008 audio_usb_pll_freq
1a0032e0 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000e50 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000e64 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000f04 l     F .text	0000002c Chip_UART_GetIndex
1a00334c l     O .text	00000008 UART_BClock
1a003354 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a001124 l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a001174 l     F .text	00000014 Chip_ADC_GetClockIndex
1a001188 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a00335c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0013e8 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_timer.c
1a001632 l     F .text	00000002 errorOcurred
1a001634 l     F .text	00000002 doNothing
1000003c l     O .data	00000040 timer_dd
1a00348c l     O .text	00000030 timer_sd
00000000 l    df *ABS*	00000000 sapi_tick.c
100000fc l     O .bss	00000004 callBackFuncParams
10000100 l     O .bss	00000008 tickCounter
10000108 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1000013c l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_rgb.c
1a001c28 l     F .text	0000009c StabilizePwmValues
1a001cc4 l     F .text	00000058 InitRgbFirstTime
1a001d1c l     F .text	00000144 UpdateLedsStates
10000140 l     O .bss	00000063 RgbLeds
100001a3 l     O .bss	00000001 rgbInitialized.14158
100001a4 l     O .bss	00000004 ticksCounter.14145
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a002388 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a002728 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
1000008c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0035a0 l       .init_array	00000000 __init_array_end
1a00359c l       .bss_RAM5	00000000 __preinit_array_end
1a00359c l       .init_array	00000000 __init_array_start
1a00359c l       .bss_RAM5	00000000 __preinit_array_start
1a000b0c g     F .text	0000001c Chip_Clock_GetDividerSource
1a000564 g     F .text	00000012 _isatty_r
1a002d34 g     F .text	000000dc _puts_r
1a001ac4 g     F .text	00000014 uartRxRead
1a000576 g     F .text	0000000a _lseek_r
1a000130  w    F .text	00000002 DebugMon_Handler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0000c0 g       .text	00000000 __section_table_start
1a000166  w    F .text	00000002 I2C0_IRQHandler
1a002d04 g     F .text	00000030 printf
1a0008ae g     F .text	00000008 __stdio_init
100001b8 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a002e7a g     F .text	00000024 __sseek
1a002438 g     F .text	00000070 __sinit
1a002ea8 g     F .text	000000a4 __swbuf_r
1a000126  w    F .text	00000002 HardFault_Handler
1a0023dc g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a00122e g     F .text	0000000c Chip_ADC_SetResolution
1a001ee4 g     F .text	00000014 rgbReadDutyGreen
1a00319c g     F .text	0000000c __malloc_unlock
1a001884 g     F .text	0000002c SysTick_Handler
1a000f84 g     F .text	00000040 Chip_UART_SetBaud
1a000166  w    F .text	00000002 SPIFI_ADCHS_IRQHandler
100001b9 g     O .bss	00000001 __lock___arc4random_mutex
1a0004c0  w    F .text	00000002 initialise_monitor_handles
1a000166  w    F .text	00000002 SDIO_IRQHandler
1a000850 g     F .text	0000001c Board_UARTGetChar
1a000132  w    F .text	00000002 PendSV_Handler
1a000124  w    F .text	00000002 NMI_Handler
1a0035a8 g       .ARM.exidx	00000000 __exidx_end
1a0000fc g       .text	00000000 __data_section_table_end
1a000166  w    F .text	00000002 UART1_IRQHandler
1a00055a g     F .text	0000000a _fstat_r
53ff756e g       *ABS*	00000000 __valid_user_code_checksum
1a0035a8 g       .ARM.exidx	00000000 _etext
1a000166  w    F .text	00000002 USB1_IRQHandler
1a0017a0 g     F .text	00000044 TIMER3_IRQHandler
1a000d88 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000168 g     F .text	0000000a UART0_IRQHandler
1a000154 g     F .text	00000012 bss_init
1a00115c g     F .text	00000018 Chip_TIMER_Reset
1a000166  w    F .text	00000002 SGPIO_IRQHandler
1a0023d0 g     F .text	0000000c _cleanup_r
1a001f0c g     F .text	00000000 .hidden __aeabi_uldivmod
100001c4 g       .noinit	00000000 _noinit
1a002e10 g     F .text	00000010 puts
100001b0 g     O .bss	00000004 SystemCoreClock
1a000f30 g     F .text	00000054 Chip_UART_Init
1a000166  w    F .text	00000002 ADC0_IRQHandler
1a00043c g     F .text	00000040 printReference
1a00012c  w    F .text	00000002 UsageFault_Handler
1a000e04 g     F .text	0000004c Chip_Clock_GetRate
1a000650 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001f3c g     F .text	000002c2 .hidden __udivmoddi4
1a0005f8 g     F .text	00000020 _sbrk_r
1a0032a8 g     O .text	00000004 ExtRateIn
1a000166  w    F .text	00000002 IntDefaultHandler
1a000166  w    F .text	00000002 SSP0_SSP1_IRQHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000580 g     F .text	0000004e _read_r
1a0035a0 g       .ARM.exidx	00000000 __exidx_start
100001ba g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
100001bb g     O .bss	00000001 __lock___sinit_recursive_mutex
1a003564 g     O .text	00000004 _global_impure_ptr
1a002574 g     F .text	00000048 __libc_init_array
1a000166  w    F .text	00000002 ADC1_IRQHandler
1a000166  w    F .text	00000002 RIT_WDT_IRQHandler
1a000166  w    F .text	00000002 FLASH_EEPROM_ATIMER_IRQHandler
1a00086c g     F .text	00000030 Board_Init
1a00054e  w    F .text	00000002 _init
1a0000c0 g       .text	00000000 __data_section_table
1a000166  w    F .text	00000002 RTC_IRQHandler
100001c4 g       .bss	00000000 _ebss
1a001760 g     F .text	00000040 TIMER0_IRQHandler
1a0004c4 g     F .text	00000088 Reset_Handler
1a001808 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0010e8 g     F .text	0000003c Chip_I2C_SetClockRate
1a000166  w    F .text	00000002 LCD_IRQHandler
1a000ac0 g     F .text	0000004c Chip_Clock_EnableCrystal
100001bc g     O .bss	00000001 __lock___malloc_recursive_mutex
1a000300 g     F .text	0000013c readUart
1a000166  w    F .text	00000002 M4_IRQHandler
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000136 g     F .text	0000001e data_init
1a003504 g     O .text	00000020 __sf_fake_stderr
1a0010c0 g     F .text	00000028 Chip_I2C_Init
1a0025c0 g     F .text	00000002 __retarget_lock_release_recursive
1a000c7c g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a0033a4 g     O .text	000000e6 gpioPinsInit
1a001978 g     F .text	00000090 uartInterrupt
1a000e7c g     F .text	00000012 Chip_SSP_SetClockRate
1a002756 g     F .text	00000024 __sfputs_r
1a002408 g     F .text	0000000c __sfp_lock_acquire
1a0030f0 g     F .text	00000000 memchr
1a001638 g     F .text	00000120 Timer_Init
1a0025d4 g     F .text	000000a0 _free_r
1a001758 g     F .text	00000008 Timer_microsecondsToTicks
1a000d60 g     F .text	00000028 Chip_Clock_GetBaseClock
100000f0 g       .bss	00000000 _bss
1a0011fc g     F .text	00000032 Chip_ADC_SetSampleRate
1a000e8e g     F .text	0000003e Chip_SSP_SetBitRate
1a000166  w    F .text	00000002 I2S0_I2S1_QEI_IRQHandler
1a0008b6 g     F .text	00000002 Chip_GPIO_Init
1a0032d4 g     O .text	00000004 OscRateIn
1a001ad8 g     F .text	0000007c uartInit
100001c4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001150 g     F .text	0000000c Chip_TIMER_Init
1a000124 g       .text	00000000 __bss_section_table_end
1a000550 g     F .text	0000000a _close_r
1a00141c g     F .text	000001ac gpioInit
1a002f4c g     F .text	000000dc __swsetup_r
1a002200  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0024a8 g     F .text	0000008c __sfp
1a00242c g     F .text	0000000c __sinit_lock_release
1a002e20 g     F .text	00000022 __sread
1a001b60 g     F .text	0000001c USB0_IRQHandler
1a003190 g     F .text	0000000c __malloc_lock
1a00083c g     F .text	00000014 Board_UARTPutChar
1a000166  w    F .text	00000002 SCT_IRQHandler
1a002310 g     F .text	00000078 _fflush_r
1a003524 g     O .text	00000020 __sf_fake_stdin
1a000b28 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a001ed0 g     F .text	00000014 rgbReadDutyRed
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0025be g     F .text	00000002 __retarget_lock_acquire_recursive
1a0025c2 g     F .text	00000010 memset
1a000128  w    F .text	00000002 MemManage_Handler
1a00047c g     F .text	00000044 main
1a001e60 g     F .text	0000004c rgbInit
1a0025bc g     F .text	00000002 __retarget_lock_init_recursive
1a001ef8 g     F .text	00000014 rgbReadDutyBlue
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00012e  w    F .text	00000002 SVC_Handler
1a002e9e g     F .text	00000008 __sclose
1a002674 g     F .text	000000b4 _malloc_r
1a000d94 g     F .text	0000003c Chip_Clock_EnableOpts
1a0008a6 g     F .text	00000008 __stdio_getchar
1a000b44 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000bfc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001394 g     F .text	00000038 SystemInit
1a001bf0 g     F .text	00000038 delay
1a0000fc g       .text	00000000 __bss_section_table
1a0015c8 g     F .text	0000006a gpioWrite
1a00054c  w    F .text	00000002 _fini
1a002d04 g     F .text	00000030 iprintf
1a0011bc g     F .text	00000040 Chip_ADC_Init
100001b4 g     O .bss	00000004 g_pUsbApi
1a000618 g     F .text	00000038 Board_SetupMuxing
1a000fc4 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0017e4 g     F .text	0000000c tickRead
1a0005ce g     F .text	00000028 _write_r
10000080 g     O .data	00000008 tickRateMS
1a000166  w    F .text	00000002 SPI_DAC_IRQHandler
1a000166  w    F .text	00000002 ETH_IRQHandler
1a0029dc g     F .text	000000da _printf_common
10000088 g     O .data	00000004 _impure_ptr
1a002204 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1b000000 g       .text	00000000 __core_m0app_START__
1a000166  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
100001c4 g       .bss	00000000 _pvHeapStart
1a000166  w    F .text	00000002 UART2_CAN1_IRQHandler
1a000124 g       .text	00000000 __section_table_end
1a000ecc g     F .text	00000038 Chip_SSP_Init
1a003028 g     F .text	00000048 __swhatbuf_r
1a000818 g     F .text	00000024 Board_Debug_Init
1a00089c g     F .text	0000000a __stdio_putchar
100000ec g       .data	00000000 _edata
1a0010a0 g     F .text	00000020 Chip_I2C_EventHandler
1a000166  w    F .text	00000002 M0SUB_IRQHandler
100001bd g     O .bss	00000001 __lock___at_quick_exit_mutex
1a00123c g     F .text	00000158 Chip_SetupCoreClock
1a002e42 g     F .text	00000038 __swrite
1a00277c g     F .text	00000260 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a001eac g     F .text	00000024 rgbWriteRaw
1a002534 g     F .text	0000003e _fwalk_reent
1a0008b8 g     F .text	00000014 SystemCoreClockUpdate
1a000166  w    F .text	00000002 DMA_IRQHandler
1a000166  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a002414 g     F .text	0000000c __sfp_lock_release
1a003544 g     O .text	00000020 __sf_fake_stdout
1a002200  w    F .text	00000002 .hidden __aeabi_idiv0
1a001a08 g     F .text	000000bc uartCallbackSet
1a00012a  w    F .text	00000002 BusFault_Handler
100001be g     O .bss	00000001 __lock___dd_hash_mutex
1a003070 g     F .text	00000080 __smakebuf_r
100001bf g     O .bss	00000001 __lock___tz_mutex
1a002ab8 g     F .text	0000024c _printf_i
1a000dd0 g     F .text	00000034 Chip_Clock_Enable
1a001b54 g     F .text	0000000a UART3_IRQHandler
100001ac g     O .bss	00000004 __malloc_sbrk_start
1a000166  w    F .text	00000002 MCPWM_IRQHandler
1a001b7c g     F .text	00000074 boardInit
100001a8 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	00000080 g_pfnVendorVectors
1a00277c g     F .text	00000260 _vfprintf_r
1a000166  w    F .text	00000002 GINT1_IRQHandler
1a0017f0 g     F .text	00000018 tickPowerSet
1a000d08 g     F .text	00000058 Chip_Clock_SetBaseClock
1a0013cc g     F .text	0000001c cyclesCounterInit
1a000166  w    F .text	00000002 GPIO4_IRQHandler
100001c0 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a002420 g     F .text	0000000c __sinit_lock_acquire
1a0006bc g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 c5 04 00 1a 25 01 00 1a 27 01 00 1a     ........%...'...
1a000010:	29 01 00 1a 2b 01 00 1a 2d 01 00 1a 6e 75 ff 53     )...+...-...nu.S
	...
1a00002c:	2f 01 00 1a 31 01 00 1a 00 00 00 00 33 01 00 1a     /...1.......3...
1a00003c:	85 18 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	67 01 00 1a 67 01 00 1a 67 01 00 1a 00 00 00 00     g...g...g.......
1a000050:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a000060:	61 1b 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     a...g...g...g...
1a000070:	61 17 00 1a 67 01 00 1a 67 01 00 1a a1 17 00 1a     a...g...g.......
1a000080:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a000090:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a0000a0:	69 01 00 1a 67 01 00 1a 67 01 00 1a 55 1b 00 1a     i...g...g...U...
1a0000b0:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...

1a0000c0 <__data_section_table>:
1a0000c0:	1a0035a8 	.word	0x1a0035a8
1a0000c4:	10000000 	.word	0x10000000
1a0000c8:	000000ec 	.word	0x000000ec
1a0000cc:	1a0035a8 	.word	0x1a0035a8
1a0000d0:	10080000 	.word	0x10080000
1a0000d4:	00000000 	.word	0x00000000
1a0000d8:	1a0035a8 	.word	0x1a0035a8
1a0000dc:	20000000 	.word	0x20000000
1a0000e0:	00000000 	.word	0x00000000
1a0000e4:	1a0035a8 	.word	0x1a0035a8
1a0000e8:	20008000 	.word	0x20008000
1a0000ec:	00000000 	.word	0x00000000
1a0000f0:	1a0035a8 	.word	0x1a0035a8
1a0000f4:	2000c000 	.word	0x2000c000
1a0000f8:	00000000 	.word	0x00000000

1a0000fc <__bss_section_table>:
1a0000fc:	100000f0 	.word	0x100000f0
1a000100:	000000d4 	.word	0x000000d4
1a000104:	10080000 	.word	0x10080000
1a000108:	00000000 	.word	0x00000000
1a00010c:	20000000 	.word	0x20000000
1a000110:	00000000 	.word	0x00000000
1a000114:	20008000 	.word	0x20008000
1a000118:	00000000 	.word	0x00000000
1a00011c:	2000c000 	.word	0x2000c000
1a000120:	00000000 	.word	0x00000000

1a000124 <NMI_Handler>:

}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
1a000124:	e7fe      	b.n	1a000124 <NMI_Handler>

1a000126 <HardFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
1a000126:	e7fe      	b.n	1a000126 <HardFault_Handler>

1a000128 <MemManage_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
1a000128:	e7fe      	b.n	1a000128 <MemManage_Handler>

1a00012a <BusFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
1a00012a:	e7fe      	b.n	1a00012a <BusFault_Handler>

1a00012c <UsageFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
1a00012c:	e7fe      	b.n	1a00012c <UsageFault_Handler>

1a00012e <SVC_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
1a00012e:	e7fe      	b.n	1a00012e <SVC_Handler>

1a000130 <DebugMon_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
1a000130:	e7fe      	b.n	1a000130 <DebugMon_Handler>

1a000132 <PendSV_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
1a000132:	e7fe      	b.n	1a000132 <PendSV_Handler>
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
1a000134:	e7fe      	b.n	1a000134 <PendSV_Handler+0x2>

1a000136 <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000136:	2300      	movs	r3, #0
1a000138:	4293      	cmp	r3, r2
1a00013a:	d20a      	bcs.n	1a000152 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00013c:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a00013e:	f850 4b04 	ldr.w	r4, [r0], #4
1a000142:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a000146:	3304      	adds	r3, #4
1a000148:	4293      	cmp	r3, r2
1a00014a:	d3f8      	bcc.n	1a00013e <data_init+0x8>
}
1a00014c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000150:	4770      	bx	lr
1a000152:	4770      	bx	lr

1a000154 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000154:	2300      	movs	r3, #0
1a000156:	428b      	cmp	r3, r1
1a000158:	d204      	bcs.n	1a000164 <bss_init+0x10>
        *pulDest++ = 0;
1a00015a:	2200      	movs	r2, #0
1a00015c:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a000160:	3304      	adds	r3, #4
1a000162:	e7f8      	b.n	1a000156 <bss_init+0x2>
}
1a000164:	4770      	bx	lr

1a000166 <ADC0_IRQHandler>:
};
#endif

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
1a000166:	e7fe      	b.n	1a000166 <ADC0_IRQHandler>

1a000168 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a000168:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a00016a:	2000      	movs	r0, #0
1a00016c:	f001 fba0 	bl	1a0018b0 <uartProcessIRQ>
}
1a000170:	bd08      	pop	{r3, pc}
1a000172:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000176:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00017a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00017e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000182:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000186:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00018a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00018e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000192:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000196:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00019a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00019e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <readUart>:
	printf("- brillo Led1: X\r\n");
	printf("- brillo Led2: Y\r\n");
	printf("- brillo Led3: Z\r\n");
}

void readUart(void* unused){
1a000300:	b538      	push	{r3, r4, r5, lr}
	uint8_t led_char = uartRxRead(UART_USB);
1a000302:	2003      	movs	r0, #3
1a000304:	f001 fbde 	bl	1a001ac4 <uartRxRead>
1a000308:	4604      	mov	r4, r0
	printf("Se ingreso: %c", led_char);
1a00030a:	4601      	mov	r1, r0
1a00030c:	484a      	ldr	r0, [pc, #296]	; (1a000438 <readUart+0x138>)
1a00030e:	f002 fcf9 	bl	1a002d04 <iprintf>
	switch(led_char){
1a000312:	3c41      	subs	r4, #65	; 0x41
1a000314:	2c19      	cmp	r4, #25
1a000316:	d820      	bhi.n	1a00035a <readUart+0x5a>
1a000318:	e8df f004 	tbb	[pc, r4]
1a00031c:	1f59330d 	.word	0x1f59330d
1a000320:	1f1f1f1f 	.word	0x1f1f1f1f
1a000324:	1f1f1f1f 	.word	0x1f1f1f1f
1a000328:	1f1f1f7f 	.word	0x1f1f1f7f
1a00032c:	1f1f1f1f 	.word	0x1f1f1f1f
1a000330:	201f1f1f 	.word	0x201f1f1f
1a000334:	6c46      	.short	0x6c46
		case 'A':
			rgbWriteRaw(RGB_1, rgbReadDutyRed(RGB_1) +1, rgbReadDutyGreen(RGB_1), rgbReadDutyBlue(RGB_1));
1a000336:	2000      	movs	r0, #0
1a000338:	f001 fdca 	bl	1a001ed0 <rgbReadDutyRed>
1a00033c:	1c44      	adds	r4, r0, #1
1a00033e:	b2e4      	uxtb	r4, r4
1a000340:	2000      	movs	r0, #0
1a000342:	f001 fdcf 	bl	1a001ee4 <rgbReadDutyGreen>
1a000346:	4605      	mov	r5, r0
1a000348:	2000      	movs	r0, #0
1a00034a:	f001 fdd5 	bl	1a001ef8 <rgbReadDutyBlue>
1a00034e:	b243      	sxtb	r3, r0
1a000350:	b26a      	sxtb	r2, r5
1a000352:	b261      	sxtb	r1, r4
1a000354:	2000      	movs	r0, #0
1a000356:	f001 fda9 	bl	1a001eac <rgbWriteRaw>
			break;
		case 'M':
			rgbWriteRaw(RGB_1, 12 , rgbReadDutyGreen(RGB_1), rgbReadDutyBlue(RGB_1)-1);
			break;
	}
}
1a00035a:	bd38      	pop	{r3, r4, r5, pc}
			rgbWriteRaw(RGB_1, rgbReadDutyRed(RGB_1) -1, rgbReadDutyGreen(RGB_1), rgbReadDutyBlue(RGB_1));
1a00035c:	2000      	movs	r0, #0
1a00035e:	f001 fdb7 	bl	1a001ed0 <rgbReadDutyRed>
1a000362:	1e44      	subs	r4, r0, #1
1a000364:	b2e4      	uxtb	r4, r4
1a000366:	2000      	movs	r0, #0
1a000368:	f001 fdbc 	bl	1a001ee4 <rgbReadDutyGreen>
1a00036c:	4605      	mov	r5, r0
1a00036e:	2000      	movs	r0, #0
1a000370:	f001 fdc2 	bl	1a001ef8 <rgbReadDutyBlue>
1a000374:	b243      	sxtb	r3, r0
1a000376:	b26a      	sxtb	r2, r5
1a000378:	b261      	sxtb	r1, r4
1a00037a:	2000      	movs	r0, #0
1a00037c:	f001 fd96 	bl	1a001eac <rgbWriteRaw>
			break;
1a000380:	e7eb      	b.n	1a00035a <readUart+0x5a>
			rgbWriteRaw(RGB_1, rgbReadDutyRed(RGB_1), rgbReadDutyGreen(RGB_1) + 1, rgbReadDutyBlue(RGB_1));
1a000382:	2000      	movs	r0, #0
1a000384:	f001 fda4 	bl	1a001ed0 <rgbReadDutyRed>
1a000388:	4605      	mov	r5, r0
1a00038a:	2000      	movs	r0, #0
1a00038c:	f001 fdaa 	bl	1a001ee4 <rgbReadDutyGreen>
1a000390:	1c44      	adds	r4, r0, #1
1a000392:	b2e4      	uxtb	r4, r4
1a000394:	2000      	movs	r0, #0
1a000396:	f001 fdaf 	bl	1a001ef8 <rgbReadDutyBlue>
1a00039a:	b243      	sxtb	r3, r0
1a00039c:	b262      	sxtb	r2, r4
1a00039e:	b269      	sxtb	r1, r5
1a0003a0:	2000      	movs	r0, #0
1a0003a2:	f001 fd83 	bl	1a001eac <rgbWriteRaw>
			break;
1a0003a6:	e7d8      	b.n	1a00035a <readUart+0x5a>
			rgbWriteRaw(RGB_1, rgbReadDutyRed(RGB_1), rgbReadDutyGreen(RGB_1)-1, rgbReadDutyBlue(RGB_1));
1a0003a8:	2000      	movs	r0, #0
1a0003aa:	f001 fd91 	bl	1a001ed0 <rgbReadDutyRed>
1a0003ae:	4605      	mov	r5, r0
1a0003b0:	2000      	movs	r0, #0
1a0003b2:	f001 fd97 	bl	1a001ee4 <rgbReadDutyGreen>
1a0003b6:	1e44      	subs	r4, r0, #1
1a0003b8:	b2e4      	uxtb	r4, r4
1a0003ba:	2000      	movs	r0, #0
1a0003bc:	f001 fd9c 	bl	1a001ef8 <rgbReadDutyBlue>
1a0003c0:	b243      	sxtb	r3, r0
1a0003c2:	b262      	sxtb	r2, r4
1a0003c4:	b269      	sxtb	r1, r5
1a0003c6:	2000      	movs	r0, #0
1a0003c8:	f001 fd70 	bl	1a001eac <rgbWriteRaw>
			break;
1a0003cc:	e7c5      	b.n	1a00035a <readUart+0x5a>
			rgbWriteRaw(RGB_1, rgbReadDutyRed(RGB_1), rgbReadDutyGreen(RGB_1), rgbReadDutyBlue(RGB_1)+1);
1a0003ce:	2000      	movs	r0, #0
1a0003d0:	f001 fd7e 	bl	1a001ed0 <rgbReadDutyRed>
1a0003d4:	4604      	mov	r4, r0
1a0003d6:	2000      	movs	r0, #0
1a0003d8:	f001 fd84 	bl	1a001ee4 <rgbReadDutyGreen>
1a0003dc:	4605      	mov	r5, r0
1a0003de:	2000      	movs	r0, #0
1a0003e0:	f001 fd8a 	bl	1a001ef8 <rgbReadDutyBlue>
1a0003e4:	1c43      	adds	r3, r0, #1
1a0003e6:	b25b      	sxtb	r3, r3
1a0003e8:	b26a      	sxtb	r2, r5
1a0003ea:	b261      	sxtb	r1, r4
1a0003ec:	2000      	movs	r0, #0
1a0003ee:	f001 fd5d 	bl	1a001eac <rgbWriteRaw>
			break;
1a0003f2:	e7b2      	b.n	1a00035a <readUart+0x5a>
			rgbWriteRaw(RGB_1, rgbReadDutyRed(RGB_1), rgbReadDutyGreen(RGB_1), rgbReadDutyBlue(RGB_1)-1);
1a0003f4:	2000      	movs	r0, #0
1a0003f6:	f001 fd6b 	bl	1a001ed0 <rgbReadDutyRed>
1a0003fa:	4604      	mov	r4, r0
1a0003fc:	2000      	movs	r0, #0
1a0003fe:	f001 fd71 	bl	1a001ee4 <rgbReadDutyGreen>
1a000402:	4605      	mov	r5, r0
1a000404:	2000      	movs	r0, #0
1a000406:	f001 fd77 	bl	1a001ef8 <rgbReadDutyBlue>
1a00040a:	1e43      	subs	r3, r0, #1
1a00040c:	b25b      	sxtb	r3, r3
1a00040e:	b26a      	sxtb	r2, r5
1a000410:	b261      	sxtb	r1, r4
1a000412:	2000      	movs	r0, #0
1a000414:	f001 fd4a 	bl	1a001eac <rgbWriteRaw>
			break;
1a000418:	e79f      	b.n	1a00035a <readUart+0x5a>
			rgbWriteRaw(RGB_1, 12 , rgbReadDutyGreen(RGB_1), rgbReadDutyBlue(RGB_1)-1);
1a00041a:	2000      	movs	r0, #0
1a00041c:	f001 fd62 	bl	1a001ee4 <rgbReadDutyGreen>
1a000420:	4604      	mov	r4, r0
1a000422:	2000      	movs	r0, #0
1a000424:	f001 fd68 	bl	1a001ef8 <rgbReadDutyBlue>
1a000428:	1e43      	subs	r3, r0, #1
1a00042a:	b25b      	sxtb	r3, r3
1a00042c:	b262      	sxtb	r2, r4
1a00042e:	210c      	movs	r1, #12
1a000430:	2000      	movs	r0, #0
1a000432:	f001 fd3b 	bl	1a001eac <rgbWriteRaw>
}
1a000436:	e790      	b.n	1a00035a <readUart+0x5a>
1a000438:	1a0031a8 	.word	0x1a0031a8

1a00043c <printReference>:
void printReference() {
1a00043c:	b508      	push	{r3, lr}
	printf("+ brillo Led1: A\r\n");
1a00043e:	4809      	ldr	r0, [pc, #36]	; (1a000464 <printReference+0x28>)
1a000440:	f002 fce6 	bl	1a002e10 <puts>
	printf("+ brillo Led2: B\r\n");
1a000444:	4808      	ldr	r0, [pc, #32]	; (1a000468 <printReference+0x2c>)
1a000446:	f002 fce3 	bl	1a002e10 <puts>
	printf("+ brillo Led3: C\r\n");
1a00044a:	4808      	ldr	r0, [pc, #32]	; (1a00046c <printReference+0x30>)
1a00044c:	f002 fce0 	bl	1a002e10 <puts>
	printf("- brillo Led1: X\r\n");
1a000450:	4807      	ldr	r0, [pc, #28]	; (1a000470 <printReference+0x34>)
1a000452:	f002 fcdd 	bl	1a002e10 <puts>
	printf("- brillo Led2: Y\r\n");
1a000456:	4807      	ldr	r0, [pc, #28]	; (1a000474 <printReference+0x38>)
1a000458:	f002 fcda 	bl	1a002e10 <puts>
	printf("- brillo Led3: Z\r\n");
1a00045c:	4806      	ldr	r0, [pc, #24]	; (1a000478 <printReference+0x3c>)
1a00045e:	f002 fcd7 	bl	1a002e10 <puts>
}
1a000462:	bd08      	pop	{r3, pc}
1a000464:	1a0031b8 	.word	0x1a0031b8
1a000468:	1a0031cc 	.word	0x1a0031cc
1a00046c:	1a0031e0 	.word	0x1a0031e0
1a000470:	1a0031f4 	.word	0x1a0031f4
1a000474:	1a003208 	.word	0x1a003208
1a000478:	1a00321c 	.word	0x1a00321c

1a00047c <main>:


int main(void)
{
1a00047c:	b508      	push	{r3, lr}

	boardConfig();
1a00047e:	f001 fb7d 	bl	1a001b7c <boardInit>
	uartConfig(UART_USB, 115200);
1a000482:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000486:	2003      	movs	r0, #3
1a000488:	f001 fb26 	bl	1a001ad8 <uartInit>

	rgbConfig (RGB_1, LEDR, LEDG, LEDB);
1a00048c:	232a      	movs	r3, #42	; 0x2a
1a00048e:	2229      	movs	r2, #41	; 0x29
1a000490:	2128      	movs	r1, #40	; 0x28
1a000492:	2000      	movs	r0, #0
1a000494:	f001 fce4 	bl	1a001e60 <rgbInit>

	uartCallbackSet(UART_USB, UART_RECEIVE, readUart, NULL);
1a000498:	2300      	movs	r3, #0
1a00049a:	4a08      	ldr	r2, [pc, #32]	; (1a0004bc <main+0x40>)
1a00049c:	4619      	mov	r1, r3
1a00049e:	2003      	movs	r0, #3
1a0004a0:	f001 fab2 	bl	1a001a08 <uartCallbackSet>

	uartInterrupt(UART_USB, true);
1a0004a4:	2101      	movs	r1, #1
1a0004a6:	2003      	movs	r0, #3
1a0004a8:	f001 fa66 	bl	1a001978 <uartInterrupt>

	printReference();
1a0004ac:	f7ff ffc6 	bl	1a00043c <printReference>

	delay(500);
1a0004b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a0004b4:	2100      	movs	r1, #0
1a0004b6:	f001 fb9b 	bl	1a001bf0 <delay>

   while(1) {
1a0004ba:	e7fe      	b.n	1a0004ba <main+0x3e>
1a0004bc:	1a000301 	.word	0x1a000301

1a0004c0 <initialise_monitor_handles>:
}
1a0004c0:	4770      	bx	lr
1a0004c2:	Address 0x1a0004c2 is out of bounds.


1a0004c4 <Reset_Handler>:
void Reset_Handler(void) {
1a0004c4:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0004c6:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0004c8:	4b19      	ldr	r3, [pc, #100]	; (1a000530 <Reset_Handler+0x6c>)
1a0004ca:	4a1a      	ldr	r2, [pc, #104]	; (1a000534 <Reset_Handler+0x70>)
1a0004cc:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0004ce:	3304      	adds	r3, #4
1a0004d0:	4a19      	ldr	r2, [pc, #100]	; (1a000538 <Reset_Handler+0x74>)
1a0004d2:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0004d4:	2300      	movs	r3, #0
1a0004d6:	e005      	b.n	1a0004e4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0004d8:	4a18      	ldr	r2, [pc, #96]	; (1a00053c <Reset_Handler+0x78>)
1a0004da:	f04f 31ff 	mov.w	r1, #4294967295
1a0004de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0004e2:	3301      	adds	r3, #1
1a0004e4:	2b07      	cmp	r3, #7
1a0004e6:	d9f7      	bls.n	1a0004d8 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0004e8:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0004ea:	4b15      	ldr	r3, [pc, #84]	; (1a000540 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0004ec:	e007      	b.n	1a0004fe <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0004ee:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0004f2:	689a      	ldr	r2, [r3, #8]
1a0004f4:	6859      	ldr	r1, [r3, #4]
1a0004f6:	6818      	ldr	r0, [r3, #0]
1a0004f8:	f7ff fe1d 	bl	1a000136 <data_init>
        SectionLen = *SectionTableAddr++;
1a0004fc:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0004fe:	4a11      	ldr	r2, [pc, #68]	; (1a000544 <Reset_Handler+0x80>)
1a000500:	4293      	cmp	r3, r2
1a000502:	d3f4      	bcc.n	1a0004ee <Reset_Handler+0x2a>
1a000504:	e006      	b.n	1a000514 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000506:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000508:	6859      	ldr	r1, [r3, #4]
1a00050a:	f854 0b08 	ldr.w	r0, [r4], #8
1a00050e:	f7ff fe21 	bl	1a000154 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000512:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000514:	4a0c      	ldr	r2, [pc, #48]	; (1a000548 <Reset_Handler+0x84>)
1a000516:	4293      	cmp	r3, r2
1a000518:	d3f5      	bcc.n	1a000506 <Reset_Handler+0x42>
    SystemInit();
1a00051a:	f000 ff3b 	bl	1a001394 <SystemInit>
    __libc_init_array();
1a00051e:	f002 f829 	bl	1a002574 <__libc_init_array>
    initialise_monitor_handles();
1a000522:	f7ff ffcd 	bl	1a0004c0 <initialise_monitor_handles>
    main();
1a000526:	f7ff ffa9 	bl	1a00047c <main>
        __asm__ volatile("wfi");
1a00052a:	bf30      	wfi
    while (1) {
1a00052c:	e7fd      	b.n	1a00052a <Reset_Handler+0x66>
1a00052e:	bf00      	nop
1a000530:	40053100 	.word	0x40053100
1a000534:	10df1000 	.word	0x10df1000
1a000538:	01dff7ff 	.word	0x01dff7ff
1a00053c:	e000e280 	.word	0xe000e280
1a000540:	1a0000c0 	.word	0x1a0000c0
1a000544:	1a0000fc 	.word	0x1a0000fc
1a000548:	1a000124 	.word	0x1a000124

1a00054c <_fini>:
void _fini(void) {}
1a00054c:	4770      	bx	lr

1a00054e <_init>:
void _init(void) {}
1a00054e:	4770      	bx	lr

1a000550 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000550:	2309      	movs	r3, #9
1a000552:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000554:	f04f 30ff 	mov.w	r0, #4294967295
1a000558:	4770      	bx	lr

1a00055a <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00055a:	2358      	movs	r3, #88	; 0x58
1a00055c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00055e:	f04f 30ff 	mov.w	r0, #4294967295
1a000562:	4770      	bx	lr

1a000564 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000564:	2902      	cmp	r1, #2
1a000566:	d904      	bls.n	1a000572 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000568:	2309      	movs	r3, #9
1a00056a:	6003      	str	r3, [r0, #0]
       return -1;
1a00056c:	f04f 30ff 	mov.w	r0, #4294967295
1a000570:	4770      	bx	lr
       return 1;
1a000572:	2001      	movs	r0, #1
   }
}
1a000574:	4770      	bx	lr

1a000576 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000576:	2358      	movs	r3, #88	; 0x58
1a000578:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00057a:	f04f 30ff 	mov.w	r0, #4294967295
1a00057e:	4770      	bx	lr

1a000580 <_read_r>:
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000584:	4606      	mov	r6, r0
  size_t i = 0;
  switch (fd) {
1a000586:	2902      	cmp	r1, #2
1a000588:	d81c      	bhi.n	1a0005c4 <_read_r+0x44>
1a00058a:	4617      	mov	r7, r2
1a00058c:	461d      	mov	r5, r3
  size_t i = 0;
1a00058e:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000590:	42ac      	cmp	r4, r5
1a000592:	d211      	bcs.n	1a0005b8 <_read_r+0x38>
         int c = __stdio_getchar();
1a000594:	f000 f987 	bl	1a0008a6 <__stdio_getchar>
         if( c != -1 ){
1a000598:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00059c:	d0f8      	beq.n	1a000590 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00059e:	f104 0801 	add.w	r8, r4, #1
1a0005a2:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0005a4:	280d      	cmp	r0, #13
1a0005a6:	d003      	beq.n	1a0005b0 <_read_r+0x30>
1a0005a8:	280a      	cmp	r0, #10
1a0005aa:	d001      	beq.n	1a0005b0 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0005ac:	4644      	mov	r4, r8
1a0005ae:	e7ef      	b.n	1a000590 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0005b0:	f000 f979 	bl	1a0008a6 <__stdio_getchar>
               return i;
1a0005b4:	4640      	mov	r0, r8
1a0005b6:	e003      	b.n	1a0005c0 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0005b8:	2313      	movs	r3, #19
1a0005ba:	6033      	str	r3, [r6, #0]
      return -1;
1a0005bc:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0005c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0005c4:	2313      	movs	r3, #19
1a0005c6:	6003      	str	r3, [r0, #0]
      return -1;
1a0005c8:	f04f 30ff 	mov.w	r0, #4294967295
1a0005cc:	e7f8      	b.n	1a0005c0 <_read_r+0x40>

1a0005ce <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0005ce:	2902      	cmp	r1, #2
1a0005d0:	d80c      	bhi.n	1a0005ec <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0005d2:	b570      	push	{r4, r5, r6, lr}
1a0005d4:	4616      	mov	r6, r2
1a0005d6:	461d      	mov	r5, r3
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0005d8:	2400      	movs	r4, #0
1a0005da:	42ac      	cmp	r4, r5
1a0005dc:	d204      	bcs.n	1a0005e8 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0005de:	5d30      	ldrb	r0, [r6, r4]
1a0005e0:	f000 f95c 	bl	1a00089c <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0005e4:	3401      	adds	r4, #1
1a0005e6:	e7f8      	b.n	1a0005da <_write_r+0xc>
       return n;
1a0005e8:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0005ea:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0005ec:	2313      	movs	r3, #19
1a0005ee:	6003      	str	r3, [r0, #0]
       return -1;
1a0005f0:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0005f4:	4770      	bx	lr
1a0005f6:	Address 0x1a0005f6 is out of bounds.


1a0005f8 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0005f8:	4b05      	ldr	r3, [pc, #20]	; (1a000610 <_sbrk_r+0x18>)
1a0005fa:	681b      	ldr	r3, [r3, #0]
1a0005fc:	b123      	cbz	r3, 1a000608 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0005fe:	4b04      	ldr	r3, [pc, #16]	; (1a000610 <_sbrk_r+0x18>)
1a000600:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000602:	4401      	add	r1, r0
1a000604:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000606:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000608:	4b01      	ldr	r3, [pc, #4]	; (1a000610 <_sbrk_r+0x18>)
1a00060a:	4a02      	ldr	r2, [pc, #8]	; (1a000614 <_sbrk_r+0x1c>)
1a00060c:	601a      	str	r2, [r3, #0]
1a00060e:	e7f6      	b.n	1a0005fe <_sbrk_r+0x6>
1a000610:	100000f0 	.word	0x100000f0
1a000614:	100001c4 	.word	0x100001c4

1a000618 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000618:	2300      	movs	r3, #0
1a00061a:	2b1c      	cmp	r3, #28
1a00061c:	d812      	bhi.n	1a000644 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00061e:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000620:	4a09      	ldr	r2, [pc, #36]	; (1a000648 <Board_SetupMuxing+0x30>)
1a000622:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000626:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00062a:	784a      	ldrb	r2, [r1, #1]
1a00062c:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00062e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000632:	4906      	ldr	r1, [pc, #24]	; (1a00064c <Board_SetupMuxing+0x34>)
1a000634:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000638:	3301      	adds	r3, #1
1a00063a:	2b1c      	cmp	r3, #28
1a00063c:	d9f0      	bls.n	1a000620 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00063e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000642:	4770      	bx	lr
1a000644:	4770      	bx	lr
1a000646:	bf00      	nop
1a000648:	1a003234 	.word	0x1a003234
1a00064c:	40086000 	.word	0x40086000

1a000650 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000650:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000652:	4a17      	ldr	r2, [pc, #92]	; (1a0006b0 <Board_SetupClocking+0x60>)
1a000654:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000658:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00065c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000660:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000664:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000668:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00066c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000670:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000674:	2201      	movs	r2, #1
1a000676:	490f      	ldr	r1, [pc, #60]	; (1a0006b4 <Board_SetupClocking+0x64>)
1a000678:	2006      	movs	r0, #6
1a00067a:	f000 fddf 	bl	1a00123c <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00067e:	2400      	movs	r4, #0
1a000680:	b14c      	cbz	r4, 1a000696 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000682:	4b0b      	ldr	r3, [pc, #44]	; (1a0006b0 <Board_SetupClocking+0x60>)
1a000684:	685a      	ldr	r2, [r3, #4]
1a000686:	f022 020c 	bic.w	r2, r2, #12
1a00068a:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00068c:	685a      	ldr	r2, [r3, #4]
1a00068e:	f042 0203 	orr.w	r2, r2, #3
1a000692:	605a      	str	r2, [r3, #4]
}
1a000694:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000696:	4808      	ldr	r0, [pc, #32]	; (1a0006b8 <Board_SetupClocking+0x68>)
1a000698:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00069c:	2301      	movs	r3, #1
1a00069e:	788a      	ldrb	r2, [r1, #2]
1a0006a0:	7849      	ldrb	r1, [r1, #1]
1a0006a2:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0006a6:	f000 fb2f 	bl	1a000d08 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0006aa:	3401      	adds	r4, #1
1a0006ac:	e7e8      	b.n	1a000680 <Board_SetupClocking+0x30>
1a0006ae:	bf00      	nop
1a0006b0:	40043000 	.word	0x40043000
1a0006b4:	0c28cb00 	.word	0x0c28cb00
1a0006b8:	1a003230 	.word	0x1a003230

1a0006bc <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0006bc:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0006be:	f7ff ffab 	bl	1a000618 <Board_SetupMuxing>
    Board_SetupClocking();
1a0006c2:	f7ff ffc5 	bl	1a000650 <Board_SetupClocking>
}
1a0006c6:	bd08      	pop	{r3, pc}

1a0006c8 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0006c8:	2200      	movs	r2, #0
1a0006ca:	2a05      	cmp	r2, #5
1a0006cc:	d819      	bhi.n	1a000702 <Board_LED_Init+0x3a>
{
1a0006ce:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0006d0:	490c      	ldr	r1, [pc, #48]	; (1a000704 <Board_LED_Init+0x3c>)
1a0006d2:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0006d6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0006da:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0006dc:	4b0a      	ldr	r3, [pc, #40]	; (1a000708 <Board_LED_Init+0x40>)
1a0006de:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0006e2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0006e6:	2001      	movs	r0, #1
1a0006e8:	40a0      	lsls	r0, r4
1a0006ea:	4301      	orrs	r1, r0
1a0006ec:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0006f0:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0006f4:	2100      	movs	r1, #0
1a0006f6:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0006f8:	3201      	adds	r2, #1
1a0006fa:	2a05      	cmp	r2, #5
1a0006fc:	d9e8      	bls.n	1a0006d0 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0006fe:	bc70      	pop	{r4, r5, r6}
1a000700:	4770      	bx	lr
1a000702:	4770      	bx	lr
1a000704:	1a0032b4 	.word	0x1a0032b4
1a000708:	400f4000 	.word	0x400f4000

1a00070c <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00070c:	2300      	movs	r3, #0
1a00070e:	2b03      	cmp	r3, #3
1a000710:	d816      	bhi.n	1a000740 <Board_TEC_Init+0x34>
{
1a000712:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000714:	490b      	ldr	r1, [pc, #44]	; (1a000744 <Board_TEC_Init+0x38>)
1a000716:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00071a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00071e:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000720:	4c09      	ldr	r4, [pc, #36]	; (1a000748 <Board_TEC_Init+0x3c>)
1a000722:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000726:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00072a:	2001      	movs	r0, #1
1a00072c:	40a8      	lsls	r0, r5
1a00072e:	ea21 0100 	bic.w	r1, r1, r0
1a000732:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000736:	3301      	adds	r3, #1
1a000738:	2b03      	cmp	r3, #3
1a00073a:	d9eb      	bls.n	1a000714 <Board_TEC_Init+0x8>
   }
}
1a00073c:	bc30      	pop	{r4, r5}
1a00073e:	4770      	bx	lr
1a000740:	4770      	bx	lr
1a000742:	bf00      	nop
1a000744:	1a0032ac 	.word	0x1a0032ac
1a000748:	400f4000 	.word	0x400f4000

1a00074c <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00074c:	2300      	movs	r3, #0
1a00074e:	2b08      	cmp	r3, #8
1a000750:	d816      	bhi.n	1a000780 <Board_GPIO_Init+0x34>
{
1a000752:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000754:	490b      	ldr	r1, [pc, #44]	; (1a000784 <Board_GPIO_Init+0x38>)
1a000756:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00075a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00075e:	784d      	ldrb	r5, [r1, #1]
1a000760:	4c09      	ldr	r4, [pc, #36]	; (1a000788 <Board_GPIO_Init+0x3c>)
1a000762:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000766:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00076a:	2001      	movs	r0, #1
1a00076c:	40a8      	lsls	r0, r5
1a00076e:	ea21 0100 	bic.w	r1, r1, r0
1a000772:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000776:	3301      	adds	r3, #1
1a000778:	2b08      	cmp	r3, #8
1a00077a:	d9eb      	bls.n	1a000754 <Board_GPIO_Init+0x8>
   }
}
1a00077c:	bc30      	pop	{r4, r5}
1a00077e:	4770      	bx	lr
1a000780:	4770      	bx	lr
1a000782:	bf00      	nop
1a000784:	1a0032c0 	.word	0x1a0032c0
1a000788:	400f4000 	.word	0x400f4000

1a00078c <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a00078c:	b510      	push	{r4, lr}
1a00078e:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000790:	4c08      	ldr	r4, [pc, #32]	; (1a0007b4 <Board_ADC_Init+0x28>)
1a000792:	4669      	mov	r1, sp
1a000794:	4620      	mov	r0, r4
1a000796:	f000 fd11 	bl	1a0011bc <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00079a:	4a07      	ldr	r2, [pc, #28]	; (1a0007b8 <Board_ADC_Init+0x2c>)
1a00079c:	4669      	mov	r1, sp
1a00079e:	4620      	mov	r0, r4
1a0007a0:	f000 fd2c 	bl	1a0011fc <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0007a4:	2200      	movs	r2, #0
1a0007a6:	4669      	mov	r1, sp
1a0007a8:	4620      	mov	r0, r4
1a0007aa:	f000 fd40 	bl	1a00122e <Chip_ADC_SetResolution>
}
1a0007ae:	b002      	add	sp, #8
1a0007b0:	bd10      	pop	{r4, pc}
1a0007b2:	bf00      	nop
1a0007b4:	400e3000 	.word	0x400e3000
1a0007b8:	00061a80 	.word	0x00061a80

1a0007bc <Board_SPI_Init>:
{
1a0007bc:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0007be:	4c0b      	ldr	r4, [pc, #44]	; (1a0007ec <Board_SPI_Init+0x30>)
1a0007c0:	4620      	mov	r0, r4
1a0007c2:	f000 fb83 	bl	1a000ecc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0007c6:	6863      	ldr	r3, [r4, #4]
1a0007c8:	f023 0304 	bic.w	r3, r3, #4
1a0007cc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0007ce:	6823      	ldr	r3, [r4, #0]
1a0007d0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0007d4:	f043 0307 	orr.w	r3, r3, #7
1a0007d8:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0007da:	4905      	ldr	r1, [pc, #20]	; (1a0007f0 <Board_SPI_Init+0x34>)
1a0007dc:	4620      	mov	r0, r4
1a0007de:	f000 fb56 	bl	1a000e8e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0007e2:	6863      	ldr	r3, [r4, #4]
1a0007e4:	f043 0302 	orr.w	r3, r3, #2
1a0007e8:	6063      	str	r3, [r4, #4]
}
1a0007ea:	bd10      	pop	{r4, pc}
1a0007ec:	400c5000 	.word	0x400c5000
1a0007f0:	000186a0 	.word	0x000186a0

1a0007f4 <Board_I2C_Init>:
{
1a0007f4:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0007f6:	2000      	movs	r0, #0
1a0007f8:	f000 fc62 	bl	1a0010c0 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0007fc:	4b04      	ldr	r3, [pc, #16]	; (1a000810 <Board_I2C_Init+0x1c>)
1a0007fe:	f640 0208 	movw	r2, #2056	; 0x808
1a000802:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000806:	4903      	ldr	r1, [pc, #12]	; (1a000814 <Board_I2C_Init+0x20>)
1a000808:	2000      	movs	r0, #0
1a00080a:	f000 fc6d 	bl	1a0010e8 <Chip_I2C_SetClockRate>
}
1a00080e:	bd08      	pop	{r3, pc}
1a000810:	40086000 	.word	0x40086000
1a000814:	000f4240 	.word	0x000f4240

1a000818 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000818:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a00081a:	4c07      	ldr	r4, [pc, #28]	; (1a000838 <Board_Debug_Init+0x20>)
1a00081c:	4620      	mov	r0, r4
1a00081e:	f000 fb87 	bl	1a000f30 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000822:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000826:	4620      	mov	r0, r4
1a000828:	f000 fbcc 	bl	1a000fc4 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a00082c:	2303      	movs	r3, #3
1a00082e:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000830:	2301      	movs	r3, #1
1a000832:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a000834:	bd10      	pop	{r4, pc}
1a000836:	bf00      	nop
1a000838:	400c1000 	.word	0x400c1000

1a00083c <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00083c:	4b03      	ldr	r3, [pc, #12]	; (1a00084c <Board_UARTPutChar+0x10>)
1a00083e:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a000840:	f013 0f20 	tst.w	r3, #32
1a000844:	d0fa      	beq.n	1a00083c <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a000846:	4b01      	ldr	r3, [pc, #4]	; (1a00084c <Board_UARTPutChar+0x10>)
1a000848:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a00084a:	4770      	bx	lr
1a00084c:	400c1000 	.word	0x400c1000

1a000850 <Board_UARTGetChar>:
	return pUART->LSR;
1a000850:	4b05      	ldr	r3, [pc, #20]	; (1a000868 <Board_UARTGetChar+0x18>)
1a000852:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a000854:	f013 0f01 	tst.w	r3, #1
1a000858:	d003      	beq.n	1a000862 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00085a:	4b03      	ldr	r3, [pc, #12]	; (1a000868 <Board_UARTGetChar+0x18>)
1a00085c:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00085e:	b2c0      	uxtb	r0, r0
1a000860:	4770      	bx	lr
   }
   return EOF;
1a000862:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000866:	4770      	bx	lr
1a000868:	400c1000 	.word	0x400c1000

1a00086c <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a00086c:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00086e:	f7ff ffd3 	bl	1a000818 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000872:	4809      	ldr	r0, [pc, #36]	; (1a000898 <Board_Init+0x2c>)
1a000874:	f000 f81f 	bl	1a0008b6 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000878:	f7ff ff68 	bl	1a00074c <Board_GPIO_Init>
   Board_ADC_Init();
1a00087c:	f7ff ff86 	bl	1a00078c <Board_ADC_Init>
   Board_SPI_Init();
1a000880:	f7ff ff9c 	bl	1a0007bc <Board_SPI_Init>
   Board_I2C_Init();
1a000884:	f7ff ffb6 	bl	1a0007f4 <Board_I2C_Init>

   Board_LED_Init();
1a000888:	f7ff ff1e 	bl	1a0006c8 <Board_LED_Init>
   Board_TEC_Init();
1a00088c:	f7ff ff3e 	bl	1a00070c <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000890:	f000 f812 	bl	1a0008b8 <SystemCoreClockUpdate>
}
1a000894:	bd08      	pop	{r3, pc}
1a000896:	bf00      	nop
1a000898:	400f4000 	.word	0x400f4000

1a00089c <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a00089c:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00089e:	b2c0      	uxtb	r0, r0
1a0008a0:	f7ff ffcc 	bl	1a00083c <Board_UARTPutChar>
}
1a0008a4:	bd08      	pop	{r3, pc}

1a0008a6 <__stdio_getchar>:

int __stdio_getchar()
{
1a0008a6:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0008a8:	f7ff ffd2 	bl	1a000850 <Board_UARTGetChar>
}
1a0008ac:	bd08      	pop	{r3, pc}

1a0008ae <__stdio_init>:

void __stdio_init()
{
1a0008ae:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0008b0:	f7ff ffb2 	bl	1a000818 <Board_Debug_Init>
1a0008b4:	bd08      	pop	{r3, pc}

1a0008b6 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0008b6:	4770      	bx	lr

1a0008b8 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0008b8:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0008ba:	2069      	movs	r0, #105	; 0x69
1a0008bc:	f000 faa2 	bl	1a000e04 <Chip_Clock_GetRate>
1a0008c0:	4b01      	ldr	r3, [pc, #4]	; (1a0008c8 <SystemCoreClockUpdate+0x10>)
1a0008c2:	6018      	str	r0, [r3, #0]
}
1a0008c4:	bd08      	pop	{r3, pc}
1a0008c6:	bf00      	nop
1a0008c8:	100001b0 	.word	0x100001b0

1a0008cc <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0008cc:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0008ce:	680b      	ldr	r3, [r1, #0]
1a0008d0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0008d4:	d002      	beq.n	1a0008dc <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0008d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0008da:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0008dc:	4607      	mov	r7, r0
1a0008de:	2501      	movs	r5, #1
1a0008e0:	e03a      	b.n	1a000958 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0008e2:	694b      	ldr	r3, [r1, #20]
1a0008e4:	fb03 f302 	mul.w	r3, r3, r2
1a0008e8:	fbb3 f3f5 	udiv	r3, r3, r5
1a0008ec:	e01c      	b.n	1a000928 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0008ee:	461c      	mov	r4, r3
	if (val < 0)
1a0008f0:	ebb0 0c04 	subs.w	ip, r0, r4
1a0008f4:	d427      	bmi.n	1a000946 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0008f6:	4567      	cmp	r7, ip
1a0008f8:	d906      	bls.n	1a000908 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a0008fa:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0008fc:	1c77      	adds	r7, r6, #1
1a0008fe:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000900:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000902:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000904:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000906:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000908:	3201      	adds	r2, #1
1a00090a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00090e:	dc1d      	bgt.n	1a00094c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000910:	680c      	ldr	r4, [r1, #0]
1a000912:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000916:	d0e4      	beq.n	1a0008e2 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000918:	1c73      	adds	r3, r6, #1
1a00091a:	fa02 fc03 	lsl.w	ip, r2, r3
1a00091e:	694b      	ldr	r3, [r1, #20]
1a000920:	fb03 f30c 	mul.w	r3, r3, ip
1a000924:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000928:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000964 <pll_calc_divs+0x98>
1a00092c:	4563      	cmp	r3, ip
1a00092e:	d9eb      	bls.n	1a000908 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000930:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000968 <pll_calc_divs+0x9c>
1a000934:	4563      	cmp	r3, ip
1a000936:	d809      	bhi.n	1a00094c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000938:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00093c:	d1d7      	bne.n	1a0008ee <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a00093e:	1c74      	adds	r4, r6, #1
1a000940:	fa23 f404 	lsr.w	r4, r3, r4
1a000944:	e7d4      	b.n	1a0008f0 <pll_calc_divs+0x24>
		return -val;
1a000946:	f1cc 0c00 	rsb	ip, ip, #0
1a00094a:	e7d4      	b.n	1a0008f6 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a00094c:	3601      	adds	r6, #1
1a00094e:	2e03      	cmp	r6, #3
1a000950:	dc01      	bgt.n	1a000956 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000952:	2201      	movs	r2, #1
1a000954:	e7d9      	b.n	1a00090a <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000956:	3501      	adds	r5, #1
1a000958:	2d04      	cmp	r5, #4
1a00095a:	dc01      	bgt.n	1a000960 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a00095c:	2600      	movs	r6, #0
1a00095e:	e7f6      	b.n	1a00094e <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000960:	bcf0      	pop	{r4, r5, r6, r7}
1a000962:	4770      	bx	lr
1a000964:	094c5eff 	.word	0x094c5eff
1a000968:	1312d000 	.word	0x1312d000

1a00096c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00096c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00096e:	b099      	sub	sp, #100	; 0x64
1a000970:	4605      	mov	r5, r0
1a000972:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000974:	225c      	movs	r2, #92	; 0x5c
1a000976:	2100      	movs	r1, #0
1a000978:	a801      	add	r0, sp, #4
1a00097a:	f001 fe22 	bl	1a0025c2 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00097e:	2380      	movs	r3, #128	; 0x80
1a000980:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000982:	6963      	ldr	r3, [r4, #20]
1a000984:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000986:	7923      	ldrb	r3, [r4, #4]
1a000988:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a00098c:	4669      	mov	r1, sp
1a00098e:	4628      	mov	r0, r5
1a000990:	f7ff ff9c 	bl	1a0008cc <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000994:	9b06      	ldr	r3, [sp, #24]
1a000996:	42ab      	cmp	r3, r5
1a000998:	d027      	beq.n	1a0009ea <pll_get_frac+0x7e>
	if (val < 0)
1a00099a:	1aeb      	subs	r3, r5, r3
1a00099c:	d42e      	bmi.n	1a0009fc <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00099e:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0009a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0009a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0009a6:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0009a8:	6963      	ldr	r3, [r4, #20]
1a0009aa:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0009ac:	7923      	ldrb	r3, [r4, #4]
1a0009ae:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0009b2:	a910      	add	r1, sp, #64	; 0x40
1a0009b4:	4628      	mov	r0, r5
1a0009b6:	f7ff ff89 	bl	1a0008cc <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0009ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0009bc:	42ab      	cmp	r3, r5
1a0009be:	d01f      	beq.n	1a000a00 <pll_get_frac+0x94>
	if (val < 0)
1a0009c0:	1aeb      	subs	r3, r5, r3
1a0009c2:	d425      	bmi.n	1a000a10 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0009c4:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0009c6:	4b2b      	ldr	r3, [pc, #172]	; (1a000a74 <pll_get_frac+0x108>)
1a0009c8:	429d      	cmp	r5, r3
1a0009ca:	d923      	bls.n	1a000a14 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0009cc:	980e      	ldr	r0, [sp, #56]	; 0x38
	if (val < 0)
1a0009ce:	1a2d      	subs	r5, r5, r0
1a0009d0:	d433      	bmi.n	1a000a3a <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0009d2:	42ae      	cmp	r6, r5
1a0009d4:	dc3b      	bgt.n	1a000a4e <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0009d6:	42be      	cmp	r6, r7
1a0009d8:	dc31      	bgt.n	1a000a3e <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0009da:	466d      	mov	r5, sp
1a0009dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0009de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0009e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0009e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0009e8:	e006      	b.n	1a0009f8 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0009ea:	466d      	mov	r5, sp
1a0009ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0009ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0009f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0009f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0009f8:	b019      	add	sp, #100	; 0x64
1a0009fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0009fc:	425b      	negs	r3, r3
1a0009fe:	e7ce      	b.n	1a00099e <pll_get_frac+0x32>
		*ppll = pll[2];
1a000a00:	ad10      	add	r5, sp, #64	; 0x40
1a000a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a06:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000a0e:	e7f3      	b.n	1a0009f8 <pll_get_frac+0x8c>
		return -val;
1a000a10:	425b      	negs	r3, r3
1a000a12:	e7d7      	b.n	1a0009c4 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000a14:	2340      	movs	r3, #64	; 0x40
1a000a16:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000a18:	6963      	ldr	r3, [r4, #20]
1a000a1a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000a1c:	a908      	add	r1, sp, #32
1a000a1e:	4628      	mov	r0, r5
1a000a20:	f7ff ff54 	bl	1a0008cc <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000a26:	42ab      	cmp	r3, r5
1a000a28:	d1d0      	bne.n	1a0009cc <pll_get_frac+0x60>
			*ppll = pll[1];
1a000a2a:	ad08      	add	r5, sp, #32
1a000a2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a30:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000a38:	e7de      	b.n	1a0009f8 <pll_get_frac+0x8c>
		return -val;
1a000a3a:	426d      	negs	r5, r5
1a000a3c:	e7c9      	b.n	1a0009d2 <pll_get_frac+0x66>
			*ppll = pll[2];
1a000a3e:	ad10      	add	r5, sp, #64	; 0x40
1a000a40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000a4c:	e7d4      	b.n	1a0009f8 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000a4e:	42af      	cmp	r7, r5
1a000a50:	db07      	blt.n	1a000a62 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000a52:	ad08      	add	r5, sp, #32
1a000a54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000a60:	e7ca      	b.n	1a0009f8 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000a62:	ad10      	add	r5, sp, #64	; 0x40
1a000a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000a68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000a6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000a70:	e7c2      	b.n	1a0009f8 <pll_get_frac+0x8c>
1a000a72:	bf00      	nop
1a000a74:	068e7780 	.word	0x068e7780

1a000a78 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000a78:	b430      	push	{r4, r5}
1a000a7a:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000a7c:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000a7e:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000a80:	e000      	b.n	1a000a84 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000a82:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000a84:	281c      	cmp	r0, #28
1a000a86:	d117      	bne.n	1a000ab8 <Chip_Clock_FindBaseClock+0x40>
1a000a88:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000a8c:	490b      	ldr	r1, [pc, #44]	; (1a000abc <Chip_Clock_FindBaseClock+0x44>)
1a000a8e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
1a000a92:	7911      	ldrb	r1, [r2, #4]
1a000a94:	4281      	cmp	r1, r0
1a000a96:	d00f      	beq.n	1a000ab8 <Chip_Clock_FindBaseClock+0x40>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000a98:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000a9c:	4c07      	ldr	r4, [pc, #28]	; (1a000abc <Chip_Clock_FindBaseClock+0x44>)
1a000a9e:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
1a000aa2:	42aa      	cmp	r2, r5
1a000aa4:	d8ed      	bhi.n	1a000a82 <Chip_Clock_FindBaseClock+0xa>
1a000aa6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000aaa:	eb04 0242 	add.w	r2, r4, r2, lsl #1
1a000aae:	8852      	ldrh	r2, [r2, #2]
1a000ab0:	42aa      	cmp	r2, r5
1a000ab2:	d3e6      	bcc.n	1a000a82 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000ab4:	4608      	mov	r0, r1
1a000ab6:	e7e5      	b.n	1a000a84 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000ab8:	bc30      	pop	{r4, r5}
1a000aba:	4770      	bx	lr
1a000abc:	1a0032e0 	.word	0x1a0032e0

1a000ac0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000ac0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000ac6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000ac8:	4a0d      	ldr	r2, [pc, #52]	; (1a000b00 <Chip_Clock_EnableCrystal+0x40>)
1a000aca:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000acc:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000ad0:	6992      	ldr	r2, [r2, #24]
1a000ad2:	428a      	cmp	r2, r1
1a000ad4:	d001      	beq.n	1a000ada <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000ad6:	4a0a      	ldr	r2, [pc, #40]	; (1a000b00 <Chip_Clock_EnableCrystal+0x40>)
1a000ad8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000ada:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000ade:	4a09      	ldr	r2, [pc, #36]	; (1a000b04 <Chip_Clock_EnableCrystal+0x44>)
1a000ae0:	6811      	ldr	r1, [r2, #0]
1a000ae2:	4a09      	ldr	r2, [pc, #36]	; (1a000b08 <Chip_Clock_EnableCrystal+0x48>)
1a000ae4:	4291      	cmp	r1, r2
1a000ae6:	d901      	bls.n	1a000aec <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000ae8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000aec:	4a04      	ldr	r2, [pc, #16]	; (1a000b00 <Chip_Clock_EnableCrystal+0x40>)
1a000aee:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000af0:	9b01      	ldr	r3, [sp, #4]
1a000af2:	1e5a      	subs	r2, r3, #1
1a000af4:	9201      	str	r2, [sp, #4]
1a000af6:	2b00      	cmp	r3, #0
1a000af8:	d1fa      	bne.n	1a000af0 <Chip_Clock_EnableCrystal+0x30>
}
1a000afa:	b002      	add	sp, #8
1a000afc:	4770      	bx	lr
1a000afe:	bf00      	nop
1a000b00:	40050000 	.word	0x40050000
1a000b04:	1a0032d4 	.word	0x1a0032d4
1a000b08:	01312cff 	.word	0x01312cff

1a000b0c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000b0c:	3012      	adds	r0, #18
1a000b0e:	4b05      	ldr	r3, [pc, #20]	; (1a000b24 <Chip_Clock_GetDividerSource+0x18>)
1a000b10:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000b14:	f010 0f01 	tst.w	r0, #1
1a000b18:	d102      	bne.n	1a000b20 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000b1a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000b1e:	4770      	bx	lr
		return CLKINPUT_PD;
1a000b20:	2011      	movs	r0, #17
}
1a000b22:	4770      	bx	lr
1a000b24:	40050000 	.word	0x40050000

1a000b28 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000b28:	f100 0212 	add.w	r2, r0, #18
1a000b2c:	4b03      	ldr	r3, [pc, #12]	; (1a000b3c <Chip_Clock_GetDividerDivisor+0x14>)
1a000b2e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000b32:	4b03      	ldr	r3, [pc, #12]	; (1a000b40 <Chip_Clock_GetDividerDivisor+0x18>)
1a000b34:	5c18      	ldrb	r0, [r3, r0]
}
1a000b36:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000b3a:	4770      	bx	lr
1a000b3c:	40050000 	.word	0x40050000
1a000b40:	1a0032d8 	.word	0x1a0032d8

1a000b44 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000b44:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000b46:	2810      	cmp	r0, #16
1a000b48:	d80a      	bhi.n	1a000b60 <Chip_Clock_GetClockInputHz+0x1c>
1a000b4a:	e8df f000 	tbb	[pc, r0]
1a000b4e:	0b44      	.short	0x0b44
1a000b50:	0921180d 	.word	0x0921180d
1a000b54:	2d2a2724 	.word	0x2d2a2724
1a000b58:	34300909 	.word	0x34300909
1a000b5c:	3c38      	.short	0x3c38
1a000b5e:	40          	.byte	0x40
1a000b5f:	00          	.byte	0x00
	uint32_t rate = 0;
1a000b60:	2000      	movs	r0, #0
	default:
		break;
	}

	return rate;
}
1a000b62:	bd08      	pop	{r3, pc}
		rate = CGU_IRC_FREQ;
1a000b64:	481e      	ldr	r0, [pc, #120]	; (1a000be0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000b66:	e7fc      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000b68:	4b1e      	ldr	r3, [pc, #120]	; (1a000be4 <Chip_Clock_GetClockInputHz+0xa0>)
1a000b6a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000b6e:	f003 0307 	and.w	r3, r3, #7
1a000b72:	2b04      	cmp	r3, #4
1a000b74:	d001      	beq.n	1a000b7a <Chip_Clock_GetClockInputHz+0x36>
			rate = 25000000;
1a000b76:	481c      	ldr	r0, [pc, #112]	; (1a000be8 <Chip_Clock_GetClockInputHz+0xa4>)
1a000b78:	e7f3      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
	uint32_t rate = 0;
1a000b7a:	2000      	movs	r0, #0
1a000b7c:	e7f1      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000b7e:	4b19      	ldr	r3, [pc, #100]	; (1a000be4 <Chip_Clock_GetClockInputHz+0xa0>)
1a000b80:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000b84:	f003 0307 	and.w	r3, r3, #7
1a000b88:	2b04      	cmp	r3, #4
1a000b8a:	d027      	beq.n	1a000bdc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000b8c:	4816      	ldr	r0, [pc, #88]	; (1a000be8 <Chip_Clock_GetClockInputHz+0xa4>)
1a000b8e:	e7e8      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = ExtRateIn;
1a000b90:	4b16      	ldr	r3, [pc, #88]	; (1a000bec <Chip_Clock_GetClockInputHz+0xa8>)
1a000b92:	6818      	ldr	r0, [r3, #0]
		break;
1a000b94:	e7e5      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = OscRateIn;
1a000b96:	4b16      	ldr	r3, [pc, #88]	; (1a000bf0 <Chip_Clock_GetClockInputHz+0xac>)
1a000b98:	6818      	ldr	r0, [r3, #0]
		break;
1a000b9a:	e7e2      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000b9c:	4b15      	ldr	r3, [pc, #84]	; (1a000bf4 <Chip_Clock_GetClockInputHz+0xb0>)
1a000b9e:	6818      	ldr	r0, [r3, #0]
		break;
1a000ba0:	e7df      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000ba2:	4b14      	ldr	r3, [pc, #80]	; (1a000bf4 <Chip_Clock_GetClockInputHz+0xb0>)
1a000ba4:	6858      	ldr	r0, [r3, #4]
		break;
1a000ba6:	e7dc      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetMainPLLHz();
1a000ba8:	f000 f868 	bl	1a000c7c <Chip_Clock_GetMainPLLHz>
		break;
1a000bac:	e7d9      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000bae:	2100      	movs	r1, #0
1a000bb0:	f000 f898 	bl	1a000ce4 <Chip_Clock_GetDivRate>
		break;
1a000bb4:	e7d5      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000bb6:	2101      	movs	r1, #1
1a000bb8:	f000 f894 	bl	1a000ce4 <Chip_Clock_GetDivRate>
		break;
1a000bbc:	e7d1      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000bbe:	2102      	movs	r1, #2
1a000bc0:	f000 f890 	bl	1a000ce4 <Chip_Clock_GetDivRate>
		break;
1a000bc4:	e7cd      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000bc6:	2103      	movs	r1, #3
1a000bc8:	f000 f88c 	bl	1a000ce4 <Chip_Clock_GetDivRate>
		break;
1a000bcc:	e7c9      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000bce:	2104      	movs	r1, #4
1a000bd0:	f000 f888 	bl	1a000ce4 <Chip_Clock_GetDivRate>
		break;
1a000bd4:	e7c5      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
		rate = CRYSTAL_32K_FREQ_IN;
1a000bd6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a000bda:	e7c2      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
			rate = 50000000; /* RMII uses 50 MHz */
1a000bdc:	4806      	ldr	r0, [pc, #24]	; (1a000bf8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000bde:	e7c0      	b.n	1a000b62 <Chip_Clock_GetClockInputHz+0x1e>
1a000be0:	00b71b00 	.word	0x00b71b00
1a000be4:	40043000 	.word	0x40043000
1a000be8:	017d7840 	.word	0x017d7840
1a000bec:	1a0032a8 	.word	0x1a0032a8
1a000bf0:	1a0032d4 	.word	0x1a0032d4
1a000bf4:	100000f4 	.word	0x100000f4
1a000bf8:	02faf080 	.word	0x02faf080

1a000bfc <Chip_Clock_CalcMainPLLValue>:
{
1a000bfc:	b538      	push	{r3, r4, r5, lr}
1a000bfe:	4605      	mov	r5, r0
1a000c00:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000c02:	7908      	ldrb	r0, [r1, #4]
1a000c04:	f7ff ff9e 	bl	1a000b44 <Chip_Clock_GetClockInputHz>
1a000c08:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000c0a:	4b19      	ldr	r3, [pc, #100]	; (1a000c70 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000c0c:	442b      	add	r3, r5
1a000c0e:	4a19      	ldr	r2, [pc, #100]	; (1a000c74 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000c10:	4293      	cmp	r3, r2
1a000c12:	d821      	bhi.n	1a000c58 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000c14:	b318      	cbz	r0, 1a000c5e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000c16:	2380      	movs	r3, #128	; 0x80
1a000c18:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000c1a:	2300      	movs	r3, #0
1a000c1c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000c1e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000c20:	fbb5 f3f0 	udiv	r3, r5, r0
1a000c24:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000c26:	4a14      	ldr	r2, [pc, #80]	; (1a000c78 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000c28:	4295      	cmp	r5, r2
1a000c2a:	d903      	bls.n	1a000c34 <Chip_Clock_CalcMainPLLValue+0x38>
1a000c2c:	fb03 f000 	mul.w	r0, r3, r0
1a000c30:	42a8      	cmp	r0, r5
1a000c32:	d007      	beq.n	1a000c44 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000c34:	4621      	mov	r1, r4
1a000c36:	4628      	mov	r0, r5
1a000c38:	f7ff fe98 	bl	1a00096c <pll_get_frac>
		if (!ppll->nsel) {
1a000c3c:	68a3      	ldr	r3, [r4, #8]
1a000c3e:	b18b      	cbz	r3, 1a000c64 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000c40:	3b01      	subs	r3, #1
1a000c42:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000c44:	6923      	ldr	r3, [r4, #16]
1a000c46:	b183      	cbz	r3, 1a000c6a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000c48:	68e2      	ldr	r2, [r4, #12]
1a000c4a:	b10a      	cbz	r2, 1a000c50 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000c4c:	3a01      	subs	r2, #1
1a000c4e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000c50:	3b01      	subs	r3, #1
1a000c52:	6123      	str	r3, [r4, #16]
	return 0;
1a000c54:	2000      	movs	r0, #0
}
1a000c56:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000c58:	f04f 30ff 	mov.w	r0, #4294967295
1a000c5c:	e7fb      	b.n	1a000c56 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000c5e:	f04f 30ff 	mov.w	r0, #4294967295
1a000c62:	e7f8      	b.n	1a000c56 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000c64:	f04f 30ff 	mov.w	r0, #4294967295
1a000c68:	e7f5      	b.n	1a000c56 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000c6a:	f04f 30ff 	mov.w	r0, #4294967295
1a000c6e:	e7f2      	b.n	1a000c56 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000c70:	ff6b3a10 	.word	0xff6b3a10
1a000c74:	0b940510 	.word	0x0b940510
1a000c78:	094c5eff 	.word	0x094c5eff

1a000c7c <Chip_Clock_GetMainPLLHz>:
{
1a000c7c:	b570      	push	{r4, r5, r6, lr}
1a000c7e:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000c80:	4d16      	ldr	r5, [pc, #88]	; (1a000cdc <Chip_Clock_GetMainPLLHz+0x60>)
1a000c82:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000c84:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000c88:	f7ff ff5c 	bl	1a000b44 <Chip_Clock_GetClockInputHz>
1a000c8c:	4606      	mov	r6, r0
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000c8e:	4a14      	ldr	r2, [pc, #80]	; (1a000ce0 <Chip_Clock_GetMainPLLHz+0x64>)
1a000c90:	9201      	str	r2, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000c92:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a000c94:	f010 0001 	ands.w	r0, r0, #1
1a000c98:	d01d      	beq.n	1a000cd6 <Chip_Clock_GetMainPLLHz+0x5a>
	msel = (PLLReg >> 16) & 0xFF;
1a000c9a:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000c9e:	f3c4 3101 	ubfx	r1, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000ca2:	f3c4 2501 	ubfx	r5, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000ca6:	f3c4 1080 	ubfx	r0, r4, #6, #1
	m = msel + 1;
1a000caa:	3201      	adds	r2, #1
	n = nsel + 1;
1a000cac:	3101      	adds	r1, #1
	p = ptab[psel];
1a000cae:	ab02      	add	r3, sp, #8
1a000cb0:	441d      	add	r5, r3
1a000cb2:	f815 3c04 	ldrb.w	r3, [r5, #-4]
	if (direct || fbsel) {
1a000cb6:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000cba:	d108      	bne.n	1a000cce <Chip_Clock_GetMainPLLHz+0x52>
1a000cbc:	b938      	cbnz	r0, 1a000cce <Chip_Clock_GetMainPLLHz+0x52>
	return (m / (2 * p)) * (freq / n);
1a000cbe:	0058      	lsls	r0, r3, #1
1a000cc0:	fbb2 f2f0 	udiv	r2, r2, r0
1a000cc4:	fbb6 f0f1 	udiv	r0, r6, r1
1a000cc8:	fb00 f002 	mul.w	r0, r0, r2
1a000ccc:	e003      	b.n	1a000cd6 <Chip_Clock_GetMainPLLHz+0x5a>
		return m * (freq / n);
1a000cce:	fbb6 f0f1 	udiv	r0, r6, r1
1a000cd2:	fb02 f000 	mul.w	r0, r2, r0
}
1a000cd6:	b002      	add	sp, #8
1a000cd8:	bd70      	pop	{r4, r5, r6, pc}
1a000cda:	bf00      	nop
1a000cdc:	40050000 	.word	0x40050000
1a000ce0:	08040201 	.word	0x08040201

1a000ce4 <Chip_Clock_GetDivRate>:
{
1a000ce4:	b538      	push	{r3, r4, r5, lr}
1a000ce6:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a000ce8:	4608      	mov	r0, r1
1a000cea:	f7ff ff0f 	bl	1a000b0c <Chip_Clock_GetDividerSource>
1a000cee:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a000cf0:	4620      	mov	r0, r4
1a000cf2:	f7ff ff19 	bl	1a000b28 <Chip_Clock_GetDividerDivisor>
1a000cf6:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000cf8:	4628      	mov	r0, r5
1a000cfa:	f7ff ff23 	bl	1a000b44 <Chip_Clock_GetClockInputHz>
1a000cfe:	3401      	adds	r4, #1
}
1a000d00:	fbb0 f0f4 	udiv	r0, r0, r4
1a000d04:	bd38      	pop	{r3, r4, r5, pc}
1a000d06:	Address 0x1a000d06 is out of bounds.


1a000d08 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000d08:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000d0a:	f100 0416 	add.w	r4, r0, #22
1a000d0e:	00a4      	lsls	r4, r4, #2
1a000d10:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000d14:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000d18:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a000d1a:	281b      	cmp	r0, #27
1a000d1c:	d813      	bhi.n	1a000d46 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a000d1e:	2911      	cmp	r1, #17
1a000d20:	d01a      	beq.n	1a000d58 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000d22:	4d0e      	ldr	r5, [pc, #56]	; (1a000d5c <Chip_Clock_SetBaseClock+0x54>)
1a000d24:	4025      	ands	r5, r4

			if (autoblocken) {
1a000d26:	b10a      	cbz	r2, 1a000d2c <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a000d28:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a000d2c:	b10b      	cbz	r3, 1a000d32 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a000d2e:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a000d32:	ea45 6101 	orr.w	r1, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000d36:	3016      	adds	r0, #22
1a000d38:	0080      	lsls	r0, r0, #2
1a000d3a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000d3e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000d42:	6041      	str	r1, [r0, #4]
1a000d44:	e008      	b.n	1a000d58 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a000d46:	f044 0401 	orr.w	r4, r4, #1
1a000d4a:	3016      	adds	r0, #22
1a000d4c:	0080      	lsls	r0, r0, #2
1a000d4e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000d52:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000d56:	6044      	str	r4, [r0, #4]
	}
}
1a000d58:	bc30      	pop	{r4, r5}
1a000d5a:	4770      	bx	lr
1a000d5c:	e0fff7fe 	.word	0xe0fff7fe

1a000d60 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a000d60:	281b      	cmp	r0, #27
1a000d62:	d80d      	bhi.n	1a000d80 <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a000d64:	f100 0316 	add.w	r3, r0, #22
1a000d68:	009b      	lsls	r3, r3, #2
1a000d6a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a000d6e:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
1a000d72:	6858      	ldr	r0, [r3, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a000d74:	f010 0f01 	tst.w	r0, #1
1a000d78:	d104      	bne.n	1a000d84 <Chip_Clock_GetBaseClock+0x24>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000d7a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000d7e:	4770      	bx	lr
		return CLKINPUT_PD;
1a000d80:	2011      	movs	r0, #17
1a000d82:	4770      	bx	lr
		return CLKINPUT_PD;
1a000d84:	2011      	movs	r0, #17
}
1a000d86:	4770      	bx	lr

1a000d88 <Chip_Clock_GetBaseClocktHz>:
{
1a000d88:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000d8a:	f7ff ffe9 	bl	1a000d60 <Chip_Clock_GetBaseClock>
1a000d8e:	f7ff fed9 	bl	1a000b44 <Chip_Clock_GetClockInputHz>
}
1a000d92:	bd08      	pop	{r3, pc}

1a000d94 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a000d94:	b971      	cbnz	r1, 1a000db4 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a000d96:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a000d98:	b10a      	cbz	r2, 1a000d9e <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a000d9a:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a000d9e:	2b02      	cmp	r3, #2
1a000da0:	d00a      	beq.n	1a000db8 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a000da2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000da6:	d30a      	bcc.n	1a000dbe <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000da8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000dac:	4b06      	ldr	r3, [pc, #24]	; (1a000dc8 <Chip_Clock_EnableOpts+0x34>)
1a000dae:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000db2:	4770      	bx	lr
		reg |= (1 << 1);
1a000db4:	2103      	movs	r1, #3
1a000db6:	e7ef      	b.n	1a000d98 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a000db8:	f041 0120 	orr.w	r1, r1, #32
1a000dbc:	e7f1      	b.n	1a000da2 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000dbe:	3020      	adds	r0, #32
1a000dc0:	4b02      	ldr	r3, [pc, #8]	; (1a000dcc <Chip_Clock_EnableOpts+0x38>)
1a000dc2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a000dc6:	4770      	bx	lr
1a000dc8:	40052000 	.word	0x40052000
1a000dcc:	40051000 	.word	0x40051000

1a000dd0 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a000dd0:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000dd4:	d309      	bcc.n	1a000dea <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000dd6:	4a09      	ldr	r2, [pc, #36]	; (1a000dfc <Chip_Clock_Enable+0x2c>)
1a000dd8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000ddc:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000de0:	f043 0301 	orr.w	r3, r3, #1
1a000de4:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000de8:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a000dea:	4a05      	ldr	r2, [pc, #20]	; (1a000e00 <Chip_Clock_Enable+0x30>)
1a000dec:	3020      	adds	r0, #32
1a000dee:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000df2:	f043 0301 	orr.w	r3, r3, #1
1a000df6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a000dfa:	4770      	bx	lr
1a000dfc:	40052000 	.word	0x40052000
1a000e00:	40051000 	.word	0x40051000

1a000e04 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000e04:	b510      	push	{r4, lr}
1a000e06:	4603      	mov	r3, r0
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a000e08:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000e0c:	d308      	bcc.n	1a000e20 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000e0e:	f5a0 7291 	sub.w	r2, r0, #290	; 0x122
1a000e12:	490d      	ldr	r1, [pc, #52]	; (1a000e48 <Chip_Clock_GetRate+0x44>)
1a000e14:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a000e18:	f014 0001 	ands.w	r0, r4, #1
1a000e1c:	d106      	bne.n	1a000e2c <Chip_Clock_GetRate+0x28>
	else {
		rate = 0;
	}

	return rate;
}
1a000e1e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000e20:	f100 0220 	add.w	r2, r0, #32
1a000e24:	4909      	ldr	r1, [pc, #36]	; (1a000e4c <Chip_Clock_GetRate+0x48>)
1a000e26:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
1a000e2a:	e7f5      	b.n	1a000e18 <Chip_Clock_GetRate+0x14>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a000e2c:	4618      	mov	r0, r3
1a000e2e:	f7ff fe23 	bl	1a000a78 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000e32:	f7ff ffa9 	bl	1a000d88 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a000e36:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000e3a:	d103      	bne.n	1a000e44 <Chip_Clock_GetRate+0x40>
			div = 1;
1a000e3c:	2301      	movs	r3, #1
		rate = rate / div;
1a000e3e:	fbb0 f0f3 	udiv	r0, r0, r3
	return rate;
1a000e42:	e7ec      	b.n	1a000e1e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a000e44:	2302      	movs	r3, #2
1a000e46:	e7fa      	b.n	1a000e3e <Chip_Clock_GetRate+0x3a>
1a000e48:	40052000 	.word	0x40052000
1a000e4c:	40051000 	.word	0x40051000

1a000e50 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000e50:	4b03      	ldr	r3, [pc, #12]	; (1a000e60 <Chip_SSP_GetClockIndex+0x10>)
1a000e52:	4298      	cmp	r0, r3
1a000e54:	d001      	beq.n	1a000e5a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000e56:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000e58:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000e5a:	20a5      	movs	r0, #165	; 0xa5
1a000e5c:	4770      	bx	lr
1a000e5e:	bf00      	nop
1a000e60:	400c5000 	.word	0x400c5000

1a000e64 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000e64:	4b04      	ldr	r3, [pc, #16]	; (1a000e78 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000e66:	4298      	cmp	r0, r3
1a000e68:	d002      	beq.n	1a000e70 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000e6a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000e6e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000e70:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000e74:	4770      	bx	lr
1a000e76:	bf00      	nop
1a000e78:	400c5000 	.word	0x400c5000

1a000e7c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000e7c:	6803      	ldr	r3, [r0, #0]
1a000e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000e82:	0209      	lsls	r1, r1, #8
1a000e84:	b289      	uxth	r1, r1
1a000e86:	4319      	orrs	r1, r3
1a000e88:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a000e8a:	6102      	str	r2, [r0, #16]
}
1a000e8c:	4770      	bx	lr

1a000e8e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a000e8e:	b570      	push	{r4, r5, r6, lr}
1a000e90:	4606      	mov	r6, r0
1a000e92:	460c      	mov	r4, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000e94:	f7ff ffe6 	bl	1a000e64 <Chip_SSP_GetPeriphClockIndex>
1a000e98:	f7ff ffb4 	bl	1a000e04 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a000e9c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a000e9e:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a000ea2:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000ea4:	e000      	b.n	1a000ea8 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000ea6:	4629      	mov	r1, r5
	while (cmp_clk > bitRate) {
1a000ea8:	42a3      	cmp	r3, r4
1a000eaa:	d90b      	bls.n	1a000ec4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000eac:	1c4d      	adds	r5, r1, #1
1a000eae:	fb01 2302 	mla	r3, r1, r2, r2
1a000eb2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000eb6:	429c      	cmp	r4, r3
1a000eb8:	d2f6      	bcs.n	1a000ea8 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000eba:	2dff      	cmp	r5, #255	; 0xff
1a000ebc:	d9f3      	bls.n	1a000ea6 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000ebe:	3202      	adds	r2, #2
				cr0_div = 0;
1a000ec0:	2100      	movs	r1, #0
1a000ec2:	e7f1      	b.n	1a000ea8 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000ec4:	4630      	mov	r0, r6
1a000ec6:	f7ff ffd9 	bl	1a000e7c <Chip_SSP_SetClockRate>
}
1a000eca:	bd70      	pop	{r4, r5, r6, pc}

1a000ecc <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000ecc:	b510      	push	{r4, lr}
1a000ece:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a000ed0:	f7ff ffbe 	bl	1a000e50 <Chip_SSP_GetClockIndex>
1a000ed4:	f7ff ff7c 	bl	1a000dd0 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000ed8:	4620      	mov	r0, r4
1a000eda:	f7ff ffc3 	bl	1a000e64 <Chip_SSP_GetPeriphClockIndex>
1a000ede:	f7ff ff77 	bl	1a000dd0 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000ee2:	6863      	ldr	r3, [r4, #4]
1a000ee4:	f023 0304 	bic.w	r3, r3, #4
1a000ee8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000eea:	6823      	ldr	r3, [r4, #0]
1a000eec:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000ef0:	f043 0307 	orr.w	r3, r3, #7
1a000ef4:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000ef6:	4902      	ldr	r1, [pc, #8]	; (1a000f00 <Chip_SSP_Init+0x34>)
1a000ef8:	4620      	mov	r0, r4
1a000efa:	f7ff ffc8 	bl	1a000e8e <Chip_SSP_SetBitRate>
}
1a000efe:	bd10      	pop	{r4, pc}
1a000f00:	000186a0 	.word	0x000186a0

1a000f04 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a000f04:	4b09      	ldr	r3, [pc, #36]	; (1a000f2c <Chip_UART_GetIndex+0x28>)
1a000f06:	4298      	cmp	r0, r3
1a000f08:	d00b      	beq.n	1a000f22 <Chip_UART_GetIndex+0x1e>
1a000f0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000f0e:	4298      	cmp	r0, r3
1a000f10:	d009      	beq.n	1a000f26 <Chip_UART_GetIndex+0x22>
1a000f12:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000f16:	4298      	cmp	r0, r3
1a000f18:	d001      	beq.n	1a000f1e <Chip_UART_GetIndex+0x1a>
1a000f1a:	2000      	movs	r0, #0
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a000f1c:	4770      	bx	lr
			return 1;
1a000f1e:	2001      	movs	r0, #1
1a000f20:	4770      	bx	lr
			return 2;
1a000f22:	2002      	movs	r0, #2
1a000f24:	4770      	bx	lr
			return 3;
1a000f26:	2003      	movs	r0, #3
1a000f28:	4770      	bx	lr
1a000f2a:	bf00      	nop
1a000f2c:	400c1000 	.word	0x400c1000

1a000f30 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a000f30:	b530      	push	{r4, r5, lr}
1a000f32:	b083      	sub	sp, #12
1a000f34:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a000f36:	f7ff ffe5 	bl	1a000f04 <Chip_UART_GetIndex>
1a000f3a:	2301      	movs	r3, #1
1a000f3c:	461a      	mov	r2, r3
1a000f3e:	4619      	mov	r1, r3
1a000f40:	4d0e      	ldr	r5, [pc, #56]	; (1a000f7c <Chip_UART_Init+0x4c>)
1a000f42:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a000f46:	f7ff ff25 	bl	1a000d94 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a000f4a:	2307      	movs	r3, #7
1a000f4c:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a000f4e:	2300      	movs	r3, #0
1a000f50:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a000f52:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a000f54:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a000f56:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a000f58:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a000f5a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a000f5c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a000f5e:	4b08      	ldr	r3, [pc, #32]	; (1a000f80 <Chip_UART_Init+0x50>)
1a000f60:	429c      	cmp	r4, r3
1a000f62:	d006      	beq.n	1a000f72 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a000f64:	2303      	movs	r3, #3
1a000f66:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a000f68:	2310      	movs	r3, #16
1a000f6a:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a000f6c:	9b01      	ldr	r3, [sp, #4]
}
1a000f6e:	b003      	add	sp, #12
1a000f70:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a000f72:	2300      	movs	r3, #0
1a000f74:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a000f76:	69a3      	ldr	r3, [r4, #24]
1a000f78:	9301      	str	r3, [sp, #4]
1a000f7a:	e7f3      	b.n	1a000f64 <Chip_UART_Init+0x34>
1a000f7c:	1a003354 	.word	0x1a003354
1a000f80:	40082000 	.word	0x40082000

1a000f84 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a000f84:	b538      	push	{r3, r4, r5, lr}
1a000f86:	4605      	mov	r5, r0
1a000f88:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000f8a:	f7ff ffbb 	bl	1a000f04 <Chip_UART_GetIndex>
1a000f8e:	4b0c      	ldr	r3, [pc, #48]	; (1a000fc0 <Chip_UART_SetBaud+0x3c>)
1a000f90:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000f94:	f7ff ff36 	bl	1a000e04 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a000f98:	0121      	lsls	r1, r4, #4
1a000f9a:	fbb0 f1f1 	udiv	r1, r0, r1

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a000f9e:	b2ca      	uxtb	r2, r1
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000fa0:	68eb      	ldr	r3, [r5, #12]
1a000fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000fa6:	60eb      	str	r3, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a000fa8:	602a      	str	r2, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a000faa:	f3c1 2307 	ubfx	r3, r1, #8, #8
1a000fae:	606b      	str	r3, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000fb0:	68eb      	ldr	r3, [r5, #12]
1a000fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000fb6:	60eb      	str	r3, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a000fb8:	fbb0 f0f1 	udiv	r0, r0, r1
}
1a000fbc:	0900      	lsrs	r0, r0, #4
1a000fbe:	bd38      	pop	{r3, r4, r5, pc}
1a000fc0:	1a00334c 	.word	0x1a00334c

1a000fc4 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a000fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000fc8:	b083      	sub	sp, #12
1a000fca:	9001      	str	r0, [sp, #4]
1a000fcc:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000fce:	f7ff ff99 	bl	1a000f04 <Chip_UART_GetIndex>
1a000fd2:	4b32      	ldr	r3, [pc, #200]	; (1a00109c <Chip_UART_SetBaudFDR+0xd8>)
1a000fd4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000fd8:	f7ff ff14 	bl	1a000e04 <Chip_Clock_GetRate>
1a000fdc:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a000fde:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a000fe2:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a000fe4:	f04f 0b00 	mov.w	fp, #0
1a000fe8:	46a2      	mov	sl, r4
1a000fea:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a000fec:	e02a      	b.n	1a001044 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a000fee:	4242      	negs	r2, r0
				div ++;
1a000ff0:	1c4b      	adds	r3, r1, #1
1a000ff2:	e017      	b.n	1a001024 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a000ff4:	b30a      	cbz	r2, 1a00103a <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a000ff6:	4617      	mov	r7, r2
			sd = d;
1a000ff8:	46ab      	mov	fp, r5
			sm = m;
1a000ffa:	46a2      	mov	sl, r4
			sdiv = div;
1a000ffc:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a000ffe:	3501      	adds	r5, #1
1a001000:	42ac      	cmp	r4, r5
1a001002:	d91e      	bls.n	1a001042 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001004:	0933      	lsrs	r3, r6, #4
1a001006:	0730      	lsls	r0, r6, #28
1a001008:	fba4 0100 	umull	r0, r1, r4, r0
1a00100c:	fb04 1103 	mla	r1, r4, r3, r1
1a001010:	1962      	adds	r2, r4, r5
1a001012:	fb08 f202 	mul.w	r2, r8, r2
1a001016:	2300      	movs	r3, #0
1a001018:	f000 ff78 	bl	1a001f0c <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a00101c:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00101e:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001020:	2800      	cmp	r0, #0
1a001022:	dbe4      	blt.n	1a000fee <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001024:	4297      	cmp	r7, r2
1a001026:	d3ea      	bcc.n	1a000ffe <Chip_UART_SetBaudFDR+0x3a>
1a001028:	2b00      	cmp	r3, #0
1a00102a:	d0e8      	beq.n	1a000ffe <Chip_UART_SetBaudFDR+0x3a>
1a00102c:	0c19      	lsrs	r1, r3, #16
1a00102e:	d1e6      	bne.n	1a000ffe <Chip_UART_SetBaudFDR+0x3a>
1a001030:	2b02      	cmp	r3, #2
1a001032:	d8df      	bhi.n	1a000ff4 <Chip_UART_SetBaudFDR+0x30>
1a001034:	2d00      	cmp	r5, #0
1a001036:	d0dd      	beq.n	1a000ff4 <Chip_UART_SetBaudFDR+0x30>
1a001038:	e7e1      	b.n	1a000ffe <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00103a:	4617      	mov	r7, r2
			sd = d;
1a00103c:	46ab      	mov	fp, r5
			sm = m;
1a00103e:	46a2      	mov	sl, r4
			sdiv = div;
1a001040:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001042:	3401      	adds	r4, #1
1a001044:	b11f      	cbz	r7, 1a00104e <Chip_UART_SetBaudFDR+0x8a>
1a001046:	2c0f      	cmp	r4, #15
1a001048:	d801      	bhi.n	1a00104e <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00104a:	2500      	movs	r5, #0
1a00104c:	e7d8      	b.n	1a001000 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00104e:	f1b9 0f00 	cmp.w	r9, #0
1a001052:	d01e      	beq.n	1a001092 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001054:	9a01      	ldr	r2, [sp, #4]
1a001056:	4611      	mov	r1, r2
1a001058:	68d3      	ldr	r3, [r2, #12]
1a00105a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00105e:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a001060:	fa5f f389 	uxtb.w	r3, r9
1a001064:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a001066:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00106a:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00106c:	68d3      	ldr	r3, [r2, #12]
1a00106e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001072:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001074:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001078:	b2db      	uxtb	r3, r3
1a00107a:	f00b 020f 	and.w	r2, fp, #15
1a00107e:	4313      	orrs	r3, r2
1a001080:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001082:	0933      	lsrs	r3, r6, #4
1a001084:	fb0a f303 	mul.w	r3, sl, r3
1a001088:	44da      	add	sl, fp
1a00108a:	fb09 f90a 	mul.w	r9, r9, sl
1a00108e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001092:	4648      	mov	r0, r9
1a001094:	b003      	add	sp, #12
1a001096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00109a:	bf00      	nop
1a00109c:	1a00334c 	.word	0x1a00334c

1a0010a0 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0010a0:	2901      	cmp	r1, #1
1a0010a2:	d109      	bne.n	1a0010b8 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0010a4:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0010a8:	4b04      	ldr	r3, [pc, #16]	; (1a0010bc <Chip_I2C_EventHandler+0x1c>)
1a0010aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0010ae:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0010b0:	7d13      	ldrb	r3, [r2, #20]
1a0010b2:	b2db      	uxtb	r3, r3
1a0010b4:	2b04      	cmp	r3, #4
1a0010b6:	d0fb      	beq.n	1a0010b0 <Chip_I2C_EventHandler+0x10>
}
1a0010b8:	4770      	bx	lr
1a0010ba:	bf00      	nop
1a0010bc:	10000000 	.word	0x10000000

1a0010c0 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0010c0:	b570      	push	{r4, r5, r6, lr}
1a0010c2:	4604      	mov	r4, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0010c4:	4e07      	ldr	r6, [pc, #28]	; (1a0010e4 <Chip_I2C_Init+0x24>)
1a0010c6:	00c5      	lsls	r5, r0, #3
1a0010c8:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a0010cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
1a0010d0:	8898      	ldrh	r0, [r3, #4]
1a0010d2:	f7ff fe7d 	bl	1a000dd0 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a0010d6:	1b2c      	subs	r4, r5, r4
1a0010d8:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
1a0010dc:	226c      	movs	r2, #108	; 0x6c
1a0010de:	619a      	str	r2, [r3, #24]
}
1a0010e0:	bd70      	pop	{r4, r5, r6, pc}
1a0010e2:	bf00      	nop
1a0010e4:	10000000 	.word	0x10000000

1a0010e8 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a0010e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0010ec:	4604      	mov	r4, r0
1a0010ee:	4688      	mov	r8, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a0010f0:	4d0b      	ldr	r5, [pc, #44]	; (1a001120 <Chip_I2C_SetClockRate+0x38>)
1a0010f2:	00c6      	lsls	r6, r0, #3
1a0010f4:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a0010f8:	009f      	lsls	r7, r3, #2
1a0010fa:	eb05 0383 	add.w	r3, r5, r3, lsl #2
1a0010fe:	8898      	ldrh	r0, [r3, #4]
1a001100:	f7ff fe80 	bl	1a000e04 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001104:	fbb0 f1f8 	udiv	r1, r0, r8
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a001108:	59eb      	ldr	r3, [r5, r7]
1a00110a:	084a      	lsrs	r2, r1, #1
1a00110c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00110e:	1b34      	subs	r4, r6, r4
1a001110:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
1a001114:	6918      	ldr	r0, [r3, #16]
1a001116:	1a09      	subs	r1, r1, r0
1a001118:	6159      	str	r1, [r3, #20]
}
1a00111a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00111e:	bf00      	nop
1a001120:	10000000 	.word	0x10000000

1a001124 <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a001124:	4b09      	ldr	r3, [pc, #36]	; (1a00114c <Chip_TIMER_GetClockIndex+0x28>)
1a001126:	4298      	cmp	r0, r3
1a001128:	d00b      	beq.n	1a001142 <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a00112a:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a00112e:	4298      	cmp	r0, r3
1a001130:	d009      	beq.n	1a001146 <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a001132:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a001136:	4298      	cmp	r0, r3
1a001138:	d001      	beq.n	1a00113e <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a00113a:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a00113c:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER1;
1a00113e:	2085      	movs	r0, #133	; 0x85
1a001140:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER3;
1a001142:	20a4      	movs	r0, #164	; 0xa4
1a001144:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER2;
1a001146:	20a3      	movs	r0, #163	; 0xa3
1a001148:	4770      	bx	lr
1a00114a:	bf00      	nop
1a00114c:	400c4000 	.word	0x400c4000

1a001150 <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a001150:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a001152:	f7ff ffe7 	bl	1a001124 <Chip_TIMER_GetClockIndex>
1a001156:	f7ff fe3b 	bl	1a000dd0 <Chip_Clock_Enable>
}
1a00115a:	bd08      	pop	{r3, pc}

1a00115c <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a00115c:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a00115e:	2300      	movs	r3, #0
1a001160:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a001162:	2301      	movs	r3, #1
1a001164:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a001166:	2302      	movs	r3, #2
1a001168:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a00116a:	6883      	ldr	r3, [r0, #8]
1a00116c:	2b00      	cmp	r3, #0
1a00116e:	d1fc      	bne.n	1a00116a <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a001170:	6042      	str	r2, [r0, #4]
}
1a001172:	4770      	bx	lr

1a001174 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a001174:	4b03      	ldr	r3, [pc, #12]	; (1a001184 <Chip_ADC_GetClockIndex+0x10>)
1a001176:	4298      	cmp	r0, r3
1a001178:	d001      	beq.n	1a00117e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00117a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a00117c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a00117e:	2004      	movs	r0, #4
1a001180:	4770      	bx	lr
1a001182:	bf00      	nop
1a001184:	400e4000 	.word	0x400e4000

1a001188 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001188:	b570      	push	{r4, r5, r6, lr}
1a00118a:	460d      	mov	r5, r1
1a00118c:	4614      	mov	r4, r2
1a00118e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001190:	f7ff fff0 	bl	1a001174 <Chip_ADC_GetClockIndex>
1a001194:	f7ff fe36 	bl	1a000e04 <Chip_Clock_GetRate>
	if (burstMode) {
1a001198:	b155      	cbz	r5, 1a0011b0 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a00119a:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00119e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0011a2:	0064      	lsls	r4, r4, #1
1a0011a4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0011a8:	b2c0      	uxtb	r0, r0
1a0011aa:	3801      	subs	r0, #1
	return div;
}
1a0011ac:	b2c0      	uxtb	r0, r0
1a0011ae:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a0011b0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0011b4:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0011b8:	e7f1      	b.n	1a00119e <getClkDiv+0x16>
1a0011ba:	Address 0x1a0011ba is out of bounds.


1a0011bc <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0011bc:	b538      	push	{r3, r4, r5, lr}
1a0011be:	4605      	mov	r5, r0
1a0011c0:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0011c2:	f7ff ffd7 	bl	1a001174 <Chip_ADC_GetClockIndex>
1a0011c6:	2301      	movs	r3, #1
1a0011c8:	461a      	mov	r2, r3
1a0011ca:	4619      	mov	r1, r3
1a0011cc:	f7ff fde2 	bl	1a000d94 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0011d0:	2100      	movs	r1, #0
1a0011d2:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0011d4:	4a08      	ldr	r2, [pc, #32]	; (1a0011f8 <Chip_ADC_Init+0x3c>)
1a0011d6:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0011d8:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0011da:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0011dc:	230b      	movs	r3, #11
1a0011de:	4628      	mov	r0, r5
1a0011e0:	f7ff ffd2 	bl	1a001188 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0011e4:	0200      	lsls	r0, r0, #8
1a0011e6:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0011ea:	7923      	ldrb	r3, [r4, #4]
1a0011ec:	045b      	lsls	r3, r3, #17
1a0011ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0011f2:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0011f4:	602b      	str	r3, [r5, #0]
}
1a0011f6:	bd38      	pop	{r3, r4, r5, pc}
1a0011f8:	00061a80 	.word	0x00061a80

1a0011fc <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0011fc:	b570      	push	{r4, r5, r6, lr}
1a0011fe:	4605      	mov	r5, r0
1a001200:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001202:	6804      	ldr	r4, [r0, #0]
1a001204:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001208:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a00120c:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00120e:	790b      	ldrb	r3, [r1, #4]
1a001210:	f1c3 030b 	rsb	r3, r3, #11
1a001214:	b2db      	uxtb	r3, r3
1a001216:	7949      	ldrb	r1, [r1, #5]
1a001218:	f7ff ffb6 	bl	1a001188 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00121c:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001220:	7933      	ldrb	r3, [r6, #4]
1a001222:	045b      	lsls	r3, r3, #17
1a001224:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a001228:	4323      	orrs	r3, r4
	pADC->CR = cr;
1a00122a:	602b      	str	r3, [r5, #0]
}
1a00122c:	bd70      	pop	{r4, r5, r6, pc}

1a00122e <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00122e:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001230:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001232:	680a      	ldr	r2, [r1, #0]
1a001234:	f7ff ffe2 	bl	1a0011fc <Chip_ADC_SetSampleRate>
}
1a001238:	bd08      	pop	{r3, pc}
1a00123a:	Address 0x1a00123a is out of bounds.


1a00123c <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a00123c:	b570      	push	{r4, r5, r6, lr}
1a00123e:	b08a      	sub	sp, #40	; 0x28
1a001240:	4605      	mov	r5, r0
1a001242:	460e      	mov	r6, r1
1a001244:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001246:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00124a:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a00124c:	2806      	cmp	r0, #6
1a00124e:	d018      	beq.n	1a001282 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001250:	2300      	movs	r3, #0
1a001252:	2201      	movs	r2, #1
1a001254:	4629      	mov	r1, r5
1a001256:	2004      	movs	r0, #4
1a001258:	f7ff fd56 	bl	1a000d08 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a00125c:	4a4a      	ldr	r2, [pc, #296]	; (1a001388 <Chip_SetupCoreClock+0x14c>)
1a00125e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001260:	f043 0301 	orr.w	r3, r3, #1
1a001264:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001266:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00126a:	a901      	add	r1, sp, #4
1a00126c:	4630      	mov	r0, r6
1a00126e:	f7ff fcc5 	bl	1a000bfc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001272:	4b46      	ldr	r3, [pc, #280]	; (1a00138c <Chip_SetupCoreClock+0x150>)
1a001274:	429e      	cmp	r6, r3
1a001276:	d916      	bls.n	1a0012a6 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001278:	9b01      	ldr	r3, [sp, #4]
1a00127a:	f013 0f40 	tst.w	r3, #64	; 0x40
1a00127e:	d003      	beq.n	1a001288 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001280:	e7fe      	b.n	1a001280 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a001282:	f7ff fc1d 	bl	1a000ac0 <Chip_Clock_EnableCrystal>
1a001286:	e7e3      	b.n	1a001250 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a001288:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00128c:	d005      	beq.n	1a00129a <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a00128e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001292:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a001294:	2500      	movs	r5, #0
			direct = 1;
1a001296:	2601      	movs	r6, #1
1a001298:	e007      	b.n	1a0012aa <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a00129a:	9b04      	ldr	r3, [sp, #16]
1a00129c:	3301      	adds	r3, #1
1a00129e:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0012a0:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0012a2:	2600      	movs	r6, #0
1a0012a4:	e001      	b.n	1a0012aa <Chip_SetupCoreClock+0x6e>
1a0012a6:	2500      	movs	r5, #0
1a0012a8:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0012aa:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0012ae:	9b01      	ldr	r3, [sp, #4]
1a0012b0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0012b4:	9a05      	ldr	r2, [sp, #20]
1a0012b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0012ba:	9a03      	ldr	r2, [sp, #12]
1a0012bc:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0012c0:	9a04      	ldr	r2, [sp, #16]
1a0012c2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0012c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0012ca:	4a2f      	ldr	r2, [pc, #188]	; (1a001388 <Chip_SetupCoreClock+0x14c>)
1a0012cc:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0012ce:	4b2e      	ldr	r3, [pc, #184]	; (1a001388 <Chip_SetupCoreClock+0x14c>)
1a0012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0012d2:	f013 0f01 	tst.w	r3, #1
1a0012d6:	d0fa      	beq.n	1a0012ce <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0012d8:	2300      	movs	r3, #0
1a0012da:	2201      	movs	r2, #1
1a0012dc:	2109      	movs	r1, #9
1a0012de:	2004      	movs	r0, #4
1a0012e0:	f7ff fd12 	bl	1a000d08 <Chip_Clock_SetBaseClock>

	if (direct) {
1a0012e4:	b306      	cbz	r6, 1a001328 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0012e6:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0012ea:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0012ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0012ee:	1e5a      	subs	r2, r3, #1
1a0012f0:	9209      	str	r2, [sp, #36]	; 0x24
1a0012f2:	2b00      	cmp	r3, #0
1a0012f4:	d1fa      	bne.n	1a0012ec <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a0012f6:	9b01      	ldr	r3, [sp, #4]
1a0012f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0012fc:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0012fe:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001302:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001306:	9a05      	ldr	r2, [sp, #20]
1a001308:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00130c:	9a03      	ldr	r2, [sp, #12]
1a00130e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001312:	9a04      	ldr	r2, [sp, #16]
1a001314:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001318:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00131c:	4a1a      	ldr	r2, [pc, #104]	; (1a001388 <Chip_SetupCoreClock+0x14c>)
1a00131e:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001320:	2c00      	cmp	r4, #0
1a001322:	d12e      	bne.n	1a001382 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001324:	b00a      	add	sp, #40	; 0x28
1a001326:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a001328:	2d00      	cmp	r5, #0
1a00132a:	d0f9      	beq.n	1a001320 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00132c:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001330:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001332:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001334:	1e5a      	subs	r2, r3, #1
1a001336:	9209      	str	r2, [sp, #36]	; 0x24
1a001338:	2b00      	cmp	r3, #0
1a00133a:	d1fa      	bne.n	1a001332 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a00133c:	9b04      	ldr	r3, [sp, #16]
1a00133e:	1e5a      	subs	r2, r3, #1
1a001340:	9204      	str	r2, [sp, #16]
1a001342:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001346:	9b01      	ldr	r3, [sp, #4]
1a001348:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00134c:	9905      	ldr	r1, [sp, #20]
1a00134e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001352:	9903      	ldr	r1, [sp, #12]
1a001354:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a001358:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00135c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001360:	4a09      	ldr	r2, [pc, #36]	; (1a001388 <Chip_SetupCoreClock+0x14c>)
1a001362:	6453      	str	r3, [r2, #68]	; 0x44
}
1a001364:	e7dc      	b.n	1a001320 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001366:	480a      	ldr	r0, [pc, #40]	; (1a001390 <Chip_SetupCoreClock+0x154>)
1a001368:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00136c:	78cb      	ldrb	r3, [r1, #3]
1a00136e:	788a      	ldrb	r2, [r1, #2]
1a001370:	7849      	ldrb	r1, [r1, #1]
1a001372:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001376:	f7ff fcc7 	bl	1a000d08 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00137a:	3401      	adds	r4, #1
1a00137c:	2c11      	cmp	r4, #17
1a00137e:	d9f2      	bls.n	1a001366 <Chip_SetupCoreClock+0x12a>
1a001380:	e7d0      	b.n	1a001324 <Chip_SetupCoreClock+0xe8>
1a001382:	2400      	movs	r4, #0
1a001384:	e7fa      	b.n	1a00137c <Chip_SetupCoreClock+0x140>
1a001386:	bf00      	nop
1a001388:	40050000 	.word	0x40050000
1a00138c:	068e7780 	.word	0x068e7780
1a001390:	1a00335c 	.word	0x1a00335c

1a001394 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001394:	b508      	push	{r3, lr}
   // to use CMSIS.
   volatile unsigned int *pCREG_M0APPMAP = (volatile unsigned int *) 0x40043404;
   // CMSIS : CREG->M0APPMAP = <address of vector table>
   *pCREG_M0APPMAP = (unsigned int)g_pfnVectors;
#else
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a001396:	4a0b      	ldr	r2, [pc, #44]	; (1a0013c4 <SystemInit+0x30>)
1a001398:	4b0b      	ldr	r3, [pc, #44]	; (1a0013c8 <SystemInit+0x34>)
1a00139a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a00139c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a0013a0:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0013a2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0013a6:	2b20      	cmp	r3, #32
1a0013a8:	d004      	beq.n	1a0013b4 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit only in M4 */
   Board_SystemInit();
1a0013aa:	f7ff f987 	bl	1a0006bc <Board_SystemInit>
   Board_Init();
1a0013ae:	f7ff fa5d 	bl	1a00086c <Board_Init>
#endif
}
1a0013b2:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a0013b4:	4a04      	ldr	r2, [pc, #16]	; (1a0013c8 <SystemInit+0x34>)
1a0013b6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a0013ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0013be:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0013c2:	e7f2      	b.n	1a0013aa <SystemInit+0x16>
1a0013c4:	1a000000 	.word	0x1a000000
1a0013c8:	e000ed00 	.word	0xe000ed00

1a0013cc <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a0013cc:	4b04      	ldr	r3, [pc, #16]	; (1a0013e0 <cyclesCounterInit+0x14>)
1a0013ce:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a0013d0:	4a04      	ldr	r2, [pc, #16]	; (1a0013e4 <cyclesCounterInit+0x18>)
1a0013d2:	6813      	ldr	r3, [r2, #0]
1a0013d4:	f043 0301 	orr.w	r3, r3, #1
1a0013d8:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0013da:	2001      	movs	r0, #1
1a0013dc:	4770      	bx	lr
1a0013de:	bf00      	nop
1a0013e0:	10000038 	.word	0x10000038
1a0013e4:	e0001000 	.word	0xe0001000

1a0013e8 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0013e8:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0013ea:	4d0b      	ldr	r5, [pc, #44]	; (1a001418 <gpioObtainPinInit+0x30>)
1a0013ec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0013f0:	182c      	adds	r4, r5, r0
1a0013f2:	5628      	ldrsb	r0, [r5, r0]
1a0013f4:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0013f6:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0013fa:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0013fc:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001400:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a001402:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001406:	9b02      	ldr	r3, [sp, #8]
1a001408:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00140a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00140e:	9b03      	ldr	r3, [sp, #12]
1a001410:	701a      	strb	r2, [r3, #0]
}
1a001412:	bc30      	pop	{r4, r5}
1a001414:	4770      	bx	lr
1a001416:	bf00      	nop
1a001418:	1a0033a4 	.word	0x1a0033a4

1a00141c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a00141c:	f110 0f02 	cmn.w	r0, #2
1a001420:	f000 80c6 	beq.w	1a0015b0 <gpioInit+0x194>
{
1a001424:	b570      	push	{r4, r5, r6, lr}
1a001426:	b084      	sub	sp, #16
1a001428:	460c      	mov	r4, r1
	  return FALSE;
   }
   if( pin == GND ){
1a00142a:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00142e:	f000 80c1 	beq.w	1a0015b4 <gpioInit+0x198>
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001432:	2300      	movs	r3, #0
1a001434:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001438:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00143c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001440:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001444:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001448:	f10d 030b 	add.w	r3, sp, #11
1a00144c:	9301      	str	r3, [sp, #4]
1a00144e:	ab03      	add	r3, sp, #12
1a001450:	9300      	str	r3, [sp, #0]
1a001452:	f10d 030d 	add.w	r3, sp, #13
1a001456:	f10d 020e 	add.w	r2, sp, #14
1a00145a:	f10d 010f 	add.w	r1, sp, #15
1a00145e:	f7ff ffc3 	bl	1a0013e8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a001462:	2c05      	cmp	r4, #5
1a001464:	f200 80a9 	bhi.w	1a0015ba <gpioInit+0x19e>
1a001468:	e8df f004 	tbb	[pc, r4]
1a00146c:	44268008 	.word	0x44268008
1a001470:	0362      	.short	0x0362

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a001472:	4853      	ldr	r0, [pc, #332]	; (1a0015c0 <gpioInit+0x1a4>)
1a001474:	f7ff fa1f 	bl	1a0008b6 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a001478:	2001      	movs	r0, #1
      break;
1a00147a:	e09c      	b.n	1a0015b6 <gpioInit+0x19a>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a00147c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001480:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001484:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001488:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00148c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001490:	494c      	ldr	r1, [pc, #304]	; (1a0015c4 <gpioInit+0x1a8>)
1a001492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001496:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00149a:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00149e:	2001      	movs	r0, #1
1a0014a0:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0014a4:	4c46      	ldr	r4, [pc, #280]	; (1a0015c0 <gpioInit+0x1a4>)
1a0014a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0014aa:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0014ae:	ea22 0201 	bic.w	r2, r2, r1
1a0014b2:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0014b6:	e07e      	b.n	1a0015b6 <gpioInit+0x19a>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a0014b8:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0014bc:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0014c0:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0014c4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0014c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0014cc:	493d      	ldr	r1, [pc, #244]	; (1a0015c4 <gpioInit+0x1a8>)
1a0014ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0014d2:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0014d6:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0014da:	2001      	movs	r0, #1
1a0014dc:	fa00 f102 	lsl.w	r1, r0, r2
1a0014e0:	4c37      	ldr	r4, [pc, #220]	; (1a0015c0 <gpioInit+0x1a4>)
1a0014e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0014e6:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0014ea:	ea22 0201 	bic.w	r2, r2, r1
1a0014ee:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0014f2:	e060      	b.n	1a0015b6 <gpioInit+0x19a>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a0014f4:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0014f8:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0014fc:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001500:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001504:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001508:	492e      	ldr	r1, [pc, #184]	; (1a0015c4 <gpioInit+0x1a8>)
1a00150a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00150e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001512:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001516:	2001      	movs	r0, #1
1a001518:	fa00 f102 	lsl.w	r1, r0, r2
1a00151c:	4c28      	ldr	r4, [pc, #160]	; (1a0015c0 <gpioInit+0x1a4>)
1a00151e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001522:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001526:	ea22 0201 	bic.w	r2, r2, r1
1a00152a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00152e:	e042      	b.n	1a0015b6 <gpioInit+0x19a>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a001530:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001534:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001538:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00153c:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001540:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001544:	491f      	ldr	r1, [pc, #124]	; (1a0015c4 <gpioInit+0x1a8>)
1a001546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00154a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00154e:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001552:	2001      	movs	r0, #1
1a001554:	fa00 f102 	lsl.w	r1, r0, r2
1a001558:	4c19      	ldr	r4, [pc, #100]	; (1a0015c0 <gpioInit+0x1a4>)
1a00155a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00155e:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001562:	ea22 0201 	bic.w	r2, r2, r1
1a001566:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00156a:	e024      	b.n	1a0015b6 <gpioInit+0x19a>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a00156c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001570:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001574:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001578:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00157c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001580:	4910      	ldr	r1, [pc, #64]	; (1a0015c4 <gpioInit+0x1a8>)
1a001582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a001586:	f89d 000c 	ldrb.w	r0, [sp, #12]
1a00158a:	f99d 100b 	ldrsb.w	r1, [sp, #11]
1a00158e:	2201      	movs	r2, #1
1a001590:	408a      	lsls	r2, r1
		pGPIO->DIR[portNum] |= bitValue;
1a001592:	4b0b      	ldr	r3, [pc, #44]	; (1a0015c0 <gpioInit+0x1a4>)
1a001594:	f500 6500 	add.w	r5, r0, #2048	; 0x800
1a001598:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a00159c:	4332      	orrs	r2, r6
1a00159e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0015a2:	b2c9      	uxtb	r1, r1
	pGPIO->B[port][pin] = setting;
1a0015a4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0015a8:	2200      	movs	r2, #0
1a0015aa:	545a      	strb	r2, [r3, r1]
   bool_t ret_val     = 1;
1a0015ac:	4620      	mov	r0, r4
}
1a0015ae:	e002      	b.n	1a0015b6 <gpioInit+0x19a>
	  return FALSE;
1a0015b0:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a0015b2:	4770      	bx	lr
	  return FALSE;
1a0015b4:	2000      	movs	r0, #0
}
1a0015b6:	b004      	add	sp, #16
1a0015b8:	bd70      	pop	{r4, r5, r6, pc}
   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0015ba:	2000      	movs	r0, #0
1a0015bc:	e7fb      	b.n	1a0015b6 <gpioInit+0x19a>
1a0015be:	bf00      	nop
1a0015c0:	400f4000 	.word	0x400f4000
1a0015c4:	40086000 	.word	0x40086000

1a0015c8 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a0015c8:	f110 0f02 	cmn.w	r0, #2
1a0015cc:	d02d      	beq.n	1a00162a <gpioWrite+0x62>
{
1a0015ce:	b510      	push	{r4, lr}
1a0015d0:	b084      	sub	sp, #16
1a0015d2:	460c      	mov	r4, r1
	  return FALSE;
   }
   if( pin == GND ){
1a0015d4:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0015d8:	d029      	beq.n	1a00162e <gpioWrite+0x66>
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0015da:	2300      	movs	r3, #0
1a0015dc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0015e0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0015e4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0015e8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0015ec:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0015f0:	f10d 030b 	add.w	r3, sp, #11
1a0015f4:	9301      	str	r3, [sp, #4]
1a0015f6:	ab03      	add	r3, sp, #12
1a0015f8:	9300      	str	r3, [sp, #0]
1a0015fa:	f10d 030d 	add.w	r3, sp, #13
1a0015fe:	f10d 020e 	add.w	r2, sp, #14
1a001602:	f10d 010f 	add.w	r1, sp, #15
1a001606:	f7ff feef 	bl	1a0013e8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00160a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00160e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001612:	1e21      	subs	r1, r4, #0
1a001614:	bf18      	it	ne
1a001616:	2101      	movne	r1, #1
	pGPIO->B[port][pin] = setting;
1a001618:	015b      	lsls	r3, r3, #5
1a00161a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00161e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001622:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a001624:	2001      	movs	r0, #1
}
1a001626:	b004      	add	sp, #16
1a001628:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00162a:	2000      	movs	r0, #0
}
1a00162c:	4770      	bx	lr
	  return FALSE;
1a00162e:	2000      	movs	r0, #0
1a001630:	e7f9      	b.n	1a001626 <gpioWrite+0x5e>

1a001632 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a001632:	e7fe      	b.n	1a001632 <errorOcurred>

1a001634 <doNothing>:
}

static void doNothing( void* ptr )
{
}
1a001634:	4770      	bx	lr
1a001636:	Address 0x1a001636 is out of bounds.


1a001638 <Timer_Init>:
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 callBackFuncPtr_t voidFunctionPointer )
{
1a001638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0) {
1a00163c:	2900      	cmp	r1, #0
1a00163e:	d076      	beq.n	1a00172e <Timer_Init+0xf6>
1a001640:	4605      	mov	r5, r0
1a001642:	4616      	mov	r6, r2
1a001644:	460f      	mov	r7, r1
      errorOcurred(0);
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a001646:	4604      	mov	r4, r0
1a001648:	4b3e      	ldr	r3, [pc, #248]	; (1a001744 <Timer_Init+0x10c>)
1a00164a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a00164e:	eb03 0882 	add.w	r8, r3, r2, lsl #2
1a001652:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
1a001656:	f7ff fd7b 	bl	1a001150 <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a00165a:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a00165e:	f003 011f 	and.w	r1, r3, #31
1a001662:	095b      	lsrs	r3, r3, #5
1a001664:	2201      	movs	r2, #1
1a001666:	408a      	lsls	r2, r1
1a001668:	3340      	adds	r3, #64	; 0x40
1a00166a:	4937      	ldr	r1, [pc, #220]	; (1a001748 <Timer_Init+0x110>)
1a00166c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a001670:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a001674:	4a33      	ldr	r2, [pc, #204]	; (1a001744 <Timer_Init+0x10c>)
1a001676:	eb02 0383 	add.w	r3, r2, r3, lsl #2
1a00167a:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a00167c:	095a      	lsrs	r2, r3, #5
1a00167e:	3254      	adds	r2, #84	; 0x54
1a001680:	4931      	ldr	r1, [pc, #196]	; (1a001748 <Timer_Init+0x110>)
1a001682:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
1a001686:	f003 031f 	and.w	r3, r3, #31
1a00168a:	2101      	movs	r1, #1
1a00168c:	fa01 f303 	lsl.w	r3, r1, r3
1a001690:	421a      	tst	r2, r3
1a001692:	d0ed      	beq.n	1a001670 <Timer_Init+0x38>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a001694:	4b2b      	ldr	r3, [pc, #172]	; (1a001744 <Timer_Init+0x10c>)
1a001696:	eb05 0245 	add.w	r2, r5, r5, lsl #1
1a00169a:	eb03 0882 	add.w	r8, r3, r2, lsl #2
1a00169e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
1a0016a2:	4620      	mov	r0, r4
1a0016a4:	f7ff fd5a 	bl	1a00115c <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a0016a8:	012b      	lsls	r3, r5, #4
1a0016aa:	4a28      	ldr	r2, [pc, #160]	; (1a00174c <Timer_Init+0x114>)
1a0016ac:	50d6      	str	r6, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a0016ae:	6963      	ldr	r3, [r4, #20]
1a0016b0:	f043 0301 	orr.w	r3, r3, #1
1a0016b4:	6163      	str	r3, [r4, #20]
	pTMR->MR[matchnum] = matchval; // matchval 0 to 4294967295 (uint32_t)
1a0016b6:	61a7      	str	r7, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a0016b8:	6963      	ldr	r3, [r4, #20]
1a0016ba:	f043 0302 	orr.w	r3, r3, #2
1a0016be:	6163      	str	r3, [r4, #20]
	pTMR->TCR |= TIMER_ENABLE;
1a0016c0:	6863      	ldr	r3, [r4, #4]
1a0016c2:	f043 0301 	orr.w	r3, r3, #1
1a0016c6:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a0016c8:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a0016cc:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
1a0016ce:	2b00      	cmp	r3, #0
1a0016d0:	db30      	blt.n	1a001734 <Timer_Init+0xfc>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0016d2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a0016d6:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a0016da:	22c0      	movs	r2, #192	; 0xc0
1a0016dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a0016e0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
1a0016e4:	4a17      	ldr	r2, [pc, #92]	; (1a001744 <Timer_Init+0x10c>)
1a0016e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
1a0016ea:	689a      	ldr	r2, [r3, #8]
1a0016ec:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
1a0016ee:	2b00      	cmp	r3, #0
1a0016f0:	db08      	blt.n	1a001704 <Timer_Init+0xcc>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0016f2:	f002 021f 	and.w	r2, r2, #31
1a0016f6:	095b      	lsrs	r3, r3, #5
1a0016f8:	2101      	movs	r1, #1
1a0016fa:	fa01 f202 	lsl.w	r2, r1, r2
1a0016fe:	4914      	ldr	r1, [pc, #80]	; (1a001750 <Timer_Init+0x118>)
1a001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a001704:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1a001708:	4b0e      	ldr	r3, [pc, #56]	; (1a001744 <Timer_Init+0x10c>)
1a00170a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
1a00170e:	68aa      	ldr	r2, [r5, #8]
1a001710:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
1a001712:	2b00      	cmp	r3, #0
1a001714:	db09      	blt.n	1a00172a <Timer_Init+0xf2>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a001716:	f002 021f 	and.w	r2, r2, #31
1a00171a:	095b      	lsrs	r3, r3, #5
1a00171c:	2101      	movs	r1, #1
1a00171e:	fa01 f202 	lsl.w	r2, r1, r2
1a001722:	3360      	adds	r3, #96	; 0x60
1a001724:	490a      	ldr	r1, [pc, #40]	; (1a001750 <Timer_Init+0x118>)
1a001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
1a00172a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      errorOcurred(0);
1a00172e:	2000      	movs	r0, #0
1a001730:	f7ff ff7f 	bl	1a001632 <errorOcurred>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001734:	f002 020f 	and.w	r2, r2, #15
1a001738:	4b06      	ldr	r3, [pc, #24]	; (1a001754 <Timer_Init+0x11c>)
1a00173a:	4413      	add	r3, r2
1a00173c:	22c0      	movs	r2, #192	; 0xc0
1a00173e:	761a      	strb	r2, [r3, #24]
1a001740:	e7ce      	b.n	1a0016e0 <Timer_Init+0xa8>
1a001742:	bf00      	nop
1a001744:	1a00348c 	.word	0x1a00348c
1a001748:	40053000 	.word	0x40053000
1a00174c:	1000003c 	.word	0x1000003c
1a001750:	e000e100 	.word	0xe000e100
1a001754:	e000ecfc 	.word	0xe000ecfc

1a001758 <Timer_microsecondsToTicks>:
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks( uint32_t uS )
{
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a001758:	23cc      	movs	r3, #204	; 0xcc
1a00175a:	fb03 f000 	mul.w	r0, r3, r0
1a00175e:	4770      	bx	lr

1a001760 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a001760:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001762:	2400      	movs	r4, #0
1a001764:	e001      	b.n	1a00176a <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001766:	3401      	adds	r4, #1
1a001768:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00176a:	2c03      	cmp	r4, #3
1a00176c:	d812      	bhi.n	1a001794 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a00176e:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001770:	4b09      	ldr	r3, [pc, #36]	; (1a001798 <TIMER0_IRQHandler+0x38>)
1a001772:	681a      	ldr	r2, [r3, #0]
1a001774:	f004 010f 	and.w	r1, r4, #15
1a001778:	2301      	movs	r3, #1
1a00177a:	408b      	lsls	r3, r1
1a00177c:	421a      	tst	r2, r3
1a00177e:	d0f2      	beq.n	1a001766 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001780:	4b06      	ldr	r3, [pc, #24]	; (1a00179c <TIMER0_IRQHandler+0x3c>)
1a001782:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a001786:	2000      	movs	r0, #0
1a001788:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00178a:	2301      	movs	r3, #1
1a00178c:	40ab      	lsls	r3, r5
1a00178e:	4a02      	ldr	r2, [pc, #8]	; (1a001798 <TIMER0_IRQHandler+0x38>)
1a001790:	6013      	str	r3, [r2, #0]
}
1a001792:	e7e8      	b.n	1a001766 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a001794:	bd38      	pop	{r3, r4, r5, pc}
1a001796:	bf00      	nop
1a001798:	40084000 	.word	0x40084000
1a00179c:	1000003c 	.word	0x1000003c

1a0017a0 <TIMER3_IRQHandler>:
   }
}

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0017a0:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0017a2:	2400      	movs	r4, #0
1a0017a4:	e001      	b.n	1a0017aa <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0017a6:	3401      	adds	r4, #1
1a0017a8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0017aa:	2c03      	cmp	r4, #3
1a0017ac:	d814      	bhi.n	1a0017d8 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a0017ae:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0017b0:	4b0a      	ldr	r3, [pc, #40]	; (1a0017dc <TIMER3_IRQHandler+0x3c>)
1a0017b2:	681a      	ldr	r2, [r3, #0]
1a0017b4:	f004 010f 	and.w	r1, r4, #15
1a0017b8:	2301      	movs	r3, #1
1a0017ba:	408b      	lsls	r3, r1
1a0017bc:	421a      	tst	r2, r3
1a0017be:	d0f2      	beq.n	1a0017a6 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0017c0:	f104 030c 	add.w	r3, r4, #12
1a0017c4:	4a06      	ldr	r2, [pc, #24]	; (1a0017e0 <TIMER3_IRQHandler+0x40>)
1a0017c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0017ca:	2000      	movs	r0, #0
1a0017cc:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0017ce:	2301      	movs	r3, #1
1a0017d0:	40ab      	lsls	r3, r5
1a0017d2:	4a02      	ldr	r2, [pc, #8]	; (1a0017dc <TIMER3_IRQHandler+0x3c>)
1a0017d4:	6013      	str	r3, [r2, #0]
}
1a0017d6:	e7e6      	b.n	1a0017a6 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0017d8:	bd38      	pop	{r3, r4, r5, pc}
1a0017da:	bf00      	nop
1a0017dc:	400c4000 	.word	0x400c4000
1a0017e0:	1000003c 	.word	0x1000003c

1a0017e4 <tickRead>:
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
   #else
      return tickCounter;
   #endif
}
1a0017e4:	4b01      	ldr	r3, [pc, #4]	; (1a0017ec <tickRead+0x8>)
1a0017e6:	e9d3 0100 	ldrd	r0, r1, [r3]
1a0017ea:	4770      	bx	lr
1a0017ec:	10000100 	.word	0x10000100

1a0017f0 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a0017f0:	b118      	cbz	r0, 1a0017fa <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a0017f2:	4b04      	ldr	r3, [pc, #16]	; (1a001804 <tickPowerSet+0x14>)
1a0017f4:	2207      	movs	r2, #7
1a0017f6:	601a      	str	r2, [r3, #0]
1a0017f8:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a0017fa:	4b02      	ldr	r3, [pc, #8]	; (1a001804 <tickPowerSet+0x14>)
1a0017fc:	2200      	movs	r2, #0
1a0017fe:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001800:	4770      	bx	lr
1a001802:	bf00      	nop
1a001804:	e000e010 	.word	0xe000e010

1a001808 <tickInit>:
{
1a001808:	b538      	push	{r3, r4, r5, lr}
1a00180a:	4602      	mov	r2, r0
1a00180c:	460b      	mov	r3, r1
      if( tickRateMSvalue == 0 ) {
1a00180e:	ea52 0103 	orrs.w	r1, r2, r3
1a001812:	d028      	beq.n	1a001866 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001814:	f110 34ff 	adds.w	r4, r0, #4294967295
1a001818:	f143 35ff 	adc.w	r5, r3, #4294967295
1a00181c:	2d00      	cmp	r5, #0
1a00181e:	bf08      	it	eq
1a001820:	2c32      	cmpeq	r4, #50	; 0x32
1a001822:	d225      	bcs.n	1a001870 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001824:	4913      	ldr	r1, [pc, #76]	; (1a001874 <tickInit+0x6c>)
1a001826:	e9c1 2300 	strd	r2, r3, [r1]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a00182a:	4913      	ldr	r1, [pc, #76]	; (1a001878 <tickInit+0x70>)
1a00182c:	680c      	ldr	r4, [r1, #0]
1a00182e:	fba4 0100 	umull	r0, r1, r4, r0
1a001832:	fb04 1103 	mla	r1, r4, r3, r1
1a001836:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00183a:	2300      	movs	r3, #0
1a00183c:	f000 fb66 	bl	1a001f0c <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001840:	3801      	subs	r0, #1
1a001842:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001846:	d209      	bcs.n	1a00185c <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001848:	4b0c      	ldr	r3, [pc, #48]	; (1a00187c <tickInit+0x74>)
1a00184a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00184c:	4a0c      	ldr	r2, [pc, #48]	; (1a001880 <tickInit+0x78>)
1a00184e:	21e0      	movs	r1, #224	; 0xe0
1a001850:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001854:	2200      	movs	r2, #0
1a001856:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001858:	2207      	movs	r2, #7
1a00185a:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a00185c:	2001      	movs	r0, #1
1a00185e:	f7ff ffc7 	bl	1a0017f0 <tickPowerSet>
      bool_t ret_val = 1;
1a001862:	2001      	movs	r0, #1
1a001864:	e005      	b.n	1a001872 <tickInit+0x6a>
         tickPowerSet( OFF );
1a001866:	2000      	movs	r0, #0
1a001868:	f7ff ffc2 	bl	1a0017f0 <tickPowerSet>
         ret_val = 0;
1a00186c:	2000      	movs	r0, #0
1a00186e:	e000      	b.n	1a001872 <tickInit+0x6a>
            ret_val = 0;
1a001870:	2000      	movs	r0, #0
}
1a001872:	bd38      	pop	{r3, r4, r5, pc}
1a001874:	10000080 	.word	0x10000080
1a001878:	100001b0 	.word	0x100001b0
1a00187c:	e000e010 	.word	0xe000e010
1a001880:	e000ed00 	.word	0xe000ed00

1a001884 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001884:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001886:	4a07      	ldr	r2, [pc, #28]	; (1a0018a4 <SysTick_Handler+0x20>)
1a001888:	6813      	ldr	r3, [r2, #0]
1a00188a:	6851      	ldr	r1, [r2, #4]
1a00188c:	3301      	adds	r3, #1
1a00188e:	f141 0100 	adc.w	r1, r1, #0
1a001892:	6013      	str	r3, [r2, #0]
1a001894:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001896:	4b04      	ldr	r3, [pc, #16]	; (1a0018a8 <SysTick_Handler+0x24>)
1a001898:	681b      	ldr	r3, [r3, #0]
1a00189a:	b113      	cbz	r3, 1a0018a2 <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a00189c:	4a03      	ldr	r2, [pc, #12]	; (1a0018ac <SysTick_Handler+0x28>)
1a00189e:	6810      	ldr	r0, [r2, #0]
1a0018a0:	4798      	blx	r3
   }
}
1a0018a2:	bd08      	pop	{r3, pc}
1a0018a4:	10000100 	.word	0x10000100
1a0018a8:	10000108 	.word	0x10000108
1a0018ac:	100000fc 	.word	0x100000fc

1a0018b0 <uartProcessIRQ>:
{
1a0018b0:	b570      	push	{r4, r5, r6, lr}
1a0018b2:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a0018b4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a0018b8:	4b22      	ldr	r3, [pc, #136]	; (1a001944 <uartProcessIRQ+0x94>)
1a0018ba:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
	return pUART->LSR;
1a0018be:	696b      	ldr	r3, [r5, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a0018c0:	b2de      	uxtb	r6, r3
1a0018c2:	f013 0f01 	tst.w	r3, #1
1a0018c6:	d00a      	beq.n	1a0018de <uartProcessIRQ+0x2e>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a0018c8:	b928      	cbnz	r0, 1a0018d6 <uartProcessIRQ+0x26>
1a0018ca:	4b1f      	ldr	r3, [pc, #124]	; (1a001948 <uartProcessIRQ+0x98>)
1a0018cc:	681b      	ldr	r3, [r3, #0]
1a0018ce:	b113      	cbz	r3, 1a0018d6 <uartProcessIRQ+0x26>
         (*rxIsrCallbackUART0)(rxIsrCallbackUART0Params);
1a0018d0:	4a1e      	ldr	r2, [pc, #120]	; (1a00194c <uartProcessIRQ+0x9c>)
1a0018d2:	6810      	ldr	r0, [r2, #0]
1a0018d4:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0018d6:	2c03      	cmp	r4, #3
1a0018d8:	d014      	beq.n	1a001904 <uartProcessIRQ+0x54>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0018da:	2c05      	cmp	r4, #5
1a0018dc:	d01a      	beq.n	1a001914 <uartProcessIRQ+0x64>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a0018de:	f016 0f20 	tst.w	r6, #32
1a0018e2:	d00e      	beq.n	1a001902 <uartProcessIRQ+0x52>
	return pUART->IER;
1a0018e4:	686b      	ldr	r3, [r5, #4]
1a0018e6:	f013 0f02 	tst.w	r3, #2
1a0018ea:	d00a      	beq.n	1a001902 <uartProcessIRQ+0x52>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a0018ec:	b92c      	cbnz	r4, 1a0018fa <uartProcessIRQ+0x4a>
1a0018ee:	4b18      	ldr	r3, [pc, #96]	; (1a001950 <uartProcessIRQ+0xa0>)
1a0018f0:	681b      	ldr	r3, [r3, #0]
1a0018f2:	b113      	cbz	r3, 1a0018fa <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART0)(txIsrCallbackUART0Params);
1a0018f4:	4a17      	ldr	r2, [pc, #92]	; (1a001954 <uartProcessIRQ+0xa4>)
1a0018f6:	6810      	ldr	r0, [r2, #0]
1a0018f8:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a0018fa:	2c03      	cmp	r4, #3
1a0018fc:	d012      	beq.n	1a001924 <uartProcessIRQ+0x74>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a0018fe:	2c05      	cmp	r4, #5
1a001900:	d018      	beq.n	1a001934 <uartProcessIRQ+0x84>
}
1a001902:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a001904:	4b14      	ldr	r3, [pc, #80]	; (1a001958 <uartProcessIRQ+0xa8>)
1a001906:	681b      	ldr	r3, [r3, #0]
1a001908:	2b00      	cmp	r3, #0
1a00190a:	d0e6      	beq.n	1a0018da <uartProcessIRQ+0x2a>
         (*rxIsrCallbackUART2)(rxIsrCallbackUART2Params);
1a00190c:	4a13      	ldr	r2, [pc, #76]	; (1a00195c <uartProcessIRQ+0xac>)
1a00190e:	6810      	ldr	r0, [r2, #0]
1a001910:	4798      	blx	r3
1a001912:	e7e2      	b.n	1a0018da <uartProcessIRQ+0x2a>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a001914:	4b12      	ldr	r3, [pc, #72]	; (1a001960 <uartProcessIRQ+0xb0>)
1a001916:	681b      	ldr	r3, [r3, #0]
1a001918:	2b00      	cmp	r3, #0
1a00191a:	d0e0      	beq.n	1a0018de <uartProcessIRQ+0x2e>
         (*rxIsrCallbackUART3)(rxIsrCallbackUART3Params);
1a00191c:	4a11      	ldr	r2, [pc, #68]	; (1a001964 <uartProcessIRQ+0xb4>)
1a00191e:	6810      	ldr	r0, [r2, #0]
1a001920:	4798      	blx	r3
1a001922:	e7dc      	b.n	1a0018de <uartProcessIRQ+0x2e>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a001924:	4b10      	ldr	r3, [pc, #64]	; (1a001968 <uartProcessIRQ+0xb8>)
1a001926:	681b      	ldr	r3, [r3, #0]
1a001928:	2b00      	cmp	r3, #0
1a00192a:	d0e8      	beq.n	1a0018fe <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART2)(txIsrCallbackUART2Params);
1a00192c:	4a0f      	ldr	r2, [pc, #60]	; (1a00196c <uartProcessIRQ+0xbc>)
1a00192e:	6810      	ldr	r0, [r2, #0]
1a001930:	4798      	blx	r3
1a001932:	e7e4      	b.n	1a0018fe <uartProcessIRQ+0x4e>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a001934:	4b0e      	ldr	r3, [pc, #56]	; (1a001970 <uartProcessIRQ+0xc0>)
1a001936:	681b      	ldr	r3, [r3, #0]
1a001938:	2b00      	cmp	r3, #0
1a00193a:	d0e2      	beq.n	1a001902 <uartProcessIRQ+0x52>
         (*txIsrCallbackUART3)(txIsrCallbackUART3Params);
1a00193c:	4a0d      	ldr	r2, [pc, #52]	; (1a001974 <uartProcessIRQ+0xc4>)
1a00193e:	6810      	ldr	r0, [r2, #0]
1a001940:	4798      	blx	r3
}
1a001942:	e7de      	b.n	1a001902 <uartProcessIRQ+0x52>
1a001944:	1a0034bc 	.word	0x1a0034bc
1a001948:	1000010c 	.word	0x1000010c
1a00194c:	10000110 	.word	0x10000110
1a001950:	10000124 	.word	0x10000124
1a001954:	10000128 	.word	0x10000128
1a001958:	10000114 	.word	0x10000114
1a00195c:	10000118 	.word	0x10000118
1a001960:	1000011c 	.word	0x1000011c
1a001964:	10000120 	.word	0x10000120
1a001968:	1000012c 	.word	0x1000012c
1a00196c:	10000130 	.word	0x10000130
1a001970:	10000134 	.word	0x10000134
1a001974:	10000138 	.word	0x10000138

1a001978 <uartInterrupt>:
   if( enable ) {
1a001978:	b341      	cbz	r1, 1a0019cc <uartInterrupt+0x54>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, mas baja prioridad)
1a00197a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a00197e:	4a1f      	ldr	r2, [pc, #124]	; (1a0019fc <uartInterrupt+0x84>)
1a001980:	eb02 0383 	add.w	r3, r2, r3, lsl #2
1a001984:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a001988:	2b00      	cmp	r3, #0
1a00198a:	db18      	blt.n	1a0019be <uartInterrupt+0x46>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00198c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a001990:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a001994:	22a0      	movs	r2, #160	; 0xa0
1a001996:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a00199a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00199e:	4b17      	ldr	r3, [pc, #92]	; (1a0019fc <uartInterrupt+0x84>)
1a0019a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0019a4:	f990 300a 	ldrsb.w	r3, [r0, #10]
  if ((int32_t)(IRQn) >= 0)
1a0019a8:	2b00      	cmp	r3, #0
1a0019aa:	db25      	blt.n	1a0019f8 <uartInterrupt+0x80>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0019ac:	f003 011f 	and.w	r1, r3, #31
1a0019b0:	095b      	lsrs	r3, r3, #5
1a0019b2:	2201      	movs	r2, #1
1a0019b4:	408a      	lsls	r2, r1
1a0019b6:	4912      	ldr	r1, [pc, #72]	; (1a001a00 <uartInterrupt+0x88>)
1a0019b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0019bc:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0019be:	f003 030f 	and.w	r3, r3, #15
1a0019c2:	4a10      	ldr	r2, [pc, #64]	; (1a001a04 <uartInterrupt+0x8c>)
1a0019c4:	441a      	add	r2, r3
1a0019c6:	23a0      	movs	r3, #160	; 0xa0
1a0019c8:	7613      	strb	r3, [r2, #24]
1a0019ca:	e7e6      	b.n	1a00199a <uartInterrupt+0x22>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a0019cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0019d0:	4b0a      	ldr	r3, [pc, #40]	; (1a0019fc <uartInterrupt+0x84>)
1a0019d2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0019d6:	f990 300a 	ldrsb.w	r3, [r0, #10]
  if ((int32_t)(IRQn) >= 0)
1a0019da:	2b00      	cmp	r3, #0
1a0019dc:	db0c      	blt.n	1a0019f8 <uartInterrupt+0x80>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0019de:	f003 011f 	and.w	r1, r3, #31
1a0019e2:	095b      	lsrs	r3, r3, #5
1a0019e4:	2201      	movs	r2, #1
1a0019e6:	408a      	lsls	r2, r1
1a0019e8:	3320      	adds	r3, #32
1a0019ea:	4905      	ldr	r1, [pc, #20]	; (1a001a00 <uartInterrupt+0x88>)
1a0019ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a0019f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0019f4:	f3bf 8f6f 	isb	sy
}
1a0019f8:	4770      	bx	lr
1a0019fa:	bf00      	nop
1a0019fc:	1a0034bc 	.word	0x1a0034bc
1a001a00:	e000e100 	.word	0xe000e100
1a001a04:	e000ecfc 	.word	0xe000ecfc

1a001a08 <uartCallbackSet>:
{   
1a001a08:	b410      	push	{r4}
   switch(event){
1a001a0a:	b161      	cbz	r1, 1a001a26 <uartCallbackSet+0x1e>
1a001a0c:	2901      	cmp	r1, #1
1a001a0e:	d11c      	bne.n	1a001a4a <uartCallbackSet+0x42>
         if( callbackFunc != 0 ) {
1a001a10:	b1da      	cbz	r2, 1a001a4a <uartCallbackSet+0x42>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a001a12:	2801      	cmp	r0, #1
1a001a14:	d92c      	bls.n	1a001a70 <uartCallbackSet+0x68>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a001a16:	1ec1      	subs	r1, r0, #3
1a001a18:	b2c9      	uxtb	r1, r1
1a001a1a:	2901      	cmp	r1, #1
1a001a1c:	d92d      	bls.n	1a001a7a <uartCallbackSet+0x72>
            if( uart == UART_232 ){
1a001a1e:	2805      	cmp	r0, #5
1a001a20:	d030      	beq.n	1a001a84 <uartCallbackSet+0x7c>
         intMask = UART_IER_THREINT;
1a001a22:	2302      	movs	r3, #2
1a001a24:	e009      	b.n	1a001a3a <uartCallbackSet+0x32>
         if( callbackFunc != 0 ) {
1a001a26:	b182      	cbz	r2, 1a001a4a <uartCallbackSet+0x42>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a001a28:	2801      	cmp	r0, #1
1a001a2a:	d911      	bls.n	1a001a50 <uartCallbackSet+0x48>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a001a2c:	1ec1      	subs	r1, r0, #3
1a001a2e:	b2c9      	uxtb	r1, r1
1a001a30:	2901      	cmp	r1, #1
1a001a32:	d912      	bls.n	1a001a5a <uartCallbackSet+0x52>
            if( uart == UART_232 ){
1a001a34:	2805      	cmp	r0, #5
1a001a36:	d015      	beq.n	1a001a64 <uartCallbackSet+0x5c>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a001a38:	2305      	movs	r3, #5
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a001a3a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001a3e:	4a14      	ldr	r2, [pc, #80]	; (1a001a90 <uartCallbackSet+0x88>)
1a001a40:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
	pUART->IER |= intMask;
1a001a44:	6851      	ldr	r1, [r2, #4]
1a001a46:	430b      	orrs	r3, r1
1a001a48:	6053      	str	r3, [r2, #4]
}
1a001a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001a4e:	4770      	bx	lr
               rxIsrCallbackUART0 = callbackFunc;
1a001a50:	4910      	ldr	r1, [pc, #64]	; (1a001a94 <uartCallbackSet+0x8c>)
1a001a52:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART0Params = callbackParam;
1a001a54:	4910      	ldr	r1, [pc, #64]	; (1a001a98 <uartCallbackSet+0x90>)
1a001a56:	600b      	str	r3, [r1, #0]
1a001a58:	e7e8      	b.n	1a001a2c <uartCallbackSet+0x24>
               rxIsrCallbackUART2 = callbackFunc;
1a001a5a:	4910      	ldr	r1, [pc, #64]	; (1a001a9c <uartCallbackSet+0x94>)
1a001a5c:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART2Params = callbackParam;
1a001a5e:	4910      	ldr	r1, [pc, #64]	; (1a001aa0 <uartCallbackSet+0x98>)
1a001a60:	600b      	str	r3, [r1, #0]
1a001a62:	e7e7      	b.n	1a001a34 <uartCallbackSet+0x2c>
               rxIsrCallbackUART3 = callbackFunc;
1a001a64:	490f      	ldr	r1, [pc, #60]	; (1a001aa4 <uartCallbackSet+0x9c>)
1a001a66:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART3Params = callbackParam;
1a001a68:	4a0f      	ldr	r2, [pc, #60]	; (1a001aa8 <uartCallbackSet+0xa0>)
1a001a6a:	6013      	str	r3, [r2, #0]
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a001a6c:	2305      	movs	r3, #5
1a001a6e:	e7e4      	b.n	1a001a3a <uartCallbackSet+0x32>
               txIsrCallbackUART0 = callbackFunc;
1a001a70:	490e      	ldr	r1, [pc, #56]	; (1a001aac <uartCallbackSet+0xa4>)
1a001a72:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART0Params = callbackParam;
1a001a74:	490e      	ldr	r1, [pc, #56]	; (1a001ab0 <uartCallbackSet+0xa8>)
1a001a76:	600b      	str	r3, [r1, #0]
1a001a78:	e7cd      	b.n	1a001a16 <uartCallbackSet+0xe>
               txIsrCallbackUART2 = callbackFunc;
1a001a7a:	490e      	ldr	r1, [pc, #56]	; (1a001ab4 <uartCallbackSet+0xac>)
1a001a7c:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART2Params = callbackParam;
1a001a7e:	490e      	ldr	r1, [pc, #56]	; (1a001ab8 <uartCallbackSet+0xb0>)
1a001a80:	600b      	str	r3, [r1, #0]
1a001a82:	e7cc      	b.n	1a001a1e <uartCallbackSet+0x16>
               txIsrCallbackUART3 = callbackFunc;
1a001a84:	490d      	ldr	r1, [pc, #52]	; (1a001abc <uartCallbackSet+0xb4>)
1a001a86:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART3Params = callbackParam;
1a001a88:	4a0d      	ldr	r2, [pc, #52]	; (1a001ac0 <uartCallbackSet+0xb8>)
1a001a8a:	6013      	str	r3, [r2, #0]
         intMask = UART_IER_THREINT;
1a001a8c:	2302      	movs	r3, #2
1a001a8e:	e7d4      	b.n	1a001a3a <uartCallbackSet+0x32>
1a001a90:	1a0034bc 	.word	0x1a0034bc
1a001a94:	1000010c 	.word	0x1000010c
1a001a98:	10000110 	.word	0x10000110
1a001a9c:	10000114 	.word	0x10000114
1a001aa0:	10000118 	.word	0x10000118
1a001aa4:	1000011c 	.word	0x1000011c
1a001aa8:	10000120 	.word	0x10000120
1a001aac:	10000124 	.word	0x10000124
1a001ab0:	10000128 	.word	0x10000128
1a001ab4:	1000012c 	.word	0x1000012c
1a001ab8:	10000130 	.word	0x10000130
1a001abc:	10000134 	.word	0x10000134
1a001ac0:	10000138 	.word	0x10000138

1a001ac4 <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a001ac4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001ac8:	4b02      	ldr	r3, [pc, #8]	; (1a001ad4 <uartRxRead+0x10>)
1a001aca:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001ace:	6818      	ldr	r0, [r3, #0]
}
1a001ad0:	b2c0      	uxtb	r0, r0
1a001ad2:	4770      	bx	lr
1a001ad4:	1a0034bc 	.word	0x1a0034bc

1a001ad8 <uartInit>:
{
1a001ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001adc:	4604      	mov	r4, r0
1a001ade:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001ae0:	4d19      	ldr	r5, [pc, #100]	; (1a001b48 <uartInit+0x70>)
1a001ae2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a001ae6:	eb05 0683 	add.w	r6, r5, r3, lsl #2
1a001aea:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
1a001aee:	4638      	mov	r0, r7
1a001af0:	f7ff fa1e 	bl	1a000f30 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001af4:	4649      	mov	r1, r9
1a001af6:	4638      	mov	r0, r7
1a001af8:	f7ff fa44 	bl	1a000f84 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001afc:	2307      	movs	r3, #7
1a001afe:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001b00:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001b02:	2301      	movs	r3, #1
1a001b04:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001b06:	7930      	ldrb	r0, [r6, #4]
1a001b08:	7973      	ldrb	r3, [r6, #5]
1a001b0a:	79b2      	ldrb	r2, [r6, #6]
1a001b0c:	f042 0218 	orr.w	r2, r2, #24
1a001b10:	490e      	ldr	r1, [pc, #56]	; (1a001b4c <uartInit+0x74>)
1a001b12:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001b1a:	79f0      	ldrb	r0, [r6, #7]
1a001b1c:	7a33      	ldrb	r3, [r6, #8]
1a001b1e:	7a72      	ldrb	r2, [r6, #9]
1a001b20:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001b24:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a001b2c:	2c01      	cmp	r4, #1
1a001b2e:	d001      	beq.n	1a001b34 <uartInit+0x5c>
}
1a001b30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001b34:	4a06      	ldr	r2, [pc, #24]	; (1a001b50 <uartInit+0x78>)
1a001b36:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001b38:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001b3c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001b3e:	221a      	movs	r2, #26
1a001b40:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001b44:	e7f4      	b.n	1a001b30 <uartInit+0x58>
1a001b46:	bf00      	nop
1a001b48:	1a0034bc 	.word	0x1a0034bc
1a001b4c:	40086000 	.word	0x40086000
1a001b50:	40081000 	.word	0x40081000

1a001b54 <UART3_IRQHandler>:
}

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a001b54:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a001b56:	2005      	movs	r0, #5
1a001b58:	f7ff feaa 	bl	1a0018b0 <uartProcessIRQ>
}
1a001b5c:	bd08      	pop	{r3, pc}
1a001b5e:	Address 0x1a001b5e is out of bounds.


1a001b60 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a001b60:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a001b62:	4b04      	ldr	r3, [pc, #16]	; (1a001b74 <USB0_IRQHandler+0x14>)
1a001b64:	681b      	ldr	r3, [r3, #0]
1a001b66:	681b      	ldr	r3, [r3, #0]
1a001b68:	68db      	ldr	r3, [r3, #12]
1a001b6a:	4a03      	ldr	r2, [pc, #12]	; (1a001b78 <USB0_IRQHandler+0x18>)
1a001b6c:	6810      	ldr	r0, [r2, #0]
1a001b6e:	4798      	blx	r3
}
1a001b70:	bd08      	pop	{r3, pc}
1a001b72:	bf00      	nop
1a001b74:	100001b4 	.word	0x100001b4
1a001b78:	1000013c 	.word	0x1000013c

1a001b7c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001b7c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a001b7e:	f7fe fe9b 	bl	1a0008b8 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a001b82:	4b1a      	ldr	r3, [pc, #104]	; (1a001bec <boardInit+0x70>)
1a001b84:	6818      	ldr	r0, [r3, #0]
1a001b86:	f7ff fc21 	bl	1a0013cc <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a001b8a:	2001      	movs	r0, #1
1a001b8c:	2100      	movs	r1, #0
1a001b8e:	f7ff fe3b 	bl	1a001808 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a001b92:	2105      	movs	r1, #5
1a001b94:	2000      	movs	r0, #0
1a001b96:	f7ff fc41 	bl	1a00141c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a001b9a:	2100      	movs	r1, #0
1a001b9c:	2024      	movs	r0, #36	; 0x24
1a001b9e:	f7ff fc3d 	bl	1a00141c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a001ba2:	2100      	movs	r1, #0
1a001ba4:	2025      	movs	r0, #37	; 0x25
1a001ba6:	f7ff fc39 	bl	1a00141c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a001baa:	2100      	movs	r1, #0
1a001bac:	2026      	movs	r0, #38	; 0x26
1a001bae:	f7ff fc35 	bl	1a00141c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a001bb2:	2100      	movs	r1, #0
1a001bb4:	2027      	movs	r0, #39	; 0x27
1a001bb6:	f7ff fc31 	bl	1a00141c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a001bba:	2101      	movs	r1, #1
1a001bbc:	2028      	movs	r0, #40	; 0x28
1a001bbe:	f7ff fc2d 	bl	1a00141c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a001bc2:	2101      	movs	r1, #1
1a001bc4:	2029      	movs	r0, #41	; 0x29
1a001bc6:	f7ff fc29 	bl	1a00141c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a001bca:	2101      	movs	r1, #1
1a001bcc:	202a      	movs	r0, #42	; 0x2a
1a001bce:	f7ff fc25 	bl	1a00141c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a001bd2:	2101      	movs	r1, #1
1a001bd4:	202b      	movs	r0, #43	; 0x2b
1a001bd6:	f7ff fc21 	bl	1a00141c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a001bda:	2101      	movs	r1, #1
1a001bdc:	202c      	movs	r0, #44	; 0x2c
1a001bde:	f7ff fc1d 	bl	1a00141c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a001be2:	2101      	movs	r1, #1
1a001be4:	202d      	movs	r0, #45	; 0x2d
1a001be6:	f7ff fc19 	bl	1a00141c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a001bea:	bd08      	pop	{r3, pc}
1a001bec:	100001b0 	.word	0x100001b0

1a001bf0 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a001bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001bf4:	4681      	mov	r9, r0
1a001bf6:	4688      	mov	r8, r1
   tick_t startTime = tickRead();
1a001bf8:	f7ff fdf4 	bl	1a0017e4 <tickRead>
1a001bfc:	4606      	mov	r6, r0
1a001bfe:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a001c00:	f7ff fdf0 	bl	1a0017e4 <tickRead>
1a001c04:	1b84      	subs	r4, r0, r6
1a001c06:	eb61 0507 	sbc.w	r5, r1, r7
1a001c0a:	4b06      	ldr	r3, [pc, #24]	; (1a001c24 <delay+0x34>)
1a001c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001c10:	4648      	mov	r0, r9
1a001c12:	4641      	mov	r1, r8
1a001c14:	f000 f97a 	bl	1a001f0c <__aeabi_uldivmod>
1a001c18:	428d      	cmp	r5, r1
1a001c1a:	bf08      	it	eq
1a001c1c:	4284      	cmpeq	r4, r0
1a001c1e:	d3ef      	bcc.n	1a001c00 <delay+0x10>
}
1a001c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001c24:	10000080 	.word	0x10000080

1a001c28 <StabilizePwmValues>:
 * Puede darse el caso que los valores superen los valores minimos o maximos.
 */
static void   StabilizePwmValues   (LedRgbMap_t rgbLed)
{
   //Estabilizar valores para el rojo
   if       (RgbLeds[rgbLed].dutyCycleRed < MIN_DUTY_CYCLE) {
1a001c28:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001c2c:	eb00 0243 	add.w	r2, r0, r3, lsl #1
1a001c30:	4b23      	ldr	r3, [pc, #140]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c32:	4413      	add	r3, r2
1a001c34:	f993 3003 	ldrsb.w	r3, [r3, #3]
1a001c38:	2b00      	cmp	r3, #0
1a001c3a:	db0a      	blt.n	1a001c52 <StabilizePwmValues+0x2a>
      RgbLeds[rgbLed].dutyCycleRed   = MIN_DUTY_CYCLE;
   } else if  (RgbLeds[rgbLed].dutyCycleRed > MAX_DUTY_CYCLE) {
1a001c3c:	2b19      	cmp	r3, #25
1a001c3e:	dd0c      	ble.n	1a001c5a <StabilizePwmValues+0x32>
      RgbLeds[rgbLed].dutyCycleRed   = MAX_DUTY_CYCLE;
1a001c40:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001c44:	eb00 0243 	add.w	r2, r0, r3, lsl #1
1a001c48:	4b1d      	ldr	r3, [pc, #116]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c4a:	4413      	add	r3, r2
1a001c4c:	2219      	movs	r2, #25
1a001c4e:	70da      	strb	r2, [r3, #3]
1a001c50:	e003      	b.n	1a001c5a <StabilizePwmValues+0x32>
      RgbLeds[rgbLed].dutyCycleRed   = MIN_DUTY_CYCLE;
1a001c52:	4b1b      	ldr	r3, [pc, #108]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c54:	4413      	add	r3, r2
1a001c56:	2200      	movs	r2, #0
1a001c58:	70da      	strb	r2, [r3, #3]
   }
   //Estabilizar valores para el verde
   if       (RgbLeds[rgbLed].dutyCycleGreen < MIN_DUTY_CYCLE) {
1a001c5a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001c5e:	eb00 0243 	add.w	r2, r0, r3, lsl #1
1a001c62:	4b17      	ldr	r3, [pc, #92]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c64:	4413      	add	r3, r2
1a001c66:	f993 3004 	ldrsb.w	r3, [r3, #4]
1a001c6a:	2b00      	cmp	r3, #0
1a001c6c:	db0a      	blt.n	1a001c84 <StabilizePwmValues+0x5c>
      RgbLeds[rgbLed].dutyCycleGreen = MIN_DUTY_CYCLE;
   } else if  (RgbLeds[rgbLed].dutyCycleGreen > MAX_DUTY_CYCLE) {
1a001c6e:	2b19      	cmp	r3, #25
1a001c70:	dd0c      	ble.n	1a001c8c <StabilizePwmValues+0x64>
      RgbLeds[rgbLed].dutyCycleGreen = MAX_DUTY_CYCLE;
1a001c72:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001c76:	eb00 0243 	add.w	r2, r0, r3, lsl #1
1a001c7a:	4b11      	ldr	r3, [pc, #68]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c7c:	4413      	add	r3, r2
1a001c7e:	2219      	movs	r2, #25
1a001c80:	711a      	strb	r2, [r3, #4]
1a001c82:	e003      	b.n	1a001c8c <StabilizePwmValues+0x64>
      RgbLeds[rgbLed].dutyCycleGreen = MIN_DUTY_CYCLE;
1a001c84:	4b0e      	ldr	r3, [pc, #56]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c86:	4413      	add	r3, r2
1a001c88:	2200      	movs	r2, #0
1a001c8a:	711a      	strb	r2, [r3, #4]
   }
   //Estabilizar valores para el azul
   if       (RgbLeds[rgbLed].dutyCycleBlue < MIN_DUTY_CYCLE) {
1a001c8c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001c90:	eb00 0243 	add.w	r2, r0, r3, lsl #1
1a001c94:	4b0a      	ldr	r3, [pc, #40]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001c96:	4413      	add	r3, r2
1a001c98:	f993 3005 	ldrsb.w	r3, [r3, #5]
1a001c9c:	2b00      	cmp	r3, #0
1a001c9e:	db0a      	blt.n	1a001cb6 <StabilizePwmValues+0x8e>
      RgbLeds[rgbLed].dutyCycleBlue  = MIN_DUTY_CYCLE;
   } else if  (RgbLeds[rgbLed].dutyCycleBlue > MAX_DUTY_CYCLE) {
1a001ca0:	2b19      	cmp	r3, #25
1a001ca2:	dd07      	ble.n	1a001cb4 <StabilizePwmValues+0x8c>
      RgbLeds[rgbLed].dutyCycleBlue  = MAX_DUTY_CYCLE;
1a001ca4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001ca8:	eb00 0043 	add.w	r0, r0, r3, lsl #1
1a001cac:	4b04      	ldr	r3, [pc, #16]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001cae:	4418      	add	r0, r3
1a001cb0:	2319      	movs	r3, #25
1a001cb2:	7143      	strb	r3, [r0, #5]
   }
}
1a001cb4:	4770      	bx	lr
      RgbLeds[rgbLed].dutyCycleBlue  = MIN_DUTY_CYCLE;
1a001cb6:	4802      	ldr	r0, [pc, #8]	; (1a001cc0 <StabilizePwmValues+0x98>)
1a001cb8:	4410      	add	r0, r2
1a001cba:	2300      	movs	r3, #0
1a001cbc:	7143      	strb	r3, [r0, #5]
1a001cbe:	4770      	bx	lr
1a001cc0:	10000140 	.word	0x10000140

1a001cc4 <InitRgbFirstTime>:

/**
 * Inicializa el timer pwm y el arreglo con los datos de cada LED RGB.
 */
static void	  InitRgbFirstTime     ()
{
1a001cc4:	b510      	push	{r4, lr}
   static bool_t rgbInitialized;
   uint8_t auxVariable;
   if (!rgbInitialized) {
1a001cc6:	4b12      	ldr	r3, [pc, #72]	; (1a001d10 <InitRgbFirstTime+0x4c>)
1a001cc8:	781c      	ldrb	r4, [r3, #0]
1a001cca:	b104      	cbz	r4, 1a001cce <InitRgbFirstTime+0xa>
         RgbLeds[auxVariable].dutyCycleBlue  = 0;
         RgbLeds[auxVariable].bright         = 100;
      }
      rgbInitialized = TRUE;
   }
}
1a001ccc:	bd10      	pop	{r4, pc}
      Timer_Init(TIMER3, Timer_microsecondsToTicks(TICS_1_MS), UpdateLedsStates);
1a001cce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001cd2:	f7ff fd41 	bl	1a001758 <Timer_microsecondsToTicks>
1a001cd6:	4601      	mov	r1, r0
1a001cd8:	4a0e      	ldr	r2, [pc, #56]	; (1a001d14 <InitRgbFirstTime+0x50>)
1a001cda:	2003      	movs	r0, #3
1a001cdc:	f7ff fcac 	bl	1a001638 <Timer_Init>
      for (auxVariable = 0; auxVariable < MAX_AMOUNT_OF_RGB_LEDS; auxVariable++) {
1a001ce0:	e010      	b.n	1a001d04 <InitRgbFirstTime+0x40>
         RgbLeds[auxVariable].pinRed         = 0;
1a001ce2:	480d      	ldr	r0, [pc, #52]	; (1a001d18 <InitRgbFirstTime+0x54>)
1a001ce4:	eb04 0184 	add.w	r1, r4, r4, lsl #2
1a001ce8:	eb04 0141 	add.w	r1, r4, r1, lsl #1
1a001cec:	1843      	adds	r3, r0, r1
1a001cee:	2200      	movs	r2, #0
1a001cf0:	5442      	strb	r2, [r0, r1]
         RgbLeds[auxVariable].pinGreen       = 0;
1a001cf2:	705a      	strb	r2, [r3, #1]
         RgbLeds[auxVariable].pinBlue        = 0;
1a001cf4:	709a      	strb	r2, [r3, #2]
         RgbLeds[auxVariable].dutyCycleRed   = 0;
1a001cf6:	70da      	strb	r2, [r3, #3]
         RgbLeds[auxVariable].dutyCycleGreen = 0;
1a001cf8:	711a      	strb	r2, [r3, #4]
         RgbLeds[auxVariable].dutyCycleBlue  = 0;
1a001cfa:	715a      	strb	r2, [r3, #5]
         RgbLeds[auxVariable].bright         = 100;
1a001cfc:	2264      	movs	r2, #100	; 0x64
1a001cfe:	729a      	strb	r2, [r3, #10]
      for (auxVariable = 0; auxVariable < MAX_AMOUNT_OF_RGB_LEDS; auxVariable++) {
1a001d00:	3401      	adds	r4, #1
1a001d02:	b2e4      	uxtb	r4, r4
1a001d04:	2c08      	cmp	r4, #8
1a001d06:	d9ec      	bls.n	1a001ce2 <InitRgbFirstTime+0x1e>
      rgbInitialized = TRUE;
1a001d08:	4b01      	ldr	r3, [pc, #4]	; (1a001d10 <InitRgbFirstTime+0x4c>)
1a001d0a:	2201      	movs	r2, #1
1a001d0c:	701a      	strb	r2, [r3, #0]
}
1a001d0e:	e7dd      	b.n	1a001ccc <InitRgbFirstTime+0x8>
1a001d10:	100001a3 	.word	0x100001a3
1a001d14:	1a001d1d 	.word	0x1a001d1d
1a001d18:	10000140 	.word	0x10000140

1a001d1c <UpdateLedsStates>:
{
1a001d1c:	b538      	push	{r3, r4, r5, lr}
   for (index = 0; index < MAX_AMOUNT_OF_RGB_LEDS; index++) {
1a001d1e:	2400      	movs	r4, #0
1a001d20:	e01d      	b.n	1a001d5e <UpdateLedsStates+0x42>
         if (ticksCounter == RgbLeds[index].dutyCycleRed)  gpioWrite (RgbLeds[index].pinRed,   OFF);
1a001d22:	2100      	movs	r1, #0
1a001d24:	b240      	sxtb	r0, r0
1a001d26:	f7ff fc4f 	bl	1a0015c8 <gpioWrite>
1a001d2a:	e02f      	b.n	1a001d8c <UpdateLedsStates+0x70>
         if (ticksCounter == RgbLeds[index].dutyCycleGreen)gpioWrite (RgbLeds[index].pinGreen, OFF);
1a001d2c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a001d30:	eb05 0243 	add.w	r2, r5, r3, lsl #1
1a001d34:	4b48      	ldr	r3, [pc, #288]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001d36:	4413      	add	r3, r2
1a001d38:	2100      	movs	r1, #0
1a001d3a:	f993 0001 	ldrsb.w	r0, [r3, #1]
1a001d3e:	f7ff fc43 	bl	1a0015c8 <gpioWrite>
1a001d42:	e02f      	b.n	1a001da4 <UpdateLedsStates+0x88>
         if (ticksCounter == RgbLeds[index].dutyCycleBlue) gpioWrite (RgbLeds[index].pinBlue,  OFF);
1a001d44:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a001d48:	eb05 0543 	add.w	r5, r5, r3, lsl #1
1a001d4c:	4b42      	ldr	r3, [pc, #264]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001d4e:	441d      	add	r5, r3
1a001d50:	2100      	movs	r1, #0
1a001d52:	f995 0002 	ldrsb.w	r0, [r5, #2]
1a001d56:	f7ff fc37 	bl	1a0015c8 <gpioWrite>
   for (index = 0; index < MAX_AMOUNT_OF_RGB_LEDS; index++) {
1a001d5a:	3401      	adds	r4, #1
1a001d5c:	b2e4      	uxtb	r4, r4
1a001d5e:	2c08      	cmp	r4, #8
1a001d60:	d82d      	bhi.n	1a001dbe <UpdateLedsStates+0xa2>
      if (RgbLeds[index].pinRed != 0) {
1a001d62:	4625      	mov	r5, r4
1a001d64:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001d68:	eb04 0343 	add.w	r3, r4, r3, lsl #1
1a001d6c:	4a3a      	ldr	r2, [pc, #232]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001d6e:	5cd0      	ldrb	r0, [r2, r3]
1a001d70:	2800      	cmp	r0, #0
1a001d72:	d0f2      	beq.n	1a001d5a <UpdateLedsStates+0x3e>
         if (ticksCounter == RgbLeds[index].dutyCycleRed)  gpioWrite (RgbLeds[index].pinRed,   OFF);
1a001d74:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001d78:	eb04 0243 	add.w	r2, r4, r3, lsl #1
1a001d7c:	4b36      	ldr	r3, [pc, #216]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001d7e:	4413      	add	r3, r2
1a001d80:	f993 2003 	ldrsb.w	r2, [r3, #3]
1a001d84:	4b35      	ldr	r3, [pc, #212]	; (1a001e5c <UpdateLedsStates+0x140>)
1a001d86:	681b      	ldr	r3, [r3, #0]
1a001d88:	429a      	cmp	r2, r3
1a001d8a:	d0ca      	beq.n	1a001d22 <UpdateLedsStates+0x6>
         if (ticksCounter == RgbLeds[index].dutyCycleGreen)gpioWrite (RgbLeds[index].pinGreen, OFF);
1a001d8c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a001d90:	eb05 0243 	add.w	r2, r5, r3, lsl #1
1a001d94:	4b30      	ldr	r3, [pc, #192]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001d96:	4413      	add	r3, r2
1a001d98:	f993 2004 	ldrsb.w	r2, [r3, #4]
1a001d9c:	4b2f      	ldr	r3, [pc, #188]	; (1a001e5c <UpdateLedsStates+0x140>)
1a001d9e:	681b      	ldr	r3, [r3, #0]
1a001da0:	429a      	cmp	r2, r3
1a001da2:	d0c3      	beq.n	1a001d2c <UpdateLedsStates+0x10>
         if (ticksCounter == RgbLeds[index].dutyCycleBlue) gpioWrite (RgbLeds[index].pinBlue,  OFF);
1a001da4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a001da8:	eb05 0243 	add.w	r2, r5, r3, lsl #1
1a001dac:	4b2a      	ldr	r3, [pc, #168]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001dae:	4413      	add	r3, r2
1a001db0:	f993 2005 	ldrsb.w	r2, [r3, #5]
1a001db4:	4b29      	ldr	r3, [pc, #164]	; (1a001e5c <UpdateLedsStates+0x140>)
1a001db6:	681b      	ldr	r3, [r3, #0]
1a001db8:	429a      	cmp	r2, r3
1a001dba:	d1ce      	bne.n	1a001d5a <UpdateLedsStates+0x3e>
1a001dbc:	e7c2      	b.n	1a001d44 <UpdateLedsStates+0x28>
   if (++ticksCounter == PWM_PERIOD) {
1a001dbe:	4a27      	ldr	r2, [pc, #156]	; (1a001e5c <UpdateLedsStates+0x140>)
1a001dc0:	6813      	ldr	r3, [r2, #0]
1a001dc2:	3301      	adds	r3, #1
1a001dc4:	6013      	str	r3, [r2, #0]
1a001dc6:	2b19      	cmp	r3, #25
1a001dc8:	d044      	beq.n	1a001e54 <UpdateLedsStates+0x138>
}
1a001dca:	bd38      	pop	{r3, r4, r5, pc}
            if (RgbLeds[index].dutyCycleRed > MIN_DUTY_CYCLE) 	gpioWrite (RgbLeds[index].pinRed,   ON);
1a001dcc:	2101      	movs	r1, #1
1a001dce:	b240      	sxtb	r0, r0
1a001dd0:	f7ff fbfa 	bl	1a0015c8 <gpioWrite>
1a001dd4:	e021      	b.n	1a001e1a <UpdateLedsStates+0xfe>
            if (RgbLeds[index].dutyCycleGreen > MIN_DUTY_CYCLE) gpioWrite (RgbLeds[index].pinGreen, ON);
1a001dd6:	4b20      	ldr	r3, [pc, #128]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001dd8:	4413      	add	r3, r2
1a001dda:	2101      	movs	r1, #1
1a001ddc:	f993 0001 	ldrsb.w	r0, [r3, #1]
1a001de0:	f7ff fbf2 	bl	1a0015c8 <gpioWrite>
1a001de4:	e023      	b.n	1a001e2e <UpdateLedsStates+0x112>
            ticksCounter = 0;
1a001de6:	4b1d      	ldr	r3, [pc, #116]	; (1a001e5c <UpdateLedsStates+0x140>)
1a001de8:	2200      	movs	r2, #0
1a001dea:	601a      	str	r2, [r3, #0]
      for (index = 0; index < MAX_AMOUNT_OF_RGB_LEDS; index++) {
1a001dec:	3401      	adds	r4, #1
1a001dee:	b2e4      	uxtb	r4, r4
1a001df0:	2c08      	cmp	r4, #8
1a001df2:	d8ea      	bhi.n	1a001dca <UpdateLedsStates+0xae>
         if (RgbLeds[index].pinRed != 0) {
1a001df4:	4625      	mov	r5, r4
1a001df6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001dfa:	eb04 0343 	add.w	r3, r4, r3, lsl #1
1a001dfe:	4a16      	ldr	r2, [pc, #88]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001e00:	5cd0      	ldrb	r0, [r2, r3]
1a001e02:	2800      	cmp	r0, #0
1a001e04:	d0f2      	beq.n	1a001dec <UpdateLedsStates+0xd0>
            if (RgbLeds[index].dutyCycleRed > MIN_DUTY_CYCLE) 	gpioWrite (RgbLeds[index].pinRed,   ON);
1a001e06:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001e0a:	eb04 0243 	add.w	r2, r4, r3, lsl #1
1a001e0e:	4b12      	ldr	r3, [pc, #72]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001e10:	4413      	add	r3, r2
1a001e12:	f993 3003 	ldrsb.w	r3, [r3, #3]
1a001e16:	2b00      	cmp	r3, #0
1a001e18:	dcd8      	bgt.n	1a001dcc <UpdateLedsStates+0xb0>
            if (RgbLeds[index].dutyCycleGreen > MIN_DUTY_CYCLE) gpioWrite (RgbLeds[index].pinGreen, ON);
1a001e1a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a001e1e:	eb05 0243 	add.w	r2, r5, r3, lsl #1
1a001e22:	4b0d      	ldr	r3, [pc, #52]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001e24:	4413      	add	r3, r2
1a001e26:	f993 3004 	ldrsb.w	r3, [r3, #4]
1a001e2a:	2b00      	cmp	r3, #0
1a001e2c:	dcd3      	bgt.n	1a001dd6 <UpdateLedsStates+0xba>
            if (RgbLeds[index].dutyCycleBlue > MIN_DUTY_CYCLE) 	gpioWrite (RgbLeds[index].pinBlue,  ON);
1a001e2e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
1a001e32:	eb05 0243 	add.w	r2, r5, r3, lsl #1
1a001e36:	4b08      	ldr	r3, [pc, #32]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001e38:	4413      	add	r3, r2
1a001e3a:	f993 3005 	ldrsb.w	r3, [r3, #5]
1a001e3e:	2b00      	cmp	r3, #0
1a001e40:	ddd1      	ble.n	1a001de6 <UpdateLedsStates+0xca>
1a001e42:	4615      	mov	r5, r2
1a001e44:	4b04      	ldr	r3, [pc, #16]	; (1a001e58 <UpdateLedsStates+0x13c>)
1a001e46:	441d      	add	r5, r3
1a001e48:	2101      	movs	r1, #1
1a001e4a:	f995 0002 	ldrsb.w	r0, [r5, #2]
1a001e4e:	f7ff fbbb 	bl	1a0015c8 <gpioWrite>
1a001e52:	e7c8      	b.n	1a001de6 <UpdateLedsStates+0xca>
      for (index = 0; index < MAX_AMOUNT_OF_RGB_LEDS; index++) {
1a001e54:	2400      	movs	r4, #0
1a001e56:	e7cb      	b.n	1a001df0 <UpdateLedsStates+0xd4>
1a001e58:	10000140 	.word	0x10000140
1a001e5c:	100001a4 	.word	0x100001a4

1a001e60 <rgbInit>:
 * y cuando ocurra la interrupcion llame a la funcion UpdateLedsStates(), que sirve
 * para actualizar el ciclo de trabajo de cada led.
 * Devuelve TRUE.
 */
bool_t rgbInit       (LedRgbMap_t rgbLed, uint8_t pinRed, uint8_t pinGreen, uint8_t pinBlue)
{
1a001e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001e64:	4604      	mov	r4, r0
1a001e66:	460e      	mov	r6, r1
1a001e68:	4690      	mov	r8, r2
1a001e6a:	461f      	mov	r7, r3
   InitRgbFirstTime();
1a001e6c:	f7ff ff2a 	bl	1a001cc4 <InitRgbFirstTime>

   RgbLeds[rgbLed].pinRed   = pinRed;
1a001e70:	4b0d      	ldr	r3, [pc, #52]	; (1a001ea8 <rgbInit+0x48>)
1a001e72:	eb04 0084 	add.w	r0, r4, r4, lsl #2
1a001e76:	eb04 0440 	add.w	r4, r4, r0, lsl #1
1a001e7a:	191d      	adds	r5, r3, r4
1a001e7c:	551e      	strb	r6, [r3, r4]
   RgbLeds[rgbLed].pinGreen = pinGreen;
1a001e7e:	f885 8001 	strb.w	r8, [r5, #1]
   RgbLeds[rgbLed].pinBlue  = pinBlue;
1a001e82:	70af      	strb	r7, [r5, #2]

   gpioConfig(RgbLeds[rgbLed].pinRed,   GPIO_OUTPUT);
1a001e84:	2101      	movs	r1, #1
1a001e86:	b270      	sxtb	r0, r6
1a001e88:	f7ff fac8 	bl	1a00141c <gpioInit>
   gpioConfig(RgbLeds[rgbLed].pinGreen, GPIO_OUTPUT);
1a001e8c:	2101      	movs	r1, #1
1a001e8e:	f995 0001 	ldrsb.w	r0, [r5, #1]
1a001e92:	f7ff fac3 	bl	1a00141c <gpioInit>
   gpioConfig(RgbLeds[rgbLed].pinBlue,  GPIO_OUTPUT);
1a001e96:	2101      	movs	r1, #1
1a001e98:	f995 0002 	ldrsb.w	r0, [r5, #2]
1a001e9c:	f7ff fabe 	bl	1a00141c <gpioInit>

   return TRUE;
}
1a001ea0:	2001      	movs	r0, #1
1a001ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001ea6:	bf00      	nop
1a001ea8:	10000140 	.word	0x10000140

1a001eac <rgbWriteRaw>:

/**
 * Manda una configuracion individual de cada canal del LED RGB seleccionado.
 */
void 	rgbWriteRaw    (LedRgbMap_t rgbLed, int8_t dutyRed, int8_t dutyGreen, int8_t dutyBlue)
{
1a001eac:	b538      	push	{r3, r4, r5, lr}
   RgbLeds[rgbLed].dutyCycleRed   = dutyRed;
1a001eae:	eb00 0580 	add.w	r5, r0, r0, lsl #2
1a001eb2:	eb00 0445 	add.w	r4, r0, r5, lsl #1
1a001eb6:	4d05      	ldr	r5, [pc, #20]	; (1a001ecc <rgbWriteRaw+0x20>)
1a001eb8:	442c      	add	r4, r5
1a001eba:	70e1      	strb	r1, [r4, #3]
   RgbLeds[rgbLed].dutyCycleGreen = dutyGreen;
1a001ebc:	7122      	strb	r2, [r4, #4]
   RgbLeds[rgbLed].dutyCycleBlue  = dutyBlue;
1a001ebe:	7163      	strb	r3, [r4, #5]
   RgbLeds[rgbLed].toggled        = FALSE;
1a001ec0:	2300      	movs	r3, #0
1a001ec2:	7263      	strb	r3, [r4, #9]
   //Estabiliza los valores por si se pasan del rango permitido.
   StabilizePwmValues(rgbLed);
1a001ec4:	f7ff feb0 	bl	1a001c28 <StabilizePwmValues>
}
1a001ec8:	bd38      	pop	{r3, r4, r5, pc}
1a001eca:	bf00      	nop
1a001ecc:	10000140 	.word	0x10000140

1a001ed0 <rgbReadDutyRed>:
 * @param rgbLed led rgb a leer el duty cycle
 * @return valor del duty cycle
 */
uint8_t rgbReadDutyRed	(LedRgbMap_t rgbLed)
{
   return RgbLeds[rgbLed].dutyCycleRed;
1a001ed0:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001ed4:	eb00 0043 	add.w	r0, r0, r3, lsl #1
1a001ed8:	4b01      	ldr	r3, [pc, #4]	; (1a001ee0 <rgbReadDutyRed+0x10>)
1a001eda:	4418      	add	r0, r3
}
1a001edc:	78c0      	ldrb	r0, [r0, #3]
1a001ede:	4770      	bx	lr
1a001ee0:	10000140 	.word	0x10000140

1a001ee4 <rgbReadDutyGreen>:
 * @param rgbLed led rgb a leer el duty cycle
 * @return valor del duty cycle
 */
uint8_t rgbReadDutyGreen(LedRgbMap_t rgbLed)
{
   return RgbLeds[rgbLed].dutyCycleGreen;
1a001ee4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001ee8:	eb00 0043 	add.w	r0, r0, r3, lsl #1
1a001eec:	4b01      	ldr	r3, [pc, #4]	; (1a001ef4 <rgbReadDutyGreen+0x10>)
1a001eee:	4418      	add	r0, r3
}
1a001ef0:	7900      	ldrb	r0, [r0, #4]
1a001ef2:	4770      	bx	lr
1a001ef4:	10000140 	.word	0x10000140

1a001ef8 <rgbReadDutyBlue>:
 * @param rgbLed led rgb a leer el duty cycle
 * @return valor del duty cycle
 */
uint8_t rgbReadDutyBlue	(LedRgbMap_t rgbLed)
{
   return RgbLeds[rgbLed].dutyCycleBlue;
1a001ef8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
1a001efc:	eb00 0043 	add.w	r0, r0, r3, lsl #1
1a001f00:	4b01      	ldr	r3, [pc, #4]	; (1a001f08 <rgbReadDutyBlue+0x10>)
1a001f02:	4418      	add	r0, r3
}
1a001f04:	7940      	ldrb	r0, [r0, #5]
1a001f06:	4770      	bx	lr
1a001f08:	10000140 	.word	0x10000140

1a001f0c <__aeabi_uldivmod>:
1a001f0c:	b953      	cbnz	r3, 1a001f24 <__aeabi_uldivmod+0x18>
1a001f0e:	b94a      	cbnz	r2, 1a001f24 <__aeabi_uldivmod+0x18>
1a001f10:	2900      	cmp	r1, #0
1a001f12:	bf08      	it	eq
1a001f14:	2800      	cmpeq	r0, #0
1a001f16:	bf1c      	itt	ne
1a001f18:	f04f 31ff 	movne.w	r1, #4294967295
1a001f1c:	f04f 30ff 	movne.w	r0, #4294967295
1a001f20:	f000 b96e 	b.w	1a002200 <__aeabi_idiv0>
1a001f24:	f1ad 0c08 	sub.w	ip, sp, #8
1a001f28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001f2c:	f000 f806 	bl	1a001f3c <__udivmoddi4>
1a001f30:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001f34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001f38:	b004      	add	sp, #16
1a001f3a:	4770      	bx	lr

1a001f3c <__udivmoddi4>:
1a001f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001f40:	9d08      	ldr	r5, [sp, #32]
1a001f42:	4604      	mov	r4, r0
1a001f44:	468c      	mov	ip, r1
1a001f46:	2b00      	cmp	r3, #0
1a001f48:	f040 8083 	bne.w	1a002052 <__udivmoddi4+0x116>
1a001f4c:	428a      	cmp	r2, r1
1a001f4e:	4617      	mov	r7, r2
1a001f50:	d947      	bls.n	1a001fe2 <__udivmoddi4+0xa6>
1a001f52:	fab2 f282 	clz	r2, r2
1a001f56:	b142      	cbz	r2, 1a001f6a <__udivmoddi4+0x2e>
1a001f58:	f1c2 0020 	rsb	r0, r2, #32
1a001f5c:	fa24 f000 	lsr.w	r0, r4, r0
1a001f60:	4091      	lsls	r1, r2
1a001f62:	4097      	lsls	r7, r2
1a001f64:	ea40 0c01 	orr.w	ip, r0, r1
1a001f68:	4094      	lsls	r4, r2
1a001f6a:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a001f6e:	0c23      	lsrs	r3, r4, #16
1a001f70:	fbbc f6f8 	udiv	r6, ip, r8
1a001f74:	fa1f fe87 	uxth.w	lr, r7
1a001f78:	fb08 c116 	mls	r1, r8, r6, ip
1a001f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001f80:	fb06 f10e 	mul.w	r1, r6, lr
1a001f84:	4299      	cmp	r1, r3
1a001f86:	d909      	bls.n	1a001f9c <__udivmoddi4+0x60>
1a001f88:	18fb      	adds	r3, r7, r3
1a001f8a:	f106 30ff 	add.w	r0, r6, #4294967295
1a001f8e:	f080 8119 	bcs.w	1a0021c4 <__udivmoddi4+0x288>
1a001f92:	4299      	cmp	r1, r3
1a001f94:	f240 8116 	bls.w	1a0021c4 <__udivmoddi4+0x288>
1a001f98:	3e02      	subs	r6, #2
1a001f9a:	443b      	add	r3, r7
1a001f9c:	1a5b      	subs	r3, r3, r1
1a001f9e:	b2a4      	uxth	r4, r4
1a001fa0:	fbb3 f0f8 	udiv	r0, r3, r8
1a001fa4:	fb08 3310 	mls	r3, r8, r0, r3
1a001fa8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001fac:	fb00 fe0e 	mul.w	lr, r0, lr
1a001fb0:	45a6      	cmp	lr, r4
1a001fb2:	d909      	bls.n	1a001fc8 <__udivmoddi4+0x8c>
1a001fb4:	193c      	adds	r4, r7, r4
1a001fb6:	f100 33ff 	add.w	r3, r0, #4294967295
1a001fba:	f080 8105 	bcs.w	1a0021c8 <__udivmoddi4+0x28c>
1a001fbe:	45a6      	cmp	lr, r4
1a001fc0:	f240 8102 	bls.w	1a0021c8 <__udivmoddi4+0x28c>
1a001fc4:	3802      	subs	r0, #2
1a001fc6:	443c      	add	r4, r7
1a001fc8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
1a001fcc:	eba4 040e 	sub.w	r4, r4, lr
1a001fd0:	2600      	movs	r6, #0
1a001fd2:	b11d      	cbz	r5, 1a001fdc <__udivmoddi4+0xa0>
1a001fd4:	40d4      	lsrs	r4, r2
1a001fd6:	2300      	movs	r3, #0
1a001fd8:	e9c5 4300 	strd	r4, r3, [r5]
1a001fdc:	4631      	mov	r1, r6
1a001fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001fe2:	b902      	cbnz	r2, 1a001fe6 <__udivmoddi4+0xaa>
1a001fe4:	deff      	udf	#255	; 0xff
1a001fe6:	fab2 f282 	clz	r2, r2
1a001fea:	2a00      	cmp	r2, #0
1a001fec:	d150      	bne.n	1a002090 <__udivmoddi4+0x154>
1a001fee:	1bcb      	subs	r3, r1, r7
1a001ff0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
1a001ff4:	fa1f f887 	uxth.w	r8, r7
1a001ff8:	2601      	movs	r6, #1
1a001ffa:	fbb3 fcfe 	udiv	ip, r3, lr
1a001ffe:	0c21      	lsrs	r1, r4, #16
1a002000:	fb0e 331c 	mls	r3, lr, ip, r3
1a002004:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002008:	fb08 f30c 	mul.w	r3, r8, ip
1a00200c:	428b      	cmp	r3, r1
1a00200e:	d907      	bls.n	1a002020 <__udivmoddi4+0xe4>
1a002010:	1879      	adds	r1, r7, r1
1a002012:	f10c 30ff 	add.w	r0, ip, #4294967295
1a002016:	d202      	bcs.n	1a00201e <__udivmoddi4+0xe2>
1a002018:	428b      	cmp	r3, r1
1a00201a:	f200 80e9 	bhi.w	1a0021f0 <__udivmoddi4+0x2b4>
1a00201e:	4684      	mov	ip, r0
1a002020:	1ac9      	subs	r1, r1, r3
1a002022:	b2a3      	uxth	r3, r4
1a002024:	fbb1 f0fe 	udiv	r0, r1, lr
1a002028:	fb0e 1110 	mls	r1, lr, r0, r1
1a00202c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
1a002030:	fb08 f800 	mul.w	r8, r8, r0
1a002034:	45a0      	cmp	r8, r4
1a002036:	d907      	bls.n	1a002048 <__udivmoddi4+0x10c>
1a002038:	193c      	adds	r4, r7, r4
1a00203a:	f100 33ff 	add.w	r3, r0, #4294967295
1a00203e:	d202      	bcs.n	1a002046 <__udivmoddi4+0x10a>
1a002040:	45a0      	cmp	r8, r4
1a002042:	f200 80d9 	bhi.w	1a0021f8 <__udivmoddi4+0x2bc>
1a002046:	4618      	mov	r0, r3
1a002048:	eba4 0408 	sub.w	r4, r4, r8
1a00204c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a002050:	e7bf      	b.n	1a001fd2 <__udivmoddi4+0x96>
1a002052:	428b      	cmp	r3, r1
1a002054:	d909      	bls.n	1a00206a <__udivmoddi4+0x12e>
1a002056:	2d00      	cmp	r5, #0
1a002058:	f000 80b1 	beq.w	1a0021be <__udivmoddi4+0x282>
1a00205c:	2600      	movs	r6, #0
1a00205e:	e9c5 0100 	strd	r0, r1, [r5]
1a002062:	4630      	mov	r0, r6
1a002064:	4631      	mov	r1, r6
1a002066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00206a:	fab3 f683 	clz	r6, r3
1a00206e:	2e00      	cmp	r6, #0
1a002070:	d14a      	bne.n	1a002108 <__udivmoddi4+0x1cc>
1a002072:	428b      	cmp	r3, r1
1a002074:	d302      	bcc.n	1a00207c <__udivmoddi4+0x140>
1a002076:	4282      	cmp	r2, r0
1a002078:	f200 80b8 	bhi.w	1a0021ec <__udivmoddi4+0x2b0>
1a00207c:	1a84      	subs	r4, r0, r2
1a00207e:	eb61 0103 	sbc.w	r1, r1, r3
1a002082:	2001      	movs	r0, #1
1a002084:	468c      	mov	ip, r1
1a002086:	2d00      	cmp	r5, #0
1a002088:	d0a8      	beq.n	1a001fdc <__udivmoddi4+0xa0>
1a00208a:	e9c5 4c00 	strd	r4, ip, [r5]
1a00208e:	e7a5      	b.n	1a001fdc <__udivmoddi4+0xa0>
1a002090:	f1c2 0320 	rsb	r3, r2, #32
1a002094:	fa20 f603 	lsr.w	r6, r0, r3
1a002098:	4097      	lsls	r7, r2
1a00209a:	fa01 f002 	lsl.w	r0, r1, r2
1a00209e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
1a0020a2:	40d9      	lsrs	r1, r3
1a0020a4:	4330      	orrs	r0, r6
1a0020a6:	0c03      	lsrs	r3, r0, #16
1a0020a8:	fbb1 f6fe 	udiv	r6, r1, lr
1a0020ac:	fa1f f887 	uxth.w	r8, r7
1a0020b0:	fb0e 1116 	mls	r1, lr, r6, r1
1a0020b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0020b8:	fb06 f108 	mul.w	r1, r6, r8
1a0020bc:	4299      	cmp	r1, r3
1a0020be:	fa04 f402 	lsl.w	r4, r4, r2
1a0020c2:	d909      	bls.n	1a0020d8 <__udivmoddi4+0x19c>
1a0020c4:	18fb      	adds	r3, r7, r3
1a0020c6:	f106 3cff 	add.w	ip, r6, #4294967295
1a0020ca:	f080 808d 	bcs.w	1a0021e8 <__udivmoddi4+0x2ac>
1a0020ce:	4299      	cmp	r1, r3
1a0020d0:	f240 808a 	bls.w	1a0021e8 <__udivmoddi4+0x2ac>
1a0020d4:	3e02      	subs	r6, #2
1a0020d6:	443b      	add	r3, r7
1a0020d8:	1a5b      	subs	r3, r3, r1
1a0020da:	b281      	uxth	r1, r0
1a0020dc:	fbb3 f0fe 	udiv	r0, r3, lr
1a0020e0:	fb0e 3310 	mls	r3, lr, r0, r3
1a0020e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0020e8:	fb00 f308 	mul.w	r3, r0, r8
1a0020ec:	428b      	cmp	r3, r1
1a0020ee:	d907      	bls.n	1a002100 <__udivmoddi4+0x1c4>
1a0020f0:	1879      	adds	r1, r7, r1
1a0020f2:	f100 3cff 	add.w	ip, r0, #4294967295
1a0020f6:	d273      	bcs.n	1a0021e0 <__udivmoddi4+0x2a4>
1a0020f8:	428b      	cmp	r3, r1
1a0020fa:	d971      	bls.n	1a0021e0 <__udivmoddi4+0x2a4>
1a0020fc:	3802      	subs	r0, #2
1a0020fe:	4439      	add	r1, r7
1a002100:	1acb      	subs	r3, r1, r3
1a002102:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a002106:	e778      	b.n	1a001ffa <__udivmoddi4+0xbe>
1a002108:	f1c6 0c20 	rsb	ip, r6, #32
1a00210c:	fa03 f406 	lsl.w	r4, r3, r6
1a002110:	fa22 f30c 	lsr.w	r3, r2, ip
1a002114:	431c      	orrs	r4, r3
1a002116:	fa20 f70c 	lsr.w	r7, r0, ip
1a00211a:	fa01 f306 	lsl.w	r3, r1, r6
1a00211e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
1a002122:	fa21 f10c 	lsr.w	r1, r1, ip
1a002126:	431f      	orrs	r7, r3
1a002128:	0c3b      	lsrs	r3, r7, #16
1a00212a:	fbb1 f9fe 	udiv	r9, r1, lr
1a00212e:	fa1f f884 	uxth.w	r8, r4
1a002132:	fb0e 1119 	mls	r1, lr, r9, r1
1a002136:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a00213a:	fb09 fa08 	mul.w	sl, r9, r8
1a00213e:	458a      	cmp	sl, r1
1a002140:	fa02 f206 	lsl.w	r2, r2, r6
1a002144:	fa00 f306 	lsl.w	r3, r0, r6
1a002148:	d908      	bls.n	1a00215c <__udivmoddi4+0x220>
1a00214a:	1861      	adds	r1, r4, r1
1a00214c:	f109 30ff 	add.w	r0, r9, #4294967295
1a002150:	d248      	bcs.n	1a0021e4 <__udivmoddi4+0x2a8>
1a002152:	458a      	cmp	sl, r1
1a002154:	d946      	bls.n	1a0021e4 <__udivmoddi4+0x2a8>
1a002156:	f1a9 0902 	sub.w	r9, r9, #2
1a00215a:	4421      	add	r1, r4
1a00215c:	eba1 010a 	sub.w	r1, r1, sl
1a002160:	b2bf      	uxth	r7, r7
1a002162:	fbb1 f0fe 	udiv	r0, r1, lr
1a002166:	fb0e 1110 	mls	r1, lr, r0, r1
1a00216a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
1a00216e:	fb00 f808 	mul.w	r8, r0, r8
1a002172:	45b8      	cmp	r8, r7
1a002174:	d907      	bls.n	1a002186 <__udivmoddi4+0x24a>
1a002176:	19e7      	adds	r7, r4, r7
1a002178:	f100 31ff 	add.w	r1, r0, #4294967295
1a00217c:	d22e      	bcs.n	1a0021dc <__udivmoddi4+0x2a0>
1a00217e:	45b8      	cmp	r8, r7
1a002180:	d92c      	bls.n	1a0021dc <__udivmoddi4+0x2a0>
1a002182:	3802      	subs	r0, #2
1a002184:	4427      	add	r7, r4
1a002186:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00218a:	eba7 0708 	sub.w	r7, r7, r8
1a00218e:	fba0 8902 	umull	r8, r9, r0, r2
1a002192:	454f      	cmp	r7, r9
1a002194:	46c6      	mov	lr, r8
1a002196:	4649      	mov	r1, r9
1a002198:	d31a      	bcc.n	1a0021d0 <__udivmoddi4+0x294>
1a00219a:	d017      	beq.n	1a0021cc <__udivmoddi4+0x290>
1a00219c:	b15d      	cbz	r5, 1a0021b6 <__udivmoddi4+0x27a>
1a00219e:	ebb3 020e 	subs.w	r2, r3, lr
1a0021a2:	eb67 0701 	sbc.w	r7, r7, r1
1a0021a6:	fa07 fc0c 	lsl.w	ip, r7, ip
1a0021aa:	40f2      	lsrs	r2, r6
1a0021ac:	ea4c 0202 	orr.w	r2, ip, r2
1a0021b0:	40f7      	lsrs	r7, r6
1a0021b2:	e9c5 2700 	strd	r2, r7, [r5]
1a0021b6:	2600      	movs	r6, #0
1a0021b8:	4631      	mov	r1, r6
1a0021ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0021be:	462e      	mov	r6, r5
1a0021c0:	4628      	mov	r0, r5
1a0021c2:	e70b      	b.n	1a001fdc <__udivmoddi4+0xa0>
1a0021c4:	4606      	mov	r6, r0
1a0021c6:	e6e9      	b.n	1a001f9c <__udivmoddi4+0x60>
1a0021c8:	4618      	mov	r0, r3
1a0021ca:	e6fd      	b.n	1a001fc8 <__udivmoddi4+0x8c>
1a0021cc:	4543      	cmp	r3, r8
1a0021ce:	d2e5      	bcs.n	1a00219c <__udivmoddi4+0x260>
1a0021d0:	ebb8 0e02 	subs.w	lr, r8, r2
1a0021d4:	eb69 0104 	sbc.w	r1, r9, r4
1a0021d8:	3801      	subs	r0, #1
1a0021da:	e7df      	b.n	1a00219c <__udivmoddi4+0x260>
1a0021dc:	4608      	mov	r0, r1
1a0021de:	e7d2      	b.n	1a002186 <__udivmoddi4+0x24a>
1a0021e0:	4660      	mov	r0, ip
1a0021e2:	e78d      	b.n	1a002100 <__udivmoddi4+0x1c4>
1a0021e4:	4681      	mov	r9, r0
1a0021e6:	e7b9      	b.n	1a00215c <__udivmoddi4+0x220>
1a0021e8:	4666      	mov	r6, ip
1a0021ea:	e775      	b.n	1a0020d8 <__udivmoddi4+0x19c>
1a0021ec:	4630      	mov	r0, r6
1a0021ee:	e74a      	b.n	1a002086 <__udivmoddi4+0x14a>
1a0021f0:	f1ac 0c02 	sub.w	ip, ip, #2
1a0021f4:	4439      	add	r1, r7
1a0021f6:	e713      	b.n	1a002020 <__udivmoddi4+0xe4>
1a0021f8:	3802      	subs	r0, #2
1a0021fa:	443c      	add	r4, r7
1a0021fc:	e724      	b.n	1a002048 <__udivmoddi4+0x10c>
1a0021fe:	bf00      	nop

1a002200 <__aeabi_idiv0>:
1a002200:	4770      	bx	lr
1a002202:	bf00      	nop

1a002204 <__sflush_r>:
1a002204:	898a      	ldrh	r2, [r1, #12]
1a002206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00220a:	4605      	mov	r5, r0
1a00220c:	0710      	lsls	r0, r2, #28
1a00220e:	460c      	mov	r4, r1
1a002210:	d458      	bmi.n	1a0022c4 <__sflush_r+0xc0>
1a002212:	684b      	ldr	r3, [r1, #4]
1a002214:	2b00      	cmp	r3, #0
1a002216:	dc05      	bgt.n	1a002224 <__sflush_r+0x20>
1a002218:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a00221a:	2b00      	cmp	r3, #0
1a00221c:	dc02      	bgt.n	1a002224 <__sflush_r+0x20>
1a00221e:	2000      	movs	r0, #0
1a002220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002224:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a002226:	2e00      	cmp	r6, #0
1a002228:	d0f9      	beq.n	1a00221e <__sflush_r+0x1a>
1a00222a:	2300      	movs	r3, #0
1a00222c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a002230:	682f      	ldr	r7, [r5, #0]
1a002232:	602b      	str	r3, [r5, #0]
1a002234:	d032      	beq.n	1a00229c <__sflush_r+0x98>
1a002236:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a002238:	89a3      	ldrh	r3, [r4, #12]
1a00223a:	075a      	lsls	r2, r3, #29
1a00223c:	d505      	bpl.n	1a00224a <__sflush_r+0x46>
1a00223e:	6863      	ldr	r3, [r4, #4]
1a002240:	1ac0      	subs	r0, r0, r3
1a002242:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a002244:	b10b      	cbz	r3, 1a00224a <__sflush_r+0x46>
1a002246:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a002248:	1ac0      	subs	r0, r0, r3
1a00224a:	2300      	movs	r3, #0
1a00224c:	4602      	mov	r2, r0
1a00224e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a002250:	6a21      	ldr	r1, [r4, #32]
1a002252:	4628      	mov	r0, r5
1a002254:	47b0      	blx	r6
1a002256:	1c43      	adds	r3, r0, #1
1a002258:	89a3      	ldrh	r3, [r4, #12]
1a00225a:	d106      	bne.n	1a00226a <__sflush_r+0x66>
1a00225c:	6829      	ldr	r1, [r5, #0]
1a00225e:	291d      	cmp	r1, #29
1a002260:	d82c      	bhi.n	1a0022bc <__sflush_r+0xb8>
1a002262:	4a2a      	ldr	r2, [pc, #168]	; (1a00230c <__sflush_r+0x108>)
1a002264:	40ca      	lsrs	r2, r1
1a002266:	07d6      	lsls	r6, r2, #31
1a002268:	d528      	bpl.n	1a0022bc <__sflush_r+0xb8>
1a00226a:	2200      	movs	r2, #0
1a00226c:	6062      	str	r2, [r4, #4]
1a00226e:	04d9      	lsls	r1, r3, #19
1a002270:	6922      	ldr	r2, [r4, #16]
1a002272:	6022      	str	r2, [r4, #0]
1a002274:	d504      	bpl.n	1a002280 <__sflush_r+0x7c>
1a002276:	1c42      	adds	r2, r0, #1
1a002278:	d101      	bne.n	1a00227e <__sflush_r+0x7a>
1a00227a:	682b      	ldr	r3, [r5, #0]
1a00227c:	b903      	cbnz	r3, 1a002280 <__sflush_r+0x7c>
1a00227e:	6560      	str	r0, [r4, #84]	; 0x54
1a002280:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002282:	602f      	str	r7, [r5, #0]
1a002284:	2900      	cmp	r1, #0
1a002286:	d0ca      	beq.n	1a00221e <__sflush_r+0x1a>
1a002288:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00228c:	4299      	cmp	r1, r3
1a00228e:	d002      	beq.n	1a002296 <__sflush_r+0x92>
1a002290:	4628      	mov	r0, r5
1a002292:	f000 f99f 	bl	1a0025d4 <_free_r>
1a002296:	2000      	movs	r0, #0
1a002298:	6360      	str	r0, [r4, #52]	; 0x34
1a00229a:	e7c1      	b.n	1a002220 <__sflush_r+0x1c>
1a00229c:	6a21      	ldr	r1, [r4, #32]
1a00229e:	2301      	movs	r3, #1
1a0022a0:	4628      	mov	r0, r5
1a0022a2:	47b0      	blx	r6
1a0022a4:	1c41      	adds	r1, r0, #1
1a0022a6:	d1c7      	bne.n	1a002238 <__sflush_r+0x34>
1a0022a8:	682b      	ldr	r3, [r5, #0]
1a0022aa:	2b00      	cmp	r3, #0
1a0022ac:	d0c4      	beq.n	1a002238 <__sflush_r+0x34>
1a0022ae:	2b1d      	cmp	r3, #29
1a0022b0:	d001      	beq.n	1a0022b6 <__sflush_r+0xb2>
1a0022b2:	2b16      	cmp	r3, #22
1a0022b4:	d101      	bne.n	1a0022ba <__sflush_r+0xb6>
1a0022b6:	602f      	str	r7, [r5, #0]
1a0022b8:	e7b1      	b.n	1a00221e <__sflush_r+0x1a>
1a0022ba:	89a3      	ldrh	r3, [r4, #12]
1a0022bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0022c0:	81a3      	strh	r3, [r4, #12]
1a0022c2:	e7ad      	b.n	1a002220 <__sflush_r+0x1c>
1a0022c4:	690f      	ldr	r7, [r1, #16]
1a0022c6:	2f00      	cmp	r7, #0
1a0022c8:	d0a9      	beq.n	1a00221e <__sflush_r+0x1a>
1a0022ca:	0793      	lsls	r3, r2, #30
1a0022cc:	680e      	ldr	r6, [r1, #0]
1a0022ce:	bf08      	it	eq
1a0022d0:	694b      	ldreq	r3, [r1, #20]
1a0022d2:	600f      	str	r7, [r1, #0]
1a0022d4:	bf18      	it	ne
1a0022d6:	2300      	movne	r3, #0
1a0022d8:	eba6 0807 	sub.w	r8, r6, r7
1a0022dc:	608b      	str	r3, [r1, #8]
1a0022de:	f1b8 0f00 	cmp.w	r8, #0
1a0022e2:	dd9c      	ble.n	1a00221e <__sflush_r+0x1a>
1a0022e4:	6a21      	ldr	r1, [r4, #32]
1a0022e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0022e8:	4643      	mov	r3, r8
1a0022ea:	463a      	mov	r2, r7
1a0022ec:	4628      	mov	r0, r5
1a0022ee:	47b0      	blx	r6
1a0022f0:	2800      	cmp	r0, #0
1a0022f2:	dc06      	bgt.n	1a002302 <__sflush_r+0xfe>
1a0022f4:	89a3      	ldrh	r3, [r4, #12]
1a0022f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0022fa:	81a3      	strh	r3, [r4, #12]
1a0022fc:	f04f 30ff 	mov.w	r0, #4294967295
1a002300:	e78e      	b.n	1a002220 <__sflush_r+0x1c>
1a002302:	4407      	add	r7, r0
1a002304:	eba8 0800 	sub.w	r8, r8, r0
1a002308:	e7e9      	b.n	1a0022de <__sflush_r+0xda>
1a00230a:	bf00      	nop
1a00230c:	20400001 	.word	0x20400001

1a002310 <_fflush_r>:
1a002310:	b538      	push	{r3, r4, r5, lr}
1a002312:	690b      	ldr	r3, [r1, #16]
1a002314:	4605      	mov	r5, r0
1a002316:	460c      	mov	r4, r1
1a002318:	b913      	cbnz	r3, 1a002320 <_fflush_r+0x10>
1a00231a:	2500      	movs	r5, #0
1a00231c:	4628      	mov	r0, r5
1a00231e:	bd38      	pop	{r3, r4, r5, pc}
1a002320:	b118      	cbz	r0, 1a00232a <_fflush_r+0x1a>
1a002322:	6983      	ldr	r3, [r0, #24]
1a002324:	b90b      	cbnz	r3, 1a00232a <_fflush_r+0x1a>
1a002326:	f000 f887 	bl	1a002438 <__sinit>
1a00232a:	4b14      	ldr	r3, [pc, #80]	; (1a00237c <_fflush_r+0x6c>)
1a00232c:	429c      	cmp	r4, r3
1a00232e:	d11b      	bne.n	1a002368 <_fflush_r+0x58>
1a002330:	686c      	ldr	r4, [r5, #4]
1a002332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002336:	2b00      	cmp	r3, #0
1a002338:	d0ef      	beq.n	1a00231a <_fflush_r+0xa>
1a00233a:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a00233c:	07d0      	lsls	r0, r2, #31
1a00233e:	d404      	bmi.n	1a00234a <_fflush_r+0x3a>
1a002340:	0599      	lsls	r1, r3, #22
1a002342:	d402      	bmi.n	1a00234a <_fflush_r+0x3a>
1a002344:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002346:	f000 f93a 	bl	1a0025be <__retarget_lock_acquire_recursive>
1a00234a:	4628      	mov	r0, r5
1a00234c:	4621      	mov	r1, r4
1a00234e:	f7ff ff59 	bl	1a002204 <__sflush_r>
1a002352:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002354:	07da      	lsls	r2, r3, #31
1a002356:	4605      	mov	r5, r0
1a002358:	d4e0      	bmi.n	1a00231c <_fflush_r+0xc>
1a00235a:	89a3      	ldrh	r3, [r4, #12]
1a00235c:	059b      	lsls	r3, r3, #22
1a00235e:	d4dd      	bmi.n	1a00231c <_fflush_r+0xc>
1a002360:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002362:	f000 f92d 	bl	1a0025c0 <__retarget_lock_release_recursive>
1a002366:	e7d9      	b.n	1a00231c <_fflush_r+0xc>
1a002368:	4b05      	ldr	r3, [pc, #20]	; (1a002380 <_fflush_r+0x70>)
1a00236a:	429c      	cmp	r4, r3
1a00236c:	d101      	bne.n	1a002372 <_fflush_r+0x62>
1a00236e:	68ac      	ldr	r4, [r5, #8]
1a002370:	e7df      	b.n	1a002332 <_fflush_r+0x22>
1a002372:	4b04      	ldr	r3, [pc, #16]	; (1a002384 <_fflush_r+0x74>)
1a002374:	429c      	cmp	r4, r3
1a002376:	bf08      	it	eq
1a002378:	68ec      	ldreq	r4, [r5, #12]
1a00237a:	e7da      	b.n	1a002332 <_fflush_r+0x22>
1a00237c:	1a003524 	.word	0x1a003524
1a002380:	1a003544 	.word	0x1a003544
1a002384:	1a003504 	.word	0x1a003504

1a002388 <std>:
1a002388:	2300      	movs	r3, #0
1a00238a:	b510      	push	{r4, lr}
1a00238c:	4604      	mov	r4, r0
1a00238e:	e9c0 3300 	strd	r3, r3, [r0]
1a002392:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a002396:	6083      	str	r3, [r0, #8]
1a002398:	8181      	strh	r1, [r0, #12]
1a00239a:	6643      	str	r3, [r0, #100]	; 0x64
1a00239c:	81c2      	strh	r2, [r0, #14]
1a00239e:	6183      	str	r3, [r0, #24]
1a0023a0:	4619      	mov	r1, r3
1a0023a2:	2208      	movs	r2, #8
1a0023a4:	305c      	adds	r0, #92	; 0x5c
1a0023a6:	f000 f90c 	bl	1a0025c2 <memset>
1a0023aa:	4b05      	ldr	r3, [pc, #20]	; (1a0023c0 <std+0x38>)
1a0023ac:	6263      	str	r3, [r4, #36]	; 0x24
1a0023ae:	4b05      	ldr	r3, [pc, #20]	; (1a0023c4 <std+0x3c>)
1a0023b0:	62a3      	str	r3, [r4, #40]	; 0x28
1a0023b2:	4b05      	ldr	r3, [pc, #20]	; (1a0023c8 <std+0x40>)
1a0023b4:	62e3      	str	r3, [r4, #44]	; 0x2c
1a0023b6:	4b05      	ldr	r3, [pc, #20]	; (1a0023cc <std+0x44>)
1a0023b8:	6224      	str	r4, [r4, #32]
1a0023ba:	6323      	str	r3, [r4, #48]	; 0x30
1a0023bc:	bd10      	pop	{r4, pc}
1a0023be:	bf00      	nop
1a0023c0:	1a002e21 	.word	0x1a002e21
1a0023c4:	1a002e43 	.word	0x1a002e43
1a0023c8:	1a002e7b 	.word	0x1a002e7b
1a0023cc:	1a002e9f 	.word	0x1a002e9f

1a0023d0 <_cleanup_r>:
1a0023d0:	4901      	ldr	r1, [pc, #4]	; (1a0023d8 <_cleanup_r+0x8>)
1a0023d2:	f000 b8af 	b.w	1a002534 <_fwalk_reent>
1a0023d6:	bf00      	nop
1a0023d8:	1a002311 	.word	0x1a002311

1a0023dc <__sfmoreglue>:
1a0023dc:	b570      	push	{r4, r5, r6, lr}
1a0023de:	1e4a      	subs	r2, r1, #1
1a0023e0:	2568      	movs	r5, #104	; 0x68
1a0023e2:	4355      	muls	r5, r2
1a0023e4:	460e      	mov	r6, r1
1a0023e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0023ea:	f000 f943 	bl	1a002674 <_malloc_r>
1a0023ee:	4604      	mov	r4, r0
1a0023f0:	b140      	cbz	r0, 1a002404 <__sfmoreglue+0x28>
1a0023f2:	2100      	movs	r1, #0
1a0023f4:	e9c0 1600 	strd	r1, r6, [r0]
1a0023f8:	300c      	adds	r0, #12
1a0023fa:	60a0      	str	r0, [r4, #8]
1a0023fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a002400:	f000 f8df 	bl	1a0025c2 <memset>
1a002404:	4620      	mov	r0, r4
1a002406:	bd70      	pop	{r4, r5, r6, pc}

1a002408 <__sfp_lock_acquire>:
1a002408:	4801      	ldr	r0, [pc, #4]	; (1a002410 <__sfp_lock_acquire+0x8>)
1a00240a:	f000 b8d8 	b.w	1a0025be <__retarget_lock_acquire_recursive>
1a00240e:	bf00      	nop
1a002410:	100001c0 	.word	0x100001c0

1a002414 <__sfp_lock_release>:
1a002414:	4801      	ldr	r0, [pc, #4]	; (1a00241c <__sfp_lock_release+0x8>)
1a002416:	f000 b8d3 	b.w	1a0025c0 <__retarget_lock_release_recursive>
1a00241a:	bf00      	nop
1a00241c:	100001c0 	.word	0x100001c0

1a002420 <__sinit_lock_acquire>:
1a002420:	4801      	ldr	r0, [pc, #4]	; (1a002428 <__sinit_lock_acquire+0x8>)
1a002422:	f000 b8cc 	b.w	1a0025be <__retarget_lock_acquire_recursive>
1a002426:	bf00      	nop
1a002428:	100001bb 	.word	0x100001bb

1a00242c <__sinit_lock_release>:
1a00242c:	4801      	ldr	r0, [pc, #4]	; (1a002434 <__sinit_lock_release+0x8>)
1a00242e:	f000 b8c7 	b.w	1a0025c0 <__retarget_lock_release_recursive>
1a002432:	bf00      	nop
1a002434:	100001bb 	.word	0x100001bb

1a002438 <__sinit>:
1a002438:	b510      	push	{r4, lr}
1a00243a:	4604      	mov	r4, r0
1a00243c:	f7ff fff0 	bl	1a002420 <__sinit_lock_acquire>
1a002440:	69a3      	ldr	r3, [r4, #24]
1a002442:	b11b      	cbz	r3, 1a00244c <__sinit+0x14>
1a002444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a002448:	f7ff bff0 	b.w	1a00242c <__sinit_lock_release>
1a00244c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a002450:	6523      	str	r3, [r4, #80]	; 0x50
1a002452:	4b13      	ldr	r3, [pc, #76]	; (1a0024a0 <__sinit+0x68>)
1a002454:	4a13      	ldr	r2, [pc, #76]	; (1a0024a4 <__sinit+0x6c>)
1a002456:	681b      	ldr	r3, [r3, #0]
1a002458:	62a2      	str	r2, [r4, #40]	; 0x28
1a00245a:	42a3      	cmp	r3, r4
1a00245c:	bf04      	itt	eq
1a00245e:	2301      	moveq	r3, #1
1a002460:	61a3      	streq	r3, [r4, #24]
1a002462:	4620      	mov	r0, r4
1a002464:	f000 f820 	bl	1a0024a8 <__sfp>
1a002468:	6060      	str	r0, [r4, #4]
1a00246a:	4620      	mov	r0, r4
1a00246c:	f000 f81c 	bl	1a0024a8 <__sfp>
1a002470:	60a0      	str	r0, [r4, #8]
1a002472:	4620      	mov	r0, r4
1a002474:	f000 f818 	bl	1a0024a8 <__sfp>
1a002478:	2200      	movs	r2, #0
1a00247a:	60e0      	str	r0, [r4, #12]
1a00247c:	2104      	movs	r1, #4
1a00247e:	6860      	ldr	r0, [r4, #4]
1a002480:	f7ff ff82 	bl	1a002388 <std>
1a002484:	68a0      	ldr	r0, [r4, #8]
1a002486:	2201      	movs	r2, #1
1a002488:	2109      	movs	r1, #9
1a00248a:	f7ff ff7d 	bl	1a002388 <std>
1a00248e:	68e0      	ldr	r0, [r4, #12]
1a002490:	2202      	movs	r2, #2
1a002492:	2112      	movs	r1, #18
1a002494:	f7ff ff78 	bl	1a002388 <std>
1a002498:	2301      	movs	r3, #1
1a00249a:	61a3      	str	r3, [r4, #24]
1a00249c:	e7d2      	b.n	1a002444 <__sinit+0xc>
1a00249e:	bf00      	nop
1a0024a0:	1a003564 	.word	0x1a003564
1a0024a4:	1a0023d1 	.word	0x1a0023d1

1a0024a8 <__sfp>:
1a0024a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0024aa:	4607      	mov	r7, r0
1a0024ac:	f7ff ffac 	bl	1a002408 <__sfp_lock_acquire>
1a0024b0:	4b1e      	ldr	r3, [pc, #120]	; (1a00252c <__sfp+0x84>)
1a0024b2:	681e      	ldr	r6, [r3, #0]
1a0024b4:	69b3      	ldr	r3, [r6, #24]
1a0024b6:	b913      	cbnz	r3, 1a0024be <__sfp+0x16>
1a0024b8:	4630      	mov	r0, r6
1a0024ba:	f7ff ffbd 	bl	1a002438 <__sinit>
1a0024be:	3648      	adds	r6, #72	; 0x48
1a0024c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0024c4:	3b01      	subs	r3, #1
1a0024c6:	d503      	bpl.n	1a0024d0 <__sfp+0x28>
1a0024c8:	6833      	ldr	r3, [r6, #0]
1a0024ca:	b30b      	cbz	r3, 1a002510 <__sfp+0x68>
1a0024cc:	6836      	ldr	r6, [r6, #0]
1a0024ce:	e7f7      	b.n	1a0024c0 <__sfp+0x18>
1a0024d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0024d4:	b9d5      	cbnz	r5, 1a00250c <__sfp+0x64>
1a0024d6:	4b16      	ldr	r3, [pc, #88]	; (1a002530 <__sfp+0x88>)
1a0024d8:	60e3      	str	r3, [r4, #12]
1a0024da:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a0024de:	6665      	str	r5, [r4, #100]	; 0x64
1a0024e0:	f000 f86c 	bl	1a0025bc <__retarget_lock_init_recursive>
1a0024e4:	f7ff ff96 	bl	1a002414 <__sfp_lock_release>
1a0024e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a0024ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a0024f0:	6025      	str	r5, [r4, #0]
1a0024f2:	61a5      	str	r5, [r4, #24]
1a0024f4:	2208      	movs	r2, #8
1a0024f6:	4629      	mov	r1, r5
1a0024f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a0024fc:	f000 f861 	bl	1a0025c2 <memset>
1a002500:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a002504:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a002508:	4620      	mov	r0, r4
1a00250a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00250c:	3468      	adds	r4, #104	; 0x68
1a00250e:	e7d9      	b.n	1a0024c4 <__sfp+0x1c>
1a002510:	2104      	movs	r1, #4
1a002512:	4638      	mov	r0, r7
1a002514:	f7ff ff62 	bl	1a0023dc <__sfmoreglue>
1a002518:	4604      	mov	r4, r0
1a00251a:	6030      	str	r0, [r6, #0]
1a00251c:	2800      	cmp	r0, #0
1a00251e:	d1d5      	bne.n	1a0024cc <__sfp+0x24>
1a002520:	f7ff ff78 	bl	1a002414 <__sfp_lock_release>
1a002524:	230c      	movs	r3, #12
1a002526:	603b      	str	r3, [r7, #0]
1a002528:	e7ee      	b.n	1a002508 <__sfp+0x60>
1a00252a:	bf00      	nop
1a00252c:	1a003564 	.word	0x1a003564
1a002530:	ffff0001 	.word	0xffff0001

1a002534 <_fwalk_reent>:
1a002534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a002538:	4606      	mov	r6, r0
1a00253a:	4688      	mov	r8, r1
1a00253c:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a002540:	2700      	movs	r7, #0
1a002542:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
1a002546:	f1b9 0901 	subs.w	r9, r9, #1
1a00254a:	d505      	bpl.n	1a002558 <_fwalk_reent+0x24>
1a00254c:	6824      	ldr	r4, [r4, #0]
1a00254e:	2c00      	cmp	r4, #0
1a002550:	d1f7      	bne.n	1a002542 <_fwalk_reent+0xe>
1a002552:	4638      	mov	r0, r7
1a002554:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a002558:	89ab      	ldrh	r3, [r5, #12]
1a00255a:	2b01      	cmp	r3, #1
1a00255c:	d907      	bls.n	1a00256e <_fwalk_reent+0x3a>
1a00255e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a002562:	3301      	adds	r3, #1
1a002564:	d003      	beq.n	1a00256e <_fwalk_reent+0x3a>
1a002566:	4629      	mov	r1, r5
1a002568:	4630      	mov	r0, r6
1a00256a:	47c0      	blx	r8
1a00256c:	4307      	orrs	r7, r0
1a00256e:	3568      	adds	r5, #104	; 0x68
1a002570:	e7e9      	b.n	1a002546 <_fwalk_reent+0x12>
1a002572:	Address 0x1a002572 is out of bounds.


1a002574 <__libc_init_array>:
1a002574:	b570      	push	{r4, r5, r6, lr}
1a002576:	4d0d      	ldr	r5, [pc, #52]	; (1a0025ac <__libc_init_array+0x38>)
1a002578:	4c0d      	ldr	r4, [pc, #52]	; (1a0025b0 <__libc_init_array+0x3c>)
1a00257a:	1b64      	subs	r4, r4, r5
1a00257c:	10a4      	asrs	r4, r4, #2
1a00257e:	2600      	movs	r6, #0
1a002580:	42a6      	cmp	r6, r4
1a002582:	d109      	bne.n	1a002598 <__libc_init_array+0x24>
1a002584:	4d0b      	ldr	r5, [pc, #44]	; (1a0025b4 <__libc_init_array+0x40>)
1a002586:	4c0c      	ldr	r4, [pc, #48]	; (1a0025b8 <__libc_init_array+0x44>)
1a002588:	f7fd ffe1 	bl	1a00054e <_init>
1a00258c:	1b64      	subs	r4, r4, r5
1a00258e:	10a4      	asrs	r4, r4, #2
1a002590:	2600      	movs	r6, #0
1a002592:	42a6      	cmp	r6, r4
1a002594:	d105      	bne.n	1a0025a2 <__libc_init_array+0x2e>
1a002596:	bd70      	pop	{r4, r5, r6, pc}
1a002598:	f855 3b04 	ldr.w	r3, [r5], #4
1a00259c:	4798      	blx	r3
1a00259e:	3601      	adds	r6, #1
1a0025a0:	e7ee      	b.n	1a002580 <__libc_init_array+0xc>
1a0025a2:	f855 3b04 	ldr.w	r3, [r5], #4
1a0025a6:	4798      	blx	r3
1a0025a8:	3601      	adds	r6, #1
1a0025aa:	e7f2      	b.n	1a002592 <__libc_init_array+0x1e>
1a0025ac:	1a00359c 	.word	0x1a00359c
1a0025b0:	1a00359c 	.word	0x1a00359c
1a0025b4:	1a00359c 	.word	0x1a00359c
1a0025b8:	1a0035a0 	.word	0x1a0035a0

1a0025bc <__retarget_lock_init_recursive>:
1a0025bc:	4770      	bx	lr

1a0025be <__retarget_lock_acquire_recursive>:
1a0025be:	4770      	bx	lr

1a0025c0 <__retarget_lock_release_recursive>:
1a0025c0:	4770      	bx	lr

1a0025c2 <memset>:
1a0025c2:	4402      	add	r2, r0
1a0025c4:	4603      	mov	r3, r0
1a0025c6:	4293      	cmp	r3, r2
1a0025c8:	d100      	bne.n	1a0025cc <memset+0xa>
1a0025ca:	4770      	bx	lr
1a0025cc:	f803 1b01 	strb.w	r1, [r3], #1
1a0025d0:	e7f9      	b.n	1a0025c6 <memset+0x4>
1a0025d2:	Address 0x1a0025d2 is out of bounds.


1a0025d4 <_free_r>:
1a0025d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
1a0025d6:	2900      	cmp	r1, #0
1a0025d8:	d048      	beq.n	1a00266c <_free_r+0x98>
1a0025da:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0025de:	9001      	str	r0, [sp, #4]
1a0025e0:	2b00      	cmp	r3, #0
1a0025e2:	f1a1 0404 	sub.w	r4, r1, #4
1a0025e6:	bfb8      	it	lt
1a0025e8:	18e4      	addlt	r4, r4, r3
1a0025ea:	f000 fdd1 	bl	1a003190 <__malloc_lock>
1a0025ee:	4a20      	ldr	r2, [pc, #128]	; (1a002670 <_free_r+0x9c>)
1a0025f0:	9801      	ldr	r0, [sp, #4]
1a0025f2:	6813      	ldr	r3, [r2, #0]
1a0025f4:	4615      	mov	r5, r2
1a0025f6:	b933      	cbnz	r3, 1a002606 <_free_r+0x32>
1a0025f8:	6063      	str	r3, [r4, #4]
1a0025fa:	6014      	str	r4, [r2, #0]
1a0025fc:	b003      	add	sp, #12
1a0025fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1a002602:	f000 bdcb 	b.w	1a00319c <__malloc_unlock>
1a002606:	42a3      	cmp	r3, r4
1a002608:	d90b      	bls.n	1a002622 <_free_r+0x4e>
1a00260a:	6821      	ldr	r1, [r4, #0]
1a00260c:	1862      	adds	r2, r4, r1
1a00260e:	4293      	cmp	r3, r2
1a002610:	bf04      	itt	eq
1a002612:	681a      	ldreq	r2, [r3, #0]
1a002614:	685b      	ldreq	r3, [r3, #4]
1a002616:	6063      	str	r3, [r4, #4]
1a002618:	bf04      	itt	eq
1a00261a:	1852      	addeq	r2, r2, r1
1a00261c:	6022      	streq	r2, [r4, #0]
1a00261e:	602c      	str	r4, [r5, #0]
1a002620:	e7ec      	b.n	1a0025fc <_free_r+0x28>
1a002622:	461a      	mov	r2, r3
1a002624:	685b      	ldr	r3, [r3, #4]
1a002626:	b10b      	cbz	r3, 1a00262c <_free_r+0x58>
1a002628:	42a3      	cmp	r3, r4
1a00262a:	d9fa      	bls.n	1a002622 <_free_r+0x4e>
1a00262c:	6811      	ldr	r1, [r2, #0]
1a00262e:	1855      	adds	r5, r2, r1
1a002630:	42a5      	cmp	r5, r4
1a002632:	d10b      	bne.n	1a00264c <_free_r+0x78>
1a002634:	6824      	ldr	r4, [r4, #0]
1a002636:	4421      	add	r1, r4
1a002638:	1854      	adds	r4, r2, r1
1a00263a:	42a3      	cmp	r3, r4
1a00263c:	6011      	str	r1, [r2, #0]
1a00263e:	d1dd      	bne.n	1a0025fc <_free_r+0x28>
1a002640:	681c      	ldr	r4, [r3, #0]
1a002642:	685b      	ldr	r3, [r3, #4]
1a002644:	6053      	str	r3, [r2, #4]
1a002646:	4421      	add	r1, r4
1a002648:	6011      	str	r1, [r2, #0]
1a00264a:	e7d7      	b.n	1a0025fc <_free_r+0x28>
1a00264c:	d902      	bls.n	1a002654 <_free_r+0x80>
1a00264e:	230c      	movs	r3, #12
1a002650:	6003      	str	r3, [r0, #0]
1a002652:	e7d3      	b.n	1a0025fc <_free_r+0x28>
1a002654:	6825      	ldr	r5, [r4, #0]
1a002656:	1961      	adds	r1, r4, r5
1a002658:	428b      	cmp	r3, r1
1a00265a:	bf04      	itt	eq
1a00265c:	6819      	ldreq	r1, [r3, #0]
1a00265e:	685b      	ldreq	r3, [r3, #4]
1a002660:	6063      	str	r3, [r4, #4]
1a002662:	bf04      	itt	eq
1a002664:	1949      	addeq	r1, r1, r5
1a002666:	6021      	streq	r1, [r4, #0]
1a002668:	6054      	str	r4, [r2, #4]
1a00266a:	e7c7      	b.n	1a0025fc <_free_r+0x28>
1a00266c:	b003      	add	sp, #12
1a00266e:	bd30      	pop	{r4, r5, pc}
1a002670:	100001a8 	.word	0x100001a8

1a002674 <_malloc_r>:
1a002674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002676:	1ccd      	adds	r5, r1, #3
1a002678:	f025 0503 	bic.w	r5, r5, #3
1a00267c:	3508      	adds	r5, #8
1a00267e:	2d0c      	cmp	r5, #12
1a002680:	bf38      	it	cc
1a002682:	250c      	movcc	r5, #12
1a002684:	2d00      	cmp	r5, #0
1a002686:	4606      	mov	r6, r0
1a002688:	db01      	blt.n	1a00268e <_malloc_r+0x1a>
1a00268a:	42a9      	cmp	r1, r5
1a00268c:	d903      	bls.n	1a002696 <_malloc_r+0x22>
1a00268e:	230c      	movs	r3, #12
1a002690:	6033      	str	r3, [r6, #0]
1a002692:	2000      	movs	r0, #0
1a002694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002696:	f000 fd7b 	bl	1a003190 <__malloc_lock>
1a00269a:	4921      	ldr	r1, [pc, #132]	; (1a002720 <_malloc_r+0xac>)
1a00269c:	680a      	ldr	r2, [r1, #0]
1a00269e:	4614      	mov	r4, r2
1a0026a0:	b99c      	cbnz	r4, 1a0026ca <_malloc_r+0x56>
1a0026a2:	4f20      	ldr	r7, [pc, #128]	; (1a002724 <_malloc_r+0xb0>)
1a0026a4:	683b      	ldr	r3, [r7, #0]
1a0026a6:	b923      	cbnz	r3, 1a0026b2 <_malloc_r+0x3e>
1a0026a8:	4621      	mov	r1, r4
1a0026aa:	4630      	mov	r0, r6
1a0026ac:	f7fd ffa4 	bl	1a0005f8 <_sbrk_r>
1a0026b0:	6038      	str	r0, [r7, #0]
1a0026b2:	4629      	mov	r1, r5
1a0026b4:	4630      	mov	r0, r6
1a0026b6:	f7fd ff9f 	bl	1a0005f8 <_sbrk_r>
1a0026ba:	1c43      	adds	r3, r0, #1
1a0026bc:	d123      	bne.n	1a002706 <_malloc_r+0x92>
1a0026be:	230c      	movs	r3, #12
1a0026c0:	6033      	str	r3, [r6, #0]
1a0026c2:	4630      	mov	r0, r6
1a0026c4:	f000 fd6a 	bl	1a00319c <__malloc_unlock>
1a0026c8:	e7e3      	b.n	1a002692 <_malloc_r+0x1e>
1a0026ca:	6823      	ldr	r3, [r4, #0]
1a0026cc:	1b5b      	subs	r3, r3, r5
1a0026ce:	d417      	bmi.n	1a002700 <_malloc_r+0x8c>
1a0026d0:	2b0b      	cmp	r3, #11
1a0026d2:	d903      	bls.n	1a0026dc <_malloc_r+0x68>
1a0026d4:	6023      	str	r3, [r4, #0]
1a0026d6:	441c      	add	r4, r3
1a0026d8:	6025      	str	r5, [r4, #0]
1a0026da:	e004      	b.n	1a0026e6 <_malloc_r+0x72>
1a0026dc:	6863      	ldr	r3, [r4, #4]
1a0026de:	42a2      	cmp	r2, r4
1a0026e0:	bf0c      	ite	eq
1a0026e2:	600b      	streq	r3, [r1, #0]
1a0026e4:	6053      	strne	r3, [r2, #4]
1a0026e6:	4630      	mov	r0, r6
1a0026e8:	f000 fd58 	bl	1a00319c <__malloc_unlock>
1a0026ec:	f104 000b 	add.w	r0, r4, #11
1a0026f0:	1d23      	adds	r3, r4, #4
1a0026f2:	f020 0007 	bic.w	r0, r0, #7
1a0026f6:	1ac2      	subs	r2, r0, r3
1a0026f8:	d0cc      	beq.n	1a002694 <_malloc_r+0x20>
1a0026fa:	1a1b      	subs	r3, r3, r0
1a0026fc:	50a3      	str	r3, [r4, r2]
1a0026fe:	e7c9      	b.n	1a002694 <_malloc_r+0x20>
1a002700:	4622      	mov	r2, r4
1a002702:	6864      	ldr	r4, [r4, #4]
1a002704:	e7cc      	b.n	1a0026a0 <_malloc_r+0x2c>
1a002706:	1cc4      	adds	r4, r0, #3
1a002708:	f024 0403 	bic.w	r4, r4, #3
1a00270c:	42a0      	cmp	r0, r4
1a00270e:	d0e3      	beq.n	1a0026d8 <_malloc_r+0x64>
1a002710:	1a21      	subs	r1, r4, r0
1a002712:	4630      	mov	r0, r6
1a002714:	f7fd ff70 	bl	1a0005f8 <_sbrk_r>
1a002718:	3001      	adds	r0, #1
1a00271a:	d1dd      	bne.n	1a0026d8 <_malloc_r+0x64>
1a00271c:	e7cf      	b.n	1a0026be <_malloc_r+0x4a>
1a00271e:	bf00      	nop
1a002720:	100001a8 	.word	0x100001a8
1a002724:	100001ac 	.word	0x100001ac

1a002728 <__sfputc_r>:
1a002728:	6893      	ldr	r3, [r2, #8]
1a00272a:	3b01      	subs	r3, #1
1a00272c:	2b00      	cmp	r3, #0
1a00272e:	b410      	push	{r4}
1a002730:	6093      	str	r3, [r2, #8]
1a002732:	da08      	bge.n	1a002746 <__sfputc_r+0x1e>
1a002734:	6994      	ldr	r4, [r2, #24]
1a002736:	42a3      	cmp	r3, r4
1a002738:	db01      	blt.n	1a00273e <__sfputc_r+0x16>
1a00273a:	290a      	cmp	r1, #10
1a00273c:	d103      	bne.n	1a002746 <__sfputc_r+0x1e>
1a00273e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002742:	f000 bbb1 	b.w	1a002ea8 <__swbuf_r>
1a002746:	6813      	ldr	r3, [r2, #0]
1a002748:	1c58      	adds	r0, r3, #1
1a00274a:	6010      	str	r0, [r2, #0]
1a00274c:	7019      	strb	r1, [r3, #0]
1a00274e:	4608      	mov	r0, r1
1a002750:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002754:	4770      	bx	lr

1a002756 <__sfputs_r>:
1a002756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002758:	4606      	mov	r6, r0
1a00275a:	460f      	mov	r7, r1
1a00275c:	4614      	mov	r4, r2
1a00275e:	18d5      	adds	r5, r2, r3
1a002760:	42ac      	cmp	r4, r5
1a002762:	d101      	bne.n	1a002768 <__sfputs_r+0x12>
1a002764:	2000      	movs	r0, #0
1a002766:	e007      	b.n	1a002778 <__sfputs_r+0x22>
1a002768:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00276c:	463a      	mov	r2, r7
1a00276e:	4630      	mov	r0, r6
1a002770:	f7ff ffda 	bl	1a002728 <__sfputc_r>
1a002774:	1c43      	adds	r3, r0, #1
1a002776:	d1f3      	bne.n	1a002760 <__sfputs_r+0xa>
1a002778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00277a:	Address 0x1a00277a is out of bounds.


1a00277c <_vfiprintf_r>:
1a00277c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002780:	460d      	mov	r5, r1
1a002782:	b09d      	sub	sp, #116	; 0x74
1a002784:	4614      	mov	r4, r2
1a002786:	4698      	mov	r8, r3
1a002788:	4606      	mov	r6, r0
1a00278a:	b118      	cbz	r0, 1a002794 <_vfiprintf_r+0x18>
1a00278c:	6983      	ldr	r3, [r0, #24]
1a00278e:	b90b      	cbnz	r3, 1a002794 <_vfiprintf_r+0x18>
1a002790:	f7ff fe52 	bl	1a002438 <__sinit>
1a002794:	4b89      	ldr	r3, [pc, #548]	; (1a0029bc <_vfiprintf_r+0x240>)
1a002796:	429d      	cmp	r5, r3
1a002798:	d11b      	bne.n	1a0027d2 <_vfiprintf_r+0x56>
1a00279a:	6875      	ldr	r5, [r6, #4]
1a00279c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a00279e:	07d9      	lsls	r1, r3, #31
1a0027a0:	d405      	bmi.n	1a0027ae <_vfiprintf_r+0x32>
1a0027a2:	89ab      	ldrh	r3, [r5, #12]
1a0027a4:	059a      	lsls	r2, r3, #22
1a0027a6:	d402      	bmi.n	1a0027ae <_vfiprintf_r+0x32>
1a0027a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0027aa:	f7ff ff08 	bl	1a0025be <__retarget_lock_acquire_recursive>
1a0027ae:	89ab      	ldrh	r3, [r5, #12]
1a0027b0:	071b      	lsls	r3, r3, #28
1a0027b2:	d501      	bpl.n	1a0027b8 <_vfiprintf_r+0x3c>
1a0027b4:	692b      	ldr	r3, [r5, #16]
1a0027b6:	b9eb      	cbnz	r3, 1a0027f4 <_vfiprintf_r+0x78>
1a0027b8:	4629      	mov	r1, r5
1a0027ba:	4630      	mov	r0, r6
1a0027bc:	f000 fbc6 	bl	1a002f4c <__swsetup_r>
1a0027c0:	b1c0      	cbz	r0, 1a0027f4 <_vfiprintf_r+0x78>
1a0027c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0027c4:	07dc      	lsls	r4, r3, #31
1a0027c6:	d50e      	bpl.n	1a0027e6 <_vfiprintf_r+0x6a>
1a0027c8:	f04f 30ff 	mov.w	r0, #4294967295
1a0027cc:	b01d      	add	sp, #116	; 0x74
1a0027ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0027d2:	4b7b      	ldr	r3, [pc, #492]	; (1a0029c0 <_vfiprintf_r+0x244>)
1a0027d4:	429d      	cmp	r5, r3
1a0027d6:	d101      	bne.n	1a0027dc <_vfiprintf_r+0x60>
1a0027d8:	68b5      	ldr	r5, [r6, #8]
1a0027da:	e7df      	b.n	1a00279c <_vfiprintf_r+0x20>
1a0027dc:	4b79      	ldr	r3, [pc, #484]	; (1a0029c4 <_vfiprintf_r+0x248>)
1a0027de:	429d      	cmp	r5, r3
1a0027e0:	bf08      	it	eq
1a0027e2:	68f5      	ldreq	r5, [r6, #12]
1a0027e4:	e7da      	b.n	1a00279c <_vfiprintf_r+0x20>
1a0027e6:	89ab      	ldrh	r3, [r5, #12]
1a0027e8:	0598      	lsls	r0, r3, #22
1a0027ea:	d4ed      	bmi.n	1a0027c8 <_vfiprintf_r+0x4c>
1a0027ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0027ee:	f7ff fee7 	bl	1a0025c0 <__retarget_lock_release_recursive>
1a0027f2:	e7e9      	b.n	1a0027c8 <_vfiprintf_r+0x4c>
1a0027f4:	2300      	movs	r3, #0
1a0027f6:	9309      	str	r3, [sp, #36]	; 0x24
1a0027f8:	2320      	movs	r3, #32
1a0027fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0027fe:	f8cd 800c 	str.w	r8, [sp, #12]
1a002802:	2330      	movs	r3, #48	; 0x30
1a002804:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 1a0029c8 <_vfiprintf_r+0x24c>
1a002808:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a00280c:	f04f 0901 	mov.w	r9, #1
1a002810:	4623      	mov	r3, r4
1a002812:	469a      	mov	sl, r3
1a002814:	f813 2b01 	ldrb.w	r2, [r3], #1
1a002818:	b10a      	cbz	r2, 1a00281e <_vfiprintf_r+0xa2>
1a00281a:	2a25      	cmp	r2, #37	; 0x25
1a00281c:	d1f9      	bne.n	1a002812 <_vfiprintf_r+0x96>
1a00281e:	ebba 0b04 	subs.w	fp, sl, r4
1a002822:	d00b      	beq.n	1a00283c <_vfiprintf_r+0xc0>
1a002824:	465b      	mov	r3, fp
1a002826:	4622      	mov	r2, r4
1a002828:	4629      	mov	r1, r5
1a00282a:	4630      	mov	r0, r6
1a00282c:	f7ff ff93 	bl	1a002756 <__sfputs_r>
1a002830:	3001      	adds	r0, #1
1a002832:	f000 80aa 	beq.w	1a00298a <_vfiprintf_r+0x20e>
1a002836:	9a09      	ldr	r2, [sp, #36]	; 0x24
1a002838:	445a      	add	r2, fp
1a00283a:	9209      	str	r2, [sp, #36]	; 0x24
1a00283c:	f89a 3000 	ldrb.w	r3, [sl]
1a002840:	2b00      	cmp	r3, #0
1a002842:	f000 80a2 	beq.w	1a00298a <_vfiprintf_r+0x20e>
1a002846:	2300      	movs	r3, #0
1a002848:	f04f 32ff 	mov.w	r2, #4294967295
1a00284c:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a002850:	f10a 0a01 	add.w	sl, sl, #1
1a002854:	9304      	str	r3, [sp, #16]
1a002856:	9307      	str	r3, [sp, #28]
1a002858:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a00285c:	931a      	str	r3, [sp, #104]	; 0x68
1a00285e:	4654      	mov	r4, sl
1a002860:	2205      	movs	r2, #5
1a002862:	f814 1b01 	ldrb.w	r1, [r4], #1
1a002866:	4858      	ldr	r0, [pc, #352]	; (1a0029c8 <_vfiprintf_r+0x24c>)
1a002868:	f000 fc42 	bl	1a0030f0 <memchr>
1a00286c:	9a04      	ldr	r2, [sp, #16]
1a00286e:	b9d8      	cbnz	r0, 1a0028a8 <_vfiprintf_r+0x12c>
1a002870:	06d1      	lsls	r1, r2, #27
1a002872:	bf44      	itt	mi
1a002874:	2320      	movmi	r3, #32
1a002876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1a00287a:	0713      	lsls	r3, r2, #28
1a00287c:	bf44      	itt	mi
1a00287e:	232b      	movmi	r3, #43	; 0x2b
1a002880:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1a002884:	f89a 3000 	ldrb.w	r3, [sl]
1a002888:	2b2a      	cmp	r3, #42	; 0x2a
1a00288a:	d015      	beq.n	1a0028b8 <_vfiprintf_r+0x13c>
1a00288c:	9a07      	ldr	r2, [sp, #28]
1a00288e:	4654      	mov	r4, sl
1a002890:	2000      	movs	r0, #0
1a002892:	f04f 0c0a 	mov.w	ip, #10
1a002896:	4621      	mov	r1, r4
1a002898:	f811 3b01 	ldrb.w	r3, [r1], #1
1a00289c:	3b30      	subs	r3, #48	; 0x30
1a00289e:	2b09      	cmp	r3, #9
1a0028a0:	d94e      	bls.n	1a002940 <_vfiprintf_r+0x1c4>
1a0028a2:	b1b0      	cbz	r0, 1a0028d2 <_vfiprintf_r+0x156>
1a0028a4:	9207      	str	r2, [sp, #28]
1a0028a6:	e014      	b.n	1a0028d2 <_vfiprintf_r+0x156>
1a0028a8:	eba0 0308 	sub.w	r3, r0, r8
1a0028ac:	fa09 f303 	lsl.w	r3, r9, r3
1a0028b0:	4313      	orrs	r3, r2
1a0028b2:	9304      	str	r3, [sp, #16]
1a0028b4:	46a2      	mov	sl, r4
1a0028b6:	e7d2      	b.n	1a00285e <_vfiprintf_r+0xe2>
1a0028b8:	9b03      	ldr	r3, [sp, #12]
1a0028ba:	1d19      	adds	r1, r3, #4
1a0028bc:	681b      	ldr	r3, [r3, #0]
1a0028be:	9103      	str	r1, [sp, #12]
1a0028c0:	2b00      	cmp	r3, #0
1a0028c2:	bfbb      	ittet	lt
1a0028c4:	425b      	neglt	r3, r3
1a0028c6:	f042 0202 	orrlt.w	r2, r2, #2
1a0028ca:	9307      	strge	r3, [sp, #28]
1a0028cc:	9307      	strlt	r3, [sp, #28]
1a0028ce:	bfb8      	it	lt
1a0028d0:	9204      	strlt	r2, [sp, #16]
1a0028d2:	7823      	ldrb	r3, [r4, #0]
1a0028d4:	2b2e      	cmp	r3, #46	; 0x2e
1a0028d6:	d10c      	bne.n	1a0028f2 <_vfiprintf_r+0x176>
1a0028d8:	7863      	ldrb	r3, [r4, #1]
1a0028da:	2b2a      	cmp	r3, #42	; 0x2a
1a0028dc:	d135      	bne.n	1a00294a <_vfiprintf_r+0x1ce>
1a0028de:	9b03      	ldr	r3, [sp, #12]
1a0028e0:	1d1a      	adds	r2, r3, #4
1a0028e2:	681b      	ldr	r3, [r3, #0]
1a0028e4:	9203      	str	r2, [sp, #12]
1a0028e6:	2b00      	cmp	r3, #0
1a0028e8:	bfb8      	it	lt
1a0028ea:	f04f 33ff 	movlt.w	r3, #4294967295
1a0028ee:	3402      	adds	r4, #2
1a0028f0:	9305      	str	r3, [sp, #20]
1a0028f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 1a0029d8 <_vfiprintf_r+0x25c>
1a0028f6:	7821      	ldrb	r1, [r4, #0]
1a0028f8:	2203      	movs	r2, #3
1a0028fa:	4650      	mov	r0, sl
1a0028fc:	f000 fbf8 	bl	1a0030f0 <memchr>
1a002900:	b140      	cbz	r0, 1a002914 <_vfiprintf_r+0x198>
1a002902:	2340      	movs	r3, #64	; 0x40
1a002904:	eba0 000a 	sub.w	r0, r0, sl
1a002908:	fa03 f000 	lsl.w	r0, r3, r0
1a00290c:	9b04      	ldr	r3, [sp, #16]
1a00290e:	4303      	orrs	r3, r0
1a002910:	3401      	adds	r4, #1
1a002912:	9304      	str	r3, [sp, #16]
1a002914:	f814 1b01 	ldrb.w	r1, [r4], #1
1a002918:	482c      	ldr	r0, [pc, #176]	; (1a0029cc <_vfiprintf_r+0x250>)
1a00291a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00291e:	2206      	movs	r2, #6
1a002920:	f000 fbe6 	bl	1a0030f0 <memchr>
1a002924:	2800      	cmp	r0, #0
1a002926:	d03f      	beq.n	1a0029a8 <_vfiprintf_r+0x22c>
1a002928:	4b29      	ldr	r3, [pc, #164]	; (1a0029d0 <_vfiprintf_r+0x254>)
1a00292a:	bb1b      	cbnz	r3, 1a002974 <_vfiprintf_r+0x1f8>
1a00292c:	9b03      	ldr	r3, [sp, #12]
1a00292e:	3307      	adds	r3, #7
1a002930:	f023 0307 	bic.w	r3, r3, #7
1a002934:	3308      	adds	r3, #8
1a002936:	9303      	str	r3, [sp, #12]
1a002938:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00293a:	443b      	add	r3, r7
1a00293c:	9309      	str	r3, [sp, #36]	; 0x24
1a00293e:	e767      	b.n	1a002810 <_vfiprintf_r+0x94>
1a002940:	fb0c 3202 	mla	r2, ip, r2, r3
1a002944:	460c      	mov	r4, r1
1a002946:	2001      	movs	r0, #1
1a002948:	e7a5      	b.n	1a002896 <_vfiprintf_r+0x11a>
1a00294a:	2300      	movs	r3, #0
1a00294c:	3401      	adds	r4, #1
1a00294e:	9305      	str	r3, [sp, #20]
1a002950:	4619      	mov	r1, r3
1a002952:	f04f 0c0a 	mov.w	ip, #10
1a002956:	4620      	mov	r0, r4
1a002958:	f810 2b01 	ldrb.w	r2, [r0], #1
1a00295c:	3a30      	subs	r2, #48	; 0x30
1a00295e:	2a09      	cmp	r2, #9
1a002960:	d903      	bls.n	1a00296a <_vfiprintf_r+0x1ee>
1a002962:	2b00      	cmp	r3, #0
1a002964:	d0c5      	beq.n	1a0028f2 <_vfiprintf_r+0x176>
1a002966:	9105      	str	r1, [sp, #20]
1a002968:	e7c3      	b.n	1a0028f2 <_vfiprintf_r+0x176>
1a00296a:	fb0c 2101 	mla	r1, ip, r1, r2
1a00296e:	4604      	mov	r4, r0
1a002970:	2301      	movs	r3, #1
1a002972:	e7f0      	b.n	1a002956 <_vfiprintf_r+0x1da>
1a002974:	ab03      	add	r3, sp, #12
1a002976:	9300      	str	r3, [sp, #0]
1a002978:	462a      	mov	r2, r5
1a00297a:	4b16      	ldr	r3, [pc, #88]	; (1a0029d4 <_vfiprintf_r+0x258>)
1a00297c:	a904      	add	r1, sp, #16
1a00297e:	4630      	mov	r0, r6
1a002980:	f3af 8000 	nop.w
1a002984:	4607      	mov	r7, r0
1a002986:	1c78      	adds	r0, r7, #1
1a002988:	d1d6      	bne.n	1a002938 <_vfiprintf_r+0x1bc>
1a00298a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a00298c:	07d9      	lsls	r1, r3, #31
1a00298e:	d405      	bmi.n	1a00299c <_vfiprintf_r+0x220>
1a002990:	89ab      	ldrh	r3, [r5, #12]
1a002992:	059a      	lsls	r2, r3, #22
1a002994:	d402      	bmi.n	1a00299c <_vfiprintf_r+0x220>
1a002996:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a002998:	f7ff fe12 	bl	1a0025c0 <__retarget_lock_release_recursive>
1a00299c:	89ab      	ldrh	r3, [r5, #12]
1a00299e:	065b      	lsls	r3, r3, #25
1a0029a0:	f53f af12 	bmi.w	1a0027c8 <_vfiprintf_r+0x4c>
1a0029a4:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0029a6:	e711      	b.n	1a0027cc <_vfiprintf_r+0x50>
1a0029a8:	ab03      	add	r3, sp, #12
1a0029aa:	9300      	str	r3, [sp, #0]
1a0029ac:	462a      	mov	r2, r5
1a0029ae:	4b09      	ldr	r3, [pc, #36]	; (1a0029d4 <_vfiprintf_r+0x258>)
1a0029b0:	a904      	add	r1, sp, #16
1a0029b2:	4630      	mov	r0, r6
1a0029b4:	f000 f880 	bl	1a002ab8 <_printf_i>
1a0029b8:	e7e4      	b.n	1a002984 <_vfiprintf_r+0x208>
1a0029ba:	bf00      	nop
1a0029bc:	1a003524 	.word	0x1a003524
1a0029c0:	1a003544 	.word	0x1a003544
1a0029c4:	1a003504 	.word	0x1a003504
1a0029c8:	1a003568 	.word	0x1a003568
1a0029cc:	1a003572 	.word	0x1a003572
1a0029d0:	00000000 	.word	0x00000000
1a0029d4:	1a002757 	.word	0x1a002757
1a0029d8:	1a00356e 	.word	0x1a00356e

1a0029dc <_printf_common>:
1a0029dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0029e0:	4616      	mov	r6, r2
1a0029e2:	4699      	mov	r9, r3
1a0029e4:	688a      	ldr	r2, [r1, #8]
1a0029e6:	690b      	ldr	r3, [r1, #16]
1a0029e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0029ec:	4293      	cmp	r3, r2
1a0029ee:	bfb8      	it	lt
1a0029f0:	4613      	movlt	r3, r2
1a0029f2:	6033      	str	r3, [r6, #0]
1a0029f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0029f8:	4607      	mov	r7, r0
1a0029fa:	460c      	mov	r4, r1
1a0029fc:	b10a      	cbz	r2, 1a002a02 <_printf_common+0x26>
1a0029fe:	3301      	adds	r3, #1
1a002a00:	6033      	str	r3, [r6, #0]
1a002a02:	6823      	ldr	r3, [r4, #0]
1a002a04:	0699      	lsls	r1, r3, #26
1a002a06:	bf42      	ittt	mi
1a002a08:	6833      	ldrmi	r3, [r6, #0]
1a002a0a:	3302      	addmi	r3, #2
1a002a0c:	6033      	strmi	r3, [r6, #0]
1a002a0e:	6825      	ldr	r5, [r4, #0]
1a002a10:	f015 0506 	ands.w	r5, r5, #6
1a002a14:	d106      	bne.n	1a002a24 <_printf_common+0x48>
1a002a16:	f104 0a19 	add.w	sl, r4, #25
1a002a1a:	68e3      	ldr	r3, [r4, #12]
1a002a1c:	6832      	ldr	r2, [r6, #0]
1a002a1e:	1a9b      	subs	r3, r3, r2
1a002a20:	42ab      	cmp	r3, r5
1a002a22:	dc26      	bgt.n	1a002a72 <_printf_common+0x96>
1a002a24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
1a002a28:	1e13      	subs	r3, r2, #0
1a002a2a:	6822      	ldr	r2, [r4, #0]
1a002a2c:	bf18      	it	ne
1a002a2e:	2301      	movne	r3, #1
1a002a30:	0692      	lsls	r2, r2, #26
1a002a32:	d42b      	bmi.n	1a002a8c <_printf_common+0xb0>
1a002a34:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a002a38:	4649      	mov	r1, r9
1a002a3a:	4638      	mov	r0, r7
1a002a3c:	47c0      	blx	r8
1a002a3e:	3001      	adds	r0, #1
1a002a40:	d01e      	beq.n	1a002a80 <_printf_common+0xa4>
1a002a42:	6823      	ldr	r3, [r4, #0]
1a002a44:	68e5      	ldr	r5, [r4, #12]
1a002a46:	6832      	ldr	r2, [r6, #0]
1a002a48:	f003 0306 	and.w	r3, r3, #6
1a002a4c:	2b04      	cmp	r3, #4
1a002a4e:	bf08      	it	eq
1a002a50:	1aad      	subeq	r5, r5, r2
1a002a52:	68a3      	ldr	r3, [r4, #8]
1a002a54:	6922      	ldr	r2, [r4, #16]
1a002a56:	bf0c      	ite	eq
1a002a58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a002a5c:	2500      	movne	r5, #0
1a002a5e:	4293      	cmp	r3, r2
1a002a60:	bfc4      	itt	gt
1a002a62:	1a9b      	subgt	r3, r3, r2
1a002a64:	18ed      	addgt	r5, r5, r3
1a002a66:	2600      	movs	r6, #0
1a002a68:	341a      	adds	r4, #26
1a002a6a:	42b5      	cmp	r5, r6
1a002a6c:	d11a      	bne.n	1a002aa4 <_printf_common+0xc8>
1a002a6e:	2000      	movs	r0, #0
1a002a70:	e008      	b.n	1a002a84 <_printf_common+0xa8>
1a002a72:	2301      	movs	r3, #1
1a002a74:	4652      	mov	r2, sl
1a002a76:	4649      	mov	r1, r9
1a002a78:	4638      	mov	r0, r7
1a002a7a:	47c0      	blx	r8
1a002a7c:	3001      	adds	r0, #1
1a002a7e:	d103      	bne.n	1a002a88 <_printf_common+0xac>
1a002a80:	f04f 30ff 	mov.w	r0, #4294967295
1a002a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002a88:	3501      	adds	r5, #1
1a002a8a:	e7c6      	b.n	1a002a1a <_printf_common+0x3e>
1a002a8c:	18e1      	adds	r1, r4, r3
1a002a8e:	1c5a      	adds	r2, r3, #1
1a002a90:	2030      	movs	r0, #48	; 0x30
1a002a92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a002a96:	4422      	add	r2, r4
1a002a98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a002a9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a002aa0:	3302      	adds	r3, #2
1a002aa2:	e7c7      	b.n	1a002a34 <_printf_common+0x58>
1a002aa4:	2301      	movs	r3, #1
1a002aa6:	4622      	mov	r2, r4
1a002aa8:	4649      	mov	r1, r9
1a002aaa:	4638      	mov	r0, r7
1a002aac:	47c0      	blx	r8
1a002aae:	3001      	adds	r0, #1
1a002ab0:	d0e6      	beq.n	1a002a80 <_printf_common+0xa4>
1a002ab2:	3601      	adds	r6, #1
1a002ab4:	e7d9      	b.n	1a002a6a <_printf_common+0x8e>
1a002ab6:	Address 0x1a002ab6 is out of bounds.


1a002ab8 <_printf_i>:
1a002ab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
1a002abc:	460c      	mov	r4, r1
1a002abe:	4691      	mov	r9, r2
1a002ac0:	7e27      	ldrb	r7, [r4, #24]
1a002ac2:	990c      	ldr	r1, [sp, #48]	; 0x30
1a002ac4:	2f78      	cmp	r7, #120	; 0x78
1a002ac6:	4680      	mov	r8, r0
1a002ac8:	469a      	mov	sl, r3
1a002aca:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a002ace:	d807      	bhi.n	1a002ae0 <_printf_i+0x28>
1a002ad0:	2f62      	cmp	r7, #98	; 0x62
1a002ad2:	d80a      	bhi.n	1a002aea <_printf_i+0x32>
1a002ad4:	2f00      	cmp	r7, #0
1a002ad6:	f000 80d8 	beq.w	1a002c8a <_printf_i+0x1d2>
1a002ada:	2f58      	cmp	r7, #88	; 0x58
1a002adc:	f000 80a3 	beq.w	1a002c26 <_printf_i+0x16e>
1a002ae0:	f104 0642 	add.w	r6, r4, #66	; 0x42
1a002ae4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
1a002ae8:	e03a      	b.n	1a002b60 <_printf_i+0xa8>
1a002aea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
1a002aee:	2b15      	cmp	r3, #21
1a002af0:	d8f6      	bhi.n	1a002ae0 <_printf_i+0x28>
1a002af2:	a001      	add	r0, pc, #4	; (adr r0, 1a002af8 <_printf_i+0x40>)
1a002af4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
1a002af8:	1a002b51 	.word	0x1a002b51
1a002afc:	1a002b65 	.word	0x1a002b65
1a002b00:	1a002ae1 	.word	0x1a002ae1
1a002b04:	1a002ae1 	.word	0x1a002ae1
1a002b08:	1a002ae1 	.word	0x1a002ae1
1a002b0c:	1a002ae1 	.word	0x1a002ae1
1a002b10:	1a002b65 	.word	0x1a002b65
1a002b14:	1a002ae1 	.word	0x1a002ae1
1a002b18:	1a002ae1 	.word	0x1a002ae1
1a002b1c:	1a002ae1 	.word	0x1a002ae1
1a002b20:	1a002ae1 	.word	0x1a002ae1
1a002b24:	1a002c71 	.word	0x1a002c71
1a002b28:	1a002b95 	.word	0x1a002b95
1a002b2c:	1a002c53 	.word	0x1a002c53
1a002b30:	1a002ae1 	.word	0x1a002ae1
1a002b34:	1a002ae1 	.word	0x1a002ae1
1a002b38:	1a002c93 	.word	0x1a002c93
1a002b3c:	1a002ae1 	.word	0x1a002ae1
1a002b40:	1a002b95 	.word	0x1a002b95
1a002b44:	1a002ae1 	.word	0x1a002ae1
1a002b48:	1a002ae1 	.word	0x1a002ae1
1a002b4c:	1a002c5b 	.word	0x1a002c5b
1a002b50:	680b      	ldr	r3, [r1, #0]
1a002b52:	1d1a      	adds	r2, r3, #4
1a002b54:	681b      	ldr	r3, [r3, #0]
1a002b56:	600a      	str	r2, [r1, #0]
1a002b58:	f104 0642 	add.w	r6, r4, #66	; 0x42
1a002b5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002b60:	2301      	movs	r3, #1
1a002b62:	e0a3      	b.n	1a002cac <_printf_i+0x1f4>
1a002b64:	6825      	ldr	r5, [r4, #0]
1a002b66:	6808      	ldr	r0, [r1, #0]
1a002b68:	062e      	lsls	r6, r5, #24
1a002b6a:	f100 0304 	add.w	r3, r0, #4
1a002b6e:	d50a      	bpl.n	1a002b86 <_printf_i+0xce>
1a002b70:	6805      	ldr	r5, [r0, #0]
1a002b72:	600b      	str	r3, [r1, #0]
1a002b74:	2d00      	cmp	r5, #0
1a002b76:	da03      	bge.n	1a002b80 <_printf_i+0xc8>
1a002b78:	232d      	movs	r3, #45	; 0x2d
1a002b7a:	426d      	negs	r5, r5
1a002b7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002b80:	485e      	ldr	r0, [pc, #376]	; (1a002cfc <_printf_i+0x244>)
1a002b82:	230a      	movs	r3, #10
1a002b84:	e019      	b.n	1a002bba <_printf_i+0x102>
1a002b86:	f015 0f40 	tst.w	r5, #64	; 0x40
1a002b8a:	6805      	ldr	r5, [r0, #0]
1a002b8c:	600b      	str	r3, [r1, #0]
1a002b8e:	bf18      	it	ne
1a002b90:	b22d      	sxthne	r5, r5
1a002b92:	e7ef      	b.n	1a002b74 <_printf_i+0xbc>
1a002b94:	680b      	ldr	r3, [r1, #0]
1a002b96:	6825      	ldr	r5, [r4, #0]
1a002b98:	1d18      	adds	r0, r3, #4
1a002b9a:	6008      	str	r0, [r1, #0]
1a002b9c:	0628      	lsls	r0, r5, #24
1a002b9e:	d501      	bpl.n	1a002ba4 <_printf_i+0xec>
1a002ba0:	681d      	ldr	r5, [r3, #0]
1a002ba2:	e002      	b.n	1a002baa <_printf_i+0xf2>
1a002ba4:	0669      	lsls	r1, r5, #25
1a002ba6:	d5fb      	bpl.n	1a002ba0 <_printf_i+0xe8>
1a002ba8:	881d      	ldrh	r5, [r3, #0]
1a002baa:	4854      	ldr	r0, [pc, #336]	; (1a002cfc <_printf_i+0x244>)
1a002bac:	2f6f      	cmp	r7, #111	; 0x6f
1a002bae:	bf0c      	ite	eq
1a002bb0:	2308      	moveq	r3, #8
1a002bb2:	230a      	movne	r3, #10
1a002bb4:	2100      	movs	r1, #0
1a002bb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a002bba:	6866      	ldr	r6, [r4, #4]
1a002bbc:	60a6      	str	r6, [r4, #8]
1a002bbe:	2e00      	cmp	r6, #0
1a002bc0:	bfa2      	ittt	ge
1a002bc2:	6821      	ldrge	r1, [r4, #0]
1a002bc4:	f021 0104 	bicge.w	r1, r1, #4
1a002bc8:	6021      	strge	r1, [r4, #0]
1a002bca:	b90d      	cbnz	r5, 1a002bd0 <_printf_i+0x118>
1a002bcc:	2e00      	cmp	r6, #0
1a002bce:	d04d      	beq.n	1a002c6c <_printf_i+0x1b4>
1a002bd0:	4616      	mov	r6, r2
1a002bd2:	fbb5 f1f3 	udiv	r1, r5, r3
1a002bd6:	fb03 5711 	mls	r7, r3, r1, r5
1a002bda:	5dc7      	ldrb	r7, [r0, r7]
1a002bdc:	f806 7d01 	strb.w	r7, [r6, #-1]!
1a002be0:	462f      	mov	r7, r5
1a002be2:	42bb      	cmp	r3, r7
1a002be4:	460d      	mov	r5, r1
1a002be6:	d9f4      	bls.n	1a002bd2 <_printf_i+0x11a>
1a002be8:	2b08      	cmp	r3, #8
1a002bea:	d10b      	bne.n	1a002c04 <_printf_i+0x14c>
1a002bec:	6823      	ldr	r3, [r4, #0]
1a002bee:	07df      	lsls	r7, r3, #31
1a002bf0:	d508      	bpl.n	1a002c04 <_printf_i+0x14c>
1a002bf2:	6923      	ldr	r3, [r4, #16]
1a002bf4:	6861      	ldr	r1, [r4, #4]
1a002bf6:	4299      	cmp	r1, r3
1a002bf8:	bfde      	ittt	le
1a002bfa:	2330      	movle	r3, #48	; 0x30
1a002bfc:	f806 3c01 	strble.w	r3, [r6, #-1]
1a002c00:	f106 36ff 	addle.w	r6, r6, #4294967295
1a002c04:	1b92      	subs	r2, r2, r6
1a002c06:	6122      	str	r2, [r4, #16]
1a002c08:	f8cd a000 	str.w	sl, [sp]
1a002c0c:	464b      	mov	r3, r9
1a002c0e:	aa03      	add	r2, sp, #12
1a002c10:	4621      	mov	r1, r4
1a002c12:	4640      	mov	r0, r8
1a002c14:	f7ff fee2 	bl	1a0029dc <_printf_common>
1a002c18:	3001      	adds	r0, #1
1a002c1a:	d14c      	bne.n	1a002cb6 <_printf_i+0x1fe>
1a002c1c:	f04f 30ff 	mov.w	r0, #4294967295
1a002c20:	b004      	add	sp, #16
1a002c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002c26:	4835      	ldr	r0, [pc, #212]	; (1a002cfc <_printf_i+0x244>)
1a002c28:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
1a002c2c:	6823      	ldr	r3, [r4, #0]
1a002c2e:	680e      	ldr	r6, [r1, #0]
1a002c30:	061f      	lsls	r7, r3, #24
1a002c32:	f856 5b04 	ldr.w	r5, [r6], #4
1a002c36:	600e      	str	r6, [r1, #0]
1a002c38:	d514      	bpl.n	1a002c64 <_printf_i+0x1ac>
1a002c3a:	07d9      	lsls	r1, r3, #31
1a002c3c:	bf44      	itt	mi
1a002c3e:	f043 0320 	orrmi.w	r3, r3, #32
1a002c42:	6023      	strmi	r3, [r4, #0]
1a002c44:	b91d      	cbnz	r5, 1a002c4e <_printf_i+0x196>
1a002c46:	6823      	ldr	r3, [r4, #0]
1a002c48:	f023 0320 	bic.w	r3, r3, #32
1a002c4c:	6023      	str	r3, [r4, #0]
1a002c4e:	2310      	movs	r3, #16
1a002c50:	e7b0      	b.n	1a002bb4 <_printf_i+0xfc>
1a002c52:	6823      	ldr	r3, [r4, #0]
1a002c54:	f043 0320 	orr.w	r3, r3, #32
1a002c58:	6023      	str	r3, [r4, #0]
1a002c5a:	2378      	movs	r3, #120	; 0x78
1a002c5c:	4828      	ldr	r0, [pc, #160]	; (1a002d00 <_printf_i+0x248>)
1a002c5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a002c62:	e7e3      	b.n	1a002c2c <_printf_i+0x174>
1a002c64:	065e      	lsls	r6, r3, #25
1a002c66:	bf48      	it	mi
1a002c68:	b2ad      	uxthmi	r5, r5
1a002c6a:	e7e6      	b.n	1a002c3a <_printf_i+0x182>
1a002c6c:	4616      	mov	r6, r2
1a002c6e:	e7bb      	b.n	1a002be8 <_printf_i+0x130>
1a002c70:	680b      	ldr	r3, [r1, #0]
1a002c72:	6826      	ldr	r6, [r4, #0]
1a002c74:	6960      	ldr	r0, [r4, #20]
1a002c76:	1d1d      	adds	r5, r3, #4
1a002c78:	600d      	str	r5, [r1, #0]
1a002c7a:	0635      	lsls	r5, r6, #24
1a002c7c:	681b      	ldr	r3, [r3, #0]
1a002c7e:	d501      	bpl.n	1a002c84 <_printf_i+0x1cc>
1a002c80:	6018      	str	r0, [r3, #0]
1a002c82:	e002      	b.n	1a002c8a <_printf_i+0x1d2>
1a002c84:	0671      	lsls	r1, r6, #25
1a002c86:	d5fb      	bpl.n	1a002c80 <_printf_i+0x1c8>
1a002c88:	8018      	strh	r0, [r3, #0]
1a002c8a:	2300      	movs	r3, #0
1a002c8c:	6123      	str	r3, [r4, #16]
1a002c8e:	4616      	mov	r6, r2
1a002c90:	e7ba      	b.n	1a002c08 <_printf_i+0x150>
1a002c92:	680b      	ldr	r3, [r1, #0]
1a002c94:	1d1a      	adds	r2, r3, #4
1a002c96:	600a      	str	r2, [r1, #0]
1a002c98:	681e      	ldr	r6, [r3, #0]
1a002c9a:	6862      	ldr	r2, [r4, #4]
1a002c9c:	2100      	movs	r1, #0
1a002c9e:	4630      	mov	r0, r6
1a002ca0:	f000 fa26 	bl	1a0030f0 <memchr>
1a002ca4:	b108      	cbz	r0, 1a002caa <_printf_i+0x1f2>
1a002ca6:	1b80      	subs	r0, r0, r6
1a002ca8:	6060      	str	r0, [r4, #4]
1a002caa:	6863      	ldr	r3, [r4, #4]
1a002cac:	6123      	str	r3, [r4, #16]
1a002cae:	2300      	movs	r3, #0
1a002cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002cb4:	e7a8      	b.n	1a002c08 <_printf_i+0x150>
1a002cb6:	6923      	ldr	r3, [r4, #16]
1a002cb8:	4632      	mov	r2, r6
1a002cba:	4649      	mov	r1, r9
1a002cbc:	4640      	mov	r0, r8
1a002cbe:	47d0      	blx	sl
1a002cc0:	3001      	adds	r0, #1
1a002cc2:	d0ab      	beq.n	1a002c1c <_printf_i+0x164>
1a002cc4:	6823      	ldr	r3, [r4, #0]
1a002cc6:	079b      	lsls	r3, r3, #30
1a002cc8:	d413      	bmi.n	1a002cf2 <_printf_i+0x23a>
1a002cca:	68e0      	ldr	r0, [r4, #12]
1a002ccc:	9b03      	ldr	r3, [sp, #12]
1a002cce:	4298      	cmp	r0, r3
1a002cd0:	bfb8      	it	lt
1a002cd2:	4618      	movlt	r0, r3
1a002cd4:	e7a4      	b.n	1a002c20 <_printf_i+0x168>
1a002cd6:	2301      	movs	r3, #1
1a002cd8:	4632      	mov	r2, r6
1a002cda:	4649      	mov	r1, r9
1a002cdc:	4640      	mov	r0, r8
1a002cde:	47d0      	blx	sl
1a002ce0:	3001      	adds	r0, #1
1a002ce2:	d09b      	beq.n	1a002c1c <_printf_i+0x164>
1a002ce4:	3501      	adds	r5, #1
1a002ce6:	68e3      	ldr	r3, [r4, #12]
1a002ce8:	9903      	ldr	r1, [sp, #12]
1a002cea:	1a5b      	subs	r3, r3, r1
1a002cec:	42ab      	cmp	r3, r5
1a002cee:	dcf2      	bgt.n	1a002cd6 <_printf_i+0x21e>
1a002cf0:	e7eb      	b.n	1a002cca <_printf_i+0x212>
1a002cf2:	2500      	movs	r5, #0
1a002cf4:	f104 0619 	add.w	r6, r4, #25
1a002cf8:	e7f5      	b.n	1a002ce6 <_printf_i+0x22e>
1a002cfa:	bf00      	nop
1a002cfc:	1a003579 	.word	0x1a003579
1a002d00:	1a00358a 	.word	0x1a00358a

1a002d04 <iprintf>:
1a002d04:	b40f      	push	{r0, r1, r2, r3}
1a002d06:	4b0a      	ldr	r3, [pc, #40]	; (1a002d30 <iprintf+0x2c>)
1a002d08:	b513      	push	{r0, r1, r4, lr}
1a002d0a:	681c      	ldr	r4, [r3, #0]
1a002d0c:	b124      	cbz	r4, 1a002d18 <iprintf+0x14>
1a002d0e:	69a3      	ldr	r3, [r4, #24]
1a002d10:	b913      	cbnz	r3, 1a002d18 <iprintf+0x14>
1a002d12:	4620      	mov	r0, r4
1a002d14:	f7ff fb90 	bl	1a002438 <__sinit>
1a002d18:	ab05      	add	r3, sp, #20
1a002d1a:	9a04      	ldr	r2, [sp, #16]
1a002d1c:	68a1      	ldr	r1, [r4, #8]
1a002d1e:	9301      	str	r3, [sp, #4]
1a002d20:	4620      	mov	r0, r4
1a002d22:	f7ff fd2b 	bl	1a00277c <_vfiprintf_r>
1a002d26:	b002      	add	sp, #8
1a002d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a002d2c:	b004      	add	sp, #16
1a002d2e:	4770      	bx	lr
1a002d30:	10000088 	.word	0x10000088

1a002d34 <_puts_r>:
1a002d34:	b570      	push	{r4, r5, r6, lr}
1a002d36:	460e      	mov	r6, r1
1a002d38:	4605      	mov	r5, r0
1a002d3a:	b118      	cbz	r0, 1a002d44 <_puts_r+0x10>
1a002d3c:	6983      	ldr	r3, [r0, #24]
1a002d3e:	b90b      	cbnz	r3, 1a002d44 <_puts_r+0x10>
1a002d40:	f7ff fb7a 	bl	1a002438 <__sinit>
1a002d44:	69ab      	ldr	r3, [r5, #24]
1a002d46:	68ac      	ldr	r4, [r5, #8]
1a002d48:	b913      	cbnz	r3, 1a002d50 <_puts_r+0x1c>
1a002d4a:	4628      	mov	r0, r5
1a002d4c:	f7ff fb74 	bl	1a002438 <__sinit>
1a002d50:	4b2c      	ldr	r3, [pc, #176]	; (1a002e04 <_puts_r+0xd0>)
1a002d52:	429c      	cmp	r4, r3
1a002d54:	d120      	bne.n	1a002d98 <_puts_r+0x64>
1a002d56:	686c      	ldr	r4, [r5, #4]
1a002d58:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002d5a:	07db      	lsls	r3, r3, #31
1a002d5c:	d405      	bmi.n	1a002d6a <_puts_r+0x36>
1a002d5e:	89a3      	ldrh	r3, [r4, #12]
1a002d60:	0598      	lsls	r0, r3, #22
1a002d62:	d402      	bmi.n	1a002d6a <_puts_r+0x36>
1a002d64:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002d66:	f7ff fc2a 	bl	1a0025be <__retarget_lock_acquire_recursive>
1a002d6a:	89a3      	ldrh	r3, [r4, #12]
1a002d6c:	0719      	lsls	r1, r3, #28
1a002d6e:	d51d      	bpl.n	1a002dac <_puts_r+0x78>
1a002d70:	6923      	ldr	r3, [r4, #16]
1a002d72:	b1db      	cbz	r3, 1a002dac <_puts_r+0x78>
1a002d74:	3e01      	subs	r6, #1
1a002d76:	68a3      	ldr	r3, [r4, #8]
1a002d78:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a002d7c:	3b01      	subs	r3, #1
1a002d7e:	60a3      	str	r3, [r4, #8]
1a002d80:	bb39      	cbnz	r1, 1a002dd2 <_puts_r+0x9e>
1a002d82:	2b00      	cmp	r3, #0
1a002d84:	da38      	bge.n	1a002df8 <_puts_r+0xc4>
1a002d86:	4622      	mov	r2, r4
1a002d88:	210a      	movs	r1, #10
1a002d8a:	4628      	mov	r0, r5
1a002d8c:	f000 f88c 	bl	1a002ea8 <__swbuf_r>
1a002d90:	3001      	adds	r0, #1
1a002d92:	d011      	beq.n	1a002db8 <_puts_r+0x84>
1a002d94:	250a      	movs	r5, #10
1a002d96:	e011      	b.n	1a002dbc <_puts_r+0x88>
1a002d98:	4b1b      	ldr	r3, [pc, #108]	; (1a002e08 <_puts_r+0xd4>)
1a002d9a:	429c      	cmp	r4, r3
1a002d9c:	d101      	bne.n	1a002da2 <_puts_r+0x6e>
1a002d9e:	68ac      	ldr	r4, [r5, #8]
1a002da0:	e7da      	b.n	1a002d58 <_puts_r+0x24>
1a002da2:	4b1a      	ldr	r3, [pc, #104]	; (1a002e0c <_puts_r+0xd8>)
1a002da4:	429c      	cmp	r4, r3
1a002da6:	bf08      	it	eq
1a002da8:	68ec      	ldreq	r4, [r5, #12]
1a002daa:	e7d5      	b.n	1a002d58 <_puts_r+0x24>
1a002dac:	4621      	mov	r1, r4
1a002dae:	4628      	mov	r0, r5
1a002db0:	f000 f8cc 	bl	1a002f4c <__swsetup_r>
1a002db4:	2800      	cmp	r0, #0
1a002db6:	d0dd      	beq.n	1a002d74 <_puts_r+0x40>
1a002db8:	f04f 35ff 	mov.w	r5, #4294967295
1a002dbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002dbe:	07da      	lsls	r2, r3, #31
1a002dc0:	d405      	bmi.n	1a002dce <_puts_r+0x9a>
1a002dc2:	89a3      	ldrh	r3, [r4, #12]
1a002dc4:	059b      	lsls	r3, r3, #22
1a002dc6:	d402      	bmi.n	1a002dce <_puts_r+0x9a>
1a002dc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002dca:	f7ff fbf9 	bl	1a0025c0 <__retarget_lock_release_recursive>
1a002dce:	4628      	mov	r0, r5
1a002dd0:	bd70      	pop	{r4, r5, r6, pc}
1a002dd2:	2b00      	cmp	r3, #0
1a002dd4:	da04      	bge.n	1a002de0 <_puts_r+0xac>
1a002dd6:	69a2      	ldr	r2, [r4, #24]
1a002dd8:	429a      	cmp	r2, r3
1a002dda:	dc06      	bgt.n	1a002dea <_puts_r+0xb6>
1a002ddc:	290a      	cmp	r1, #10
1a002dde:	d004      	beq.n	1a002dea <_puts_r+0xb6>
1a002de0:	6823      	ldr	r3, [r4, #0]
1a002de2:	1c5a      	adds	r2, r3, #1
1a002de4:	6022      	str	r2, [r4, #0]
1a002de6:	7019      	strb	r1, [r3, #0]
1a002de8:	e7c5      	b.n	1a002d76 <_puts_r+0x42>
1a002dea:	4622      	mov	r2, r4
1a002dec:	4628      	mov	r0, r5
1a002dee:	f000 f85b 	bl	1a002ea8 <__swbuf_r>
1a002df2:	3001      	adds	r0, #1
1a002df4:	d1bf      	bne.n	1a002d76 <_puts_r+0x42>
1a002df6:	e7df      	b.n	1a002db8 <_puts_r+0x84>
1a002df8:	6823      	ldr	r3, [r4, #0]
1a002dfa:	250a      	movs	r5, #10
1a002dfc:	1c5a      	adds	r2, r3, #1
1a002dfe:	6022      	str	r2, [r4, #0]
1a002e00:	701d      	strb	r5, [r3, #0]
1a002e02:	e7db      	b.n	1a002dbc <_puts_r+0x88>
1a002e04:	1a003524 	.word	0x1a003524
1a002e08:	1a003544 	.word	0x1a003544
1a002e0c:	1a003504 	.word	0x1a003504

1a002e10 <puts>:
1a002e10:	4b02      	ldr	r3, [pc, #8]	; (1a002e1c <puts+0xc>)
1a002e12:	4601      	mov	r1, r0
1a002e14:	6818      	ldr	r0, [r3, #0]
1a002e16:	f7ff bf8d 	b.w	1a002d34 <_puts_r>
1a002e1a:	bf00      	nop
1a002e1c:	10000088 	.word	0x10000088

1a002e20 <__sread>:
1a002e20:	b510      	push	{r4, lr}
1a002e22:	460c      	mov	r4, r1
1a002e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002e28:	f7fd fbaa 	bl	1a000580 <_read_r>
1a002e2c:	2800      	cmp	r0, #0
1a002e2e:	bfab      	itete	ge
1a002e30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002e32:	89a3      	ldrhlt	r3, [r4, #12]
1a002e34:	181b      	addge	r3, r3, r0
1a002e36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002e3a:	bfac      	ite	ge
1a002e3c:	6563      	strge	r3, [r4, #84]	; 0x54
1a002e3e:	81a3      	strhlt	r3, [r4, #12]
1a002e40:	bd10      	pop	{r4, pc}

1a002e42 <__swrite>:
1a002e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002e46:	461f      	mov	r7, r3
1a002e48:	898b      	ldrh	r3, [r1, #12]
1a002e4a:	05db      	lsls	r3, r3, #23
1a002e4c:	4605      	mov	r5, r0
1a002e4e:	460c      	mov	r4, r1
1a002e50:	4616      	mov	r6, r2
1a002e52:	d505      	bpl.n	1a002e60 <__swrite+0x1e>
1a002e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002e58:	2302      	movs	r3, #2
1a002e5a:	2200      	movs	r2, #0
1a002e5c:	f7fd fb8b 	bl	1a000576 <_lseek_r>
1a002e60:	89a3      	ldrh	r3, [r4, #12]
1a002e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002e66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002e6a:	81a3      	strh	r3, [r4, #12]
1a002e6c:	4632      	mov	r2, r6
1a002e6e:	463b      	mov	r3, r7
1a002e70:	4628      	mov	r0, r5
1a002e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002e76:	f7fd bbaa 	b.w	1a0005ce <_write_r>

1a002e7a <__sseek>:
1a002e7a:	b510      	push	{r4, lr}
1a002e7c:	460c      	mov	r4, r1
1a002e7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002e82:	f7fd fb78 	bl	1a000576 <_lseek_r>
1a002e86:	1c43      	adds	r3, r0, #1
1a002e88:	89a3      	ldrh	r3, [r4, #12]
1a002e8a:	bf15      	itete	ne
1a002e8c:	6560      	strne	r0, [r4, #84]	; 0x54
1a002e8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002e92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002e96:	81a3      	strheq	r3, [r4, #12]
1a002e98:	bf18      	it	ne
1a002e9a:	81a3      	strhne	r3, [r4, #12]
1a002e9c:	bd10      	pop	{r4, pc}

1a002e9e <__sclose>:
1a002e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002ea2:	f7fd bb55 	b.w	1a000550 <_close_r>
1a002ea6:	Address 0x1a002ea6 is out of bounds.


1a002ea8 <__swbuf_r>:
1a002ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002eaa:	460e      	mov	r6, r1
1a002eac:	4614      	mov	r4, r2
1a002eae:	4605      	mov	r5, r0
1a002eb0:	b118      	cbz	r0, 1a002eba <__swbuf_r+0x12>
1a002eb2:	6983      	ldr	r3, [r0, #24]
1a002eb4:	b90b      	cbnz	r3, 1a002eba <__swbuf_r+0x12>
1a002eb6:	f7ff fabf 	bl	1a002438 <__sinit>
1a002eba:	4b21      	ldr	r3, [pc, #132]	; (1a002f40 <__swbuf_r+0x98>)
1a002ebc:	429c      	cmp	r4, r3
1a002ebe:	d12b      	bne.n	1a002f18 <__swbuf_r+0x70>
1a002ec0:	686c      	ldr	r4, [r5, #4]
1a002ec2:	69a3      	ldr	r3, [r4, #24]
1a002ec4:	60a3      	str	r3, [r4, #8]
1a002ec6:	89a3      	ldrh	r3, [r4, #12]
1a002ec8:	071a      	lsls	r2, r3, #28
1a002eca:	d52f      	bpl.n	1a002f2c <__swbuf_r+0x84>
1a002ecc:	6923      	ldr	r3, [r4, #16]
1a002ece:	b36b      	cbz	r3, 1a002f2c <__swbuf_r+0x84>
1a002ed0:	6923      	ldr	r3, [r4, #16]
1a002ed2:	6820      	ldr	r0, [r4, #0]
1a002ed4:	1ac0      	subs	r0, r0, r3
1a002ed6:	6963      	ldr	r3, [r4, #20]
1a002ed8:	b2f6      	uxtb	r6, r6
1a002eda:	4283      	cmp	r3, r0
1a002edc:	4637      	mov	r7, r6
1a002ede:	dc04      	bgt.n	1a002eea <__swbuf_r+0x42>
1a002ee0:	4621      	mov	r1, r4
1a002ee2:	4628      	mov	r0, r5
1a002ee4:	f7ff fa14 	bl	1a002310 <_fflush_r>
1a002ee8:	bb30      	cbnz	r0, 1a002f38 <__swbuf_r+0x90>
1a002eea:	68a3      	ldr	r3, [r4, #8]
1a002eec:	3b01      	subs	r3, #1
1a002eee:	60a3      	str	r3, [r4, #8]
1a002ef0:	6823      	ldr	r3, [r4, #0]
1a002ef2:	1c5a      	adds	r2, r3, #1
1a002ef4:	6022      	str	r2, [r4, #0]
1a002ef6:	701e      	strb	r6, [r3, #0]
1a002ef8:	6963      	ldr	r3, [r4, #20]
1a002efa:	3001      	adds	r0, #1
1a002efc:	4283      	cmp	r3, r0
1a002efe:	d004      	beq.n	1a002f0a <__swbuf_r+0x62>
1a002f00:	89a3      	ldrh	r3, [r4, #12]
1a002f02:	07db      	lsls	r3, r3, #31
1a002f04:	d506      	bpl.n	1a002f14 <__swbuf_r+0x6c>
1a002f06:	2e0a      	cmp	r6, #10
1a002f08:	d104      	bne.n	1a002f14 <__swbuf_r+0x6c>
1a002f0a:	4621      	mov	r1, r4
1a002f0c:	4628      	mov	r0, r5
1a002f0e:	f7ff f9ff 	bl	1a002310 <_fflush_r>
1a002f12:	b988      	cbnz	r0, 1a002f38 <__swbuf_r+0x90>
1a002f14:	4638      	mov	r0, r7
1a002f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002f18:	4b0a      	ldr	r3, [pc, #40]	; (1a002f44 <__swbuf_r+0x9c>)
1a002f1a:	429c      	cmp	r4, r3
1a002f1c:	d101      	bne.n	1a002f22 <__swbuf_r+0x7a>
1a002f1e:	68ac      	ldr	r4, [r5, #8]
1a002f20:	e7cf      	b.n	1a002ec2 <__swbuf_r+0x1a>
1a002f22:	4b09      	ldr	r3, [pc, #36]	; (1a002f48 <__swbuf_r+0xa0>)
1a002f24:	429c      	cmp	r4, r3
1a002f26:	bf08      	it	eq
1a002f28:	68ec      	ldreq	r4, [r5, #12]
1a002f2a:	e7ca      	b.n	1a002ec2 <__swbuf_r+0x1a>
1a002f2c:	4621      	mov	r1, r4
1a002f2e:	4628      	mov	r0, r5
1a002f30:	f000 f80c 	bl	1a002f4c <__swsetup_r>
1a002f34:	2800      	cmp	r0, #0
1a002f36:	d0cb      	beq.n	1a002ed0 <__swbuf_r+0x28>
1a002f38:	f04f 37ff 	mov.w	r7, #4294967295
1a002f3c:	e7ea      	b.n	1a002f14 <__swbuf_r+0x6c>
1a002f3e:	bf00      	nop
1a002f40:	1a003524 	.word	0x1a003524
1a002f44:	1a003544 	.word	0x1a003544
1a002f48:	1a003504 	.word	0x1a003504

1a002f4c <__swsetup_r>:
1a002f4c:	4b32      	ldr	r3, [pc, #200]	; (1a003018 <__swsetup_r+0xcc>)
1a002f4e:	b570      	push	{r4, r5, r6, lr}
1a002f50:	681d      	ldr	r5, [r3, #0]
1a002f52:	4606      	mov	r6, r0
1a002f54:	460c      	mov	r4, r1
1a002f56:	b125      	cbz	r5, 1a002f62 <__swsetup_r+0x16>
1a002f58:	69ab      	ldr	r3, [r5, #24]
1a002f5a:	b913      	cbnz	r3, 1a002f62 <__swsetup_r+0x16>
1a002f5c:	4628      	mov	r0, r5
1a002f5e:	f7ff fa6b 	bl	1a002438 <__sinit>
1a002f62:	4b2e      	ldr	r3, [pc, #184]	; (1a00301c <__swsetup_r+0xd0>)
1a002f64:	429c      	cmp	r4, r3
1a002f66:	d10f      	bne.n	1a002f88 <__swsetup_r+0x3c>
1a002f68:	686c      	ldr	r4, [r5, #4]
1a002f6a:	89a3      	ldrh	r3, [r4, #12]
1a002f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a002f70:	0719      	lsls	r1, r3, #28
1a002f72:	d42c      	bmi.n	1a002fce <__swsetup_r+0x82>
1a002f74:	06dd      	lsls	r5, r3, #27
1a002f76:	d411      	bmi.n	1a002f9c <__swsetup_r+0x50>
1a002f78:	2309      	movs	r3, #9
1a002f7a:	6033      	str	r3, [r6, #0]
1a002f7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
1a002f80:	81a3      	strh	r3, [r4, #12]
1a002f82:	f04f 30ff 	mov.w	r0, #4294967295
1a002f86:	e03e      	b.n	1a003006 <__swsetup_r+0xba>
1a002f88:	4b25      	ldr	r3, [pc, #148]	; (1a003020 <__swsetup_r+0xd4>)
1a002f8a:	429c      	cmp	r4, r3
1a002f8c:	d101      	bne.n	1a002f92 <__swsetup_r+0x46>
1a002f8e:	68ac      	ldr	r4, [r5, #8]
1a002f90:	e7eb      	b.n	1a002f6a <__swsetup_r+0x1e>
1a002f92:	4b24      	ldr	r3, [pc, #144]	; (1a003024 <__swsetup_r+0xd8>)
1a002f94:	429c      	cmp	r4, r3
1a002f96:	bf08      	it	eq
1a002f98:	68ec      	ldreq	r4, [r5, #12]
1a002f9a:	e7e6      	b.n	1a002f6a <__swsetup_r+0x1e>
1a002f9c:	0758      	lsls	r0, r3, #29
1a002f9e:	d512      	bpl.n	1a002fc6 <__swsetup_r+0x7a>
1a002fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002fa2:	b141      	cbz	r1, 1a002fb6 <__swsetup_r+0x6a>
1a002fa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002fa8:	4299      	cmp	r1, r3
1a002faa:	d002      	beq.n	1a002fb2 <__swsetup_r+0x66>
1a002fac:	4630      	mov	r0, r6
1a002fae:	f7ff fb11 	bl	1a0025d4 <_free_r>
1a002fb2:	2300      	movs	r3, #0
1a002fb4:	6363      	str	r3, [r4, #52]	; 0x34
1a002fb6:	89a3      	ldrh	r3, [r4, #12]
1a002fb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002fbc:	81a3      	strh	r3, [r4, #12]
1a002fbe:	2300      	movs	r3, #0
1a002fc0:	6063      	str	r3, [r4, #4]
1a002fc2:	6923      	ldr	r3, [r4, #16]
1a002fc4:	6023      	str	r3, [r4, #0]
1a002fc6:	89a3      	ldrh	r3, [r4, #12]
1a002fc8:	f043 0308 	orr.w	r3, r3, #8
1a002fcc:	81a3      	strh	r3, [r4, #12]
1a002fce:	6923      	ldr	r3, [r4, #16]
1a002fd0:	b94b      	cbnz	r3, 1a002fe6 <__swsetup_r+0x9a>
1a002fd2:	89a3      	ldrh	r3, [r4, #12]
1a002fd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a002fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a002fdc:	d003      	beq.n	1a002fe6 <__swsetup_r+0x9a>
1a002fde:	4621      	mov	r1, r4
1a002fe0:	4630      	mov	r0, r6
1a002fe2:	f000 f845 	bl	1a003070 <__smakebuf_r>
1a002fe6:	89a0      	ldrh	r0, [r4, #12]
1a002fe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a002fec:	f010 0301 	ands.w	r3, r0, #1
1a002ff0:	d00a      	beq.n	1a003008 <__swsetup_r+0xbc>
1a002ff2:	2300      	movs	r3, #0
1a002ff4:	60a3      	str	r3, [r4, #8]
1a002ff6:	6963      	ldr	r3, [r4, #20]
1a002ff8:	425b      	negs	r3, r3
1a002ffa:	61a3      	str	r3, [r4, #24]
1a002ffc:	6923      	ldr	r3, [r4, #16]
1a002ffe:	b943      	cbnz	r3, 1a003012 <__swsetup_r+0xc6>
1a003000:	f010 0080 	ands.w	r0, r0, #128	; 0x80
1a003004:	d1ba      	bne.n	1a002f7c <__swsetup_r+0x30>
1a003006:	bd70      	pop	{r4, r5, r6, pc}
1a003008:	0781      	lsls	r1, r0, #30
1a00300a:	bf58      	it	pl
1a00300c:	6963      	ldrpl	r3, [r4, #20]
1a00300e:	60a3      	str	r3, [r4, #8]
1a003010:	e7f4      	b.n	1a002ffc <__swsetup_r+0xb0>
1a003012:	2000      	movs	r0, #0
1a003014:	e7f7      	b.n	1a003006 <__swsetup_r+0xba>
1a003016:	bf00      	nop
1a003018:	10000088 	.word	0x10000088
1a00301c:	1a003524 	.word	0x1a003524
1a003020:	1a003544 	.word	0x1a003544
1a003024:	1a003504 	.word	0x1a003504

1a003028 <__swhatbuf_r>:
1a003028:	b570      	push	{r4, r5, r6, lr}
1a00302a:	460e      	mov	r6, r1
1a00302c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003030:	2900      	cmp	r1, #0
1a003032:	b096      	sub	sp, #88	; 0x58
1a003034:	4614      	mov	r4, r2
1a003036:	461d      	mov	r5, r3
1a003038:	da07      	bge.n	1a00304a <__swhatbuf_r+0x22>
1a00303a:	2300      	movs	r3, #0
1a00303c:	602b      	str	r3, [r5, #0]
1a00303e:	89b3      	ldrh	r3, [r6, #12]
1a003040:	061a      	lsls	r2, r3, #24
1a003042:	d410      	bmi.n	1a003066 <__swhatbuf_r+0x3e>
1a003044:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a003048:	e00e      	b.n	1a003068 <__swhatbuf_r+0x40>
1a00304a:	466a      	mov	r2, sp
1a00304c:	f7fd fa85 	bl	1a00055a <_fstat_r>
1a003050:	2800      	cmp	r0, #0
1a003052:	dbf2      	blt.n	1a00303a <__swhatbuf_r+0x12>
1a003054:	9a01      	ldr	r2, [sp, #4]
1a003056:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a00305a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a00305e:	425a      	negs	r2, r3
1a003060:	415a      	adcs	r2, r3
1a003062:	602a      	str	r2, [r5, #0]
1a003064:	e7ee      	b.n	1a003044 <__swhatbuf_r+0x1c>
1a003066:	2340      	movs	r3, #64	; 0x40
1a003068:	2000      	movs	r0, #0
1a00306a:	6023      	str	r3, [r4, #0]
1a00306c:	b016      	add	sp, #88	; 0x58
1a00306e:	bd70      	pop	{r4, r5, r6, pc}

1a003070 <__smakebuf_r>:
1a003070:	898b      	ldrh	r3, [r1, #12]
1a003072:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a003074:	079d      	lsls	r5, r3, #30
1a003076:	4606      	mov	r6, r0
1a003078:	460c      	mov	r4, r1
1a00307a:	d507      	bpl.n	1a00308c <__smakebuf_r+0x1c>
1a00307c:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a003080:	6023      	str	r3, [r4, #0]
1a003082:	6123      	str	r3, [r4, #16]
1a003084:	2301      	movs	r3, #1
1a003086:	6163      	str	r3, [r4, #20]
1a003088:	b002      	add	sp, #8
1a00308a:	bd70      	pop	{r4, r5, r6, pc}
1a00308c:	ab01      	add	r3, sp, #4
1a00308e:	466a      	mov	r2, sp
1a003090:	f7ff ffca 	bl	1a003028 <__swhatbuf_r>
1a003094:	9900      	ldr	r1, [sp, #0]
1a003096:	4605      	mov	r5, r0
1a003098:	4630      	mov	r0, r6
1a00309a:	f7ff faeb 	bl	1a002674 <_malloc_r>
1a00309e:	b948      	cbnz	r0, 1a0030b4 <__smakebuf_r+0x44>
1a0030a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0030a4:	059a      	lsls	r2, r3, #22
1a0030a6:	d4ef      	bmi.n	1a003088 <__smakebuf_r+0x18>
1a0030a8:	f023 0303 	bic.w	r3, r3, #3
1a0030ac:	f043 0302 	orr.w	r3, r3, #2
1a0030b0:	81a3      	strh	r3, [r4, #12]
1a0030b2:	e7e3      	b.n	1a00307c <__smakebuf_r+0xc>
1a0030b4:	4b0d      	ldr	r3, [pc, #52]	; (1a0030ec <__smakebuf_r+0x7c>)
1a0030b6:	62b3      	str	r3, [r6, #40]	; 0x28
1a0030b8:	89a3      	ldrh	r3, [r4, #12]
1a0030ba:	6020      	str	r0, [r4, #0]
1a0030bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0030c0:	81a3      	strh	r3, [r4, #12]
1a0030c2:	9b00      	ldr	r3, [sp, #0]
1a0030c4:	6163      	str	r3, [r4, #20]
1a0030c6:	9b01      	ldr	r3, [sp, #4]
1a0030c8:	6120      	str	r0, [r4, #16]
1a0030ca:	b15b      	cbz	r3, 1a0030e4 <__smakebuf_r+0x74>
1a0030cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0030d0:	4630      	mov	r0, r6
1a0030d2:	f7fd fa47 	bl	1a000564 <_isatty_r>
1a0030d6:	b128      	cbz	r0, 1a0030e4 <__smakebuf_r+0x74>
1a0030d8:	89a3      	ldrh	r3, [r4, #12]
1a0030da:	f023 0303 	bic.w	r3, r3, #3
1a0030de:	f043 0301 	orr.w	r3, r3, #1
1a0030e2:	81a3      	strh	r3, [r4, #12]
1a0030e4:	89a0      	ldrh	r0, [r4, #12]
1a0030e6:	4305      	orrs	r5, r0
1a0030e8:	81a5      	strh	r5, [r4, #12]
1a0030ea:	e7cd      	b.n	1a003088 <__smakebuf_r+0x18>
1a0030ec:	1a0023d1 	.word	0x1a0023d1

1a0030f0 <memchr>:
1a0030f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0030f4:	2a10      	cmp	r2, #16
1a0030f6:	db2b      	blt.n	1a003150 <memchr+0x60>
1a0030f8:	f010 0f07 	tst.w	r0, #7
1a0030fc:	d008      	beq.n	1a003110 <memchr+0x20>
1a0030fe:	f810 3b01 	ldrb.w	r3, [r0], #1
1a003102:	3a01      	subs	r2, #1
1a003104:	428b      	cmp	r3, r1
1a003106:	d02d      	beq.n	1a003164 <memchr+0x74>
1a003108:	f010 0f07 	tst.w	r0, #7
1a00310c:	b342      	cbz	r2, 1a003160 <memchr+0x70>
1a00310e:	d1f6      	bne.n	1a0030fe <memchr+0xe>
1a003110:	b4f0      	push	{r4, r5, r6, r7}
1a003112:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a003116:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00311a:	f022 0407 	bic.w	r4, r2, #7
1a00311e:	f07f 0700 	mvns.w	r7, #0
1a003122:	2300      	movs	r3, #0
1a003124:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a003128:	3c08      	subs	r4, #8
1a00312a:	ea85 0501 	eor.w	r5, r5, r1
1a00312e:	ea86 0601 	eor.w	r6, r6, r1
1a003132:	fa85 f547 	uadd8	r5, r5, r7
1a003136:	faa3 f587 	sel	r5, r3, r7
1a00313a:	fa86 f647 	uadd8	r6, r6, r7
1a00313e:	faa5 f687 	sel	r6, r5, r7
1a003142:	b98e      	cbnz	r6, 1a003168 <memchr+0x78>
1a003144:	d1ee      	bne.n	1a003124 <memchr+0x34>
1a003146:	bcf0      	pop	{r4, r5, r6, r7}
1a003148:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00314c:	f002 0207 	and.w	r2, r2, #7
1a003150:	b132      	cbz	r2, 1a003160 <memchr+0x70>
1a003152:	f810 3b01 	ldrb.w	r3, [r0], #1
1a003156:	3a01      	subs	r2, #1
1a003158:	ea83 0301 	eor.w	r3, r3, r1
1a00315c:	b113      	cbz	r3, 1a003164 <memchr+0x74>
1a00315e:	d1f8      	bne.n	1a003152 <memchr+0x62>
1a003160:	2000      	movs	r0, #0
1a003162:	4770      	bx	lr
1a003164:	3801      	subs	r0, #1
1a003166:	4770      	bx	lr
1a003168:	2d00      	cmp	r5, #0
1a00316a:	bf06      	itte	eq
1a00316c:	4635      	moveq	r5, r6
1a00316e:	3803      	subeq	r0, #3
1a003170:	3807      	subne	r0, #7
1a003172:	f015 0f01 	tst.w	r5, #1
1a003176:	d107      	bne.n	1a003188 <memchr+0x98>
1a003178:	3001      	adds	r0, #1
1a00317a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00317e:	bf02      	ittt	eq
1a003180:	3001      	addeq	r0, #1
1a003182:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a003186:	3001      	addeq	r0, #1
1a003188:	bcf0      	pop	{r4, r5, r6, r7}
1a00318a:	3801      	subs	r0, #1
1a00318c:	4770      	bx	lr
1a00318e:	bf00      	nop

1a003190 <__malloc_lock>:
1a003190:	4801      	ldr	r0, [pc, #4]	; (1a003198 <__malloc_lock+0x8>)
1a003192:	f7ff ba14 	b.w	1a0025be <__retarget_lock_acquire_recursive>
1a003196:	bf00      	nop
1a003198:	100001bc 	.word	0x100001bc

1a00319c <__malloc_unlock>:
1a00319c:	4801      	ldr	r0, [pc, #4]	; (1a0031a4 <__malloc_unlock+0x8>)
1a00319e:	f7ff ba0f 	b.w	1a0025c0 <__retarget_lock_release_recursive>
1a0031a2:	bf00      	nop
1a0031a4:	100001bc 	.word	0x100001bc
1a0031a8:	69206553 	.word	0x69206553
1a0031ac:	6572676e 	.word	0x6572676e
1a0031b0:	203a6f73 	.word	0x203a6f73
1a0031b4:	ff006325 	.word	0xff006325
1a0031b8:	7262202b 	.word	0x7262202b
1a0031bc:	6f6c6c69 	.word	0x6f6c6c69
1a0031c0:	64654c20 	.word	0x64654c20
1a0031c4:	41203a31 	.word	0x41203a31
1a0031c8:	0000000d 	.word	0x0000000d
1a0031cc:	7262202b 	.word	0x7262202b
1a0031d0:	6f6c6c69 	.word	0x6f6c6c69
1a0031d4:	64654c20 	.word	0x64654c20
1a0031d8:	42203a32 	.word	0x42203a32
1a0031dc:	0000000d 	.word	0x0000000d
1a0031e0:	7262202b 	.word	0x7262202b
1a0031e4:	6f6c6c69 	.word	0x6f6c6c69
1a0031e8:	64654c20 	.word	0x64654c20
1a0031ec:	43203a33 	.word	0x43203a33
1a0031f0:	0000000d 	.word	0x0000000d
1a0031f4:	7262202d 	.word	0x7262202d
1a0031f8:	6f6c6c69 	.word	0x6f6c6c69
1a0031fc:	64654c20 	.word	0x64654c20
1a003200:	58203a31 	.word	0x58203a31
1a003204:	0000000d 	.word	0x0000000d
1a003208:	7262202d 	.word	0x7262202d
1a00320c:	6f6c6c69 	.word	0x6f6c6c69
1a003210:	64654c20 	.word	0x64654c20
1a003214:	59203a32 	.word	0x59203a32
1a003218:	0000000d 	.word	0x0000000d
1a00321c:	7262202d 	.word	0x7262202d
1a003220:	6f6c6c69 	.word	0x6f6c6c69
1a003224:	64654c20 	.word	0x64654c20
1a003228:	5a203a33 	.word	0x5a203a33
1a00322c:	ffff000d 	.word	0xffff000d

1a003230 <InitClkStates>:
1a003230:	01010f01                                ....

1a003234 <pinmuxing>:
1a003234:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a003244:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a003254:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a003264:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a003274:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a003284:	00d50301 00d50401 00160107 00560207     ..............V.
1a003294:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0032a4:	00570206                                ..W.

1a0032a8 <ExtRateIn>:
1a0032a8:	00000000                                ....

1a0032ac <GpioButtons>:
1a0032ac:	08000400 09010900                       ........

1a0032b4 <GpioLeds>:
1a0032b4:	01050005 0e000205 0c010b01              ............

1a0032c0 <GpioPorts>:
1a0032c0:	03030003 0f050403 05031005 07030603     ................
1a0032d0:	ffff0802                                ....

1a0032d4 <OscRateIn>:
1a0032d4:	00b71b00 0f0f0f03 ffff00ff              ............

1a0032e0 <periph_to_base>:
1a0032e0:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0032f0:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a003300:	000100e0 01000100 01200003 00060120     .......... . ...
1a003310:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a003320:	01820013 00120182 01a201a2 01c20011     ................
1a003330:	001001c2 01e201e2 0202000f 000e0202     ................
1a003340:	02220222 0223000d 001c0223              "."...#.#...

1a00334c <UART_BClock>:
1a00334c:	01a201c2 01620182                       ......b.

1a003354 <UART_PClock>:
1a003354:	00820081 00a200a1                       ........

1a00335c <InitClkStates>:
1a00335c:	00010100 00010909 0001090a 01010701     ................
1a00336c:	00010902 00010906 0101090c 0001090d     ................
1a00337c:	0001090e 0001090f 00010910 00010911     ................
1a00338c:	00010912 00010913 00011114 00011119     ................
1a00339c:	0001111a 0001111b                       ........

1a0033a4 <gpioPinsInit>:
1a0033a4:	02000104 00050701 05010d03 04080100     ................
1a0033b4:	02020002 02000304 00000403 04070002     ................
1a0033c4:	030c0300 09050402 05040103 04030208     ................
1a0033d4:	04020305 06040504 0802000c 03000b06     ................
1a0033e4:	00090607 07060503 060f0504 03030004     ................
1a0033f4:	02000404 00050404 06040502 04060200     ................
1a003404:	0c050408 05040a04 0003010e 14010a00     ................
1a003414:	010f0000 0d000012 00001101 0010010c     ................
1a003424:	07070300 000f0300 01000001 00000000     ................
1a003434:	000a0600 08060603 06100504 04030005     ................
1a003444:	03000106 04090400 04010d05 010b0000     ................
1a003454:	0200000f 00000001 00010104 02010800     ................
1a003464:	01090000 09010006 05040002 04010200     ................
1a003474:	02020105 02020504 0e00000a 01000b02     ................
1a003484:	000c020b ffff0c01                       ........

1a00348c <timer_sd>:
1a00348c:	40084000 00000020 0000000c 40085000     .@.@ ........P.@
1a00349c:	00000021 0000000d 400c3000 00000022     !........0.@"...
1a0034ac:	0000000e 400c4000 00000023 0000000f     .....@.@#.......

1a0034bc <lpcUarts>:
1a0034bc:	40081000 06020406 00180205 40081000     ...@...........@
1a0034cc:	09070509 00180706 40082000 00000000     ......... .@....
1a0034dc:	00190000 400c1000 07060107 001a0602     .......@........
1a0034ec:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0034fc:	02020302 001b0204                       ........

1a003504 <__sf_fake_stderr>:
	...

1a003524 <__sf_fake_stdin>:
	...

1a003544 <__sf_fake_stdout>:
	...

1a003564 <_global_impure_ptr>:
1a003564:	1000008c 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a003574:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a003584:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a003594:	64636261 ff006665                       abcdef..
