

================================================================
== Vivado HLS Report for 'feature_Loop_memset_featureHist_proc1'
================================================================
* Date:           Sat Jan 13 00:01:01 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  351753|  351753|  351753|  351753|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memset_featureHist  |     511|     511|         1|          -|          -|   512|    no    |
        |- Loop 2              |  351240|  351240|      2927|          -|          -|   120|    no    |
        | + memcpy..frame_in   |    1921|    1921|         3|          1|          1|  1920|    yes   |
        | + Loop 2.2           |     989|     989|        42|         12|          1|    80|    yes   |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 12, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 62
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1: II = 12, D = 42, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_2_i)
	3  / (tmp_2_i)
3 --> 
	4  / (!exitcond3_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond5_i)
	13  / (!exitcond5_i)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / (exitcond_flatten_i)
	22  / (!exitcond_flatten_i)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	21  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: p_read_1 [1/1] 0.00ns
entry:0  %p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)

ST_1: p_read_2 [1/1] 0.00ns
entry:1  %p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)

ST_1: p_read_3 [1/1] 0.00ns
entry:2  %p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)

ST_1: p_read_4 [1/1] 0.00ns
entry:3  %p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)

ST_1: rgb_i [1/1] 0.00ns
entry:4  %rgb_i = alloca [1920 x i8], align 16

ST_1: stg_68 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_in, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_1: stg_69 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_in1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: frame_in1_read [1/1] 1.00ns
entry:7  %frame_in1_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %frame_in1)

ST_1: tmp_cast_i [1/1] 0.00ns
entry:8  %tmp_cast_i = sext i32 %frame_in1_read to i34

ST_1: stg_72 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_in, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_1: stg_73 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecMemCore([1920 x i8]* %rgb_i, [1 x i8]* @p_str1807, [12 x i8]* @p_str1810, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_1: stg_74 [1/1] 1.57ns
entry:11  br label %meminst.i


 <State 2>: 3.40ns
ST_2: invdar_i [1/1] 0.00ns
meminst.i:0  %invdar_i = phi i9 [ %indvarinc_i, %meminst.i ], [ 0, %entry ]

ST_2: tmp_1_i [1/1] 0.00ns
meminst.i:1  %tmp_1_i = zext i9 %invdar_i to i64

ST_2: indvarinc_i [1/1] 1.84ns
meminst.i:2  %indvarinc_i = add i9 %invdar_i, 1

ST_2: featureHist_addr [1/1] 0.00ns
meminst.i:3  %featureHist_addr = getelementptr [512 x i16]* %featureHist, i64 0, i64 %tmp_1_i

ST_2: stg_79 [1/1] 2.71ns
meminst.i:4  store i16 0, i16* %featureHist_addr, align 2

ST_2: tmp_2_i [1/1] 2.03ns
meminst.i:5  %tmp_2_i = icmp eq i9 %invdar_i, -1

ST_2: empty [1/1] 0.00ns
meminst.i:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_featureHist_str) nounwind

ST_2: empty_39 [1/1] 0.00ns
meminst.i:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

ST_2: stg_83 [1/1] 0.00ns
meminst.i:8  br i1 %tmp_2_i, label %.preheader.preheader.i, label %meminst.i

ST_2: tmp_91_cast_i [1/1] 0.00ns
.preheader.preheader.i:0  %tmp_91_cast_i = zext i16 %p_read_4 to i17

ST_2: tmp_13_7_cast_i [1/1] 0.00ns
.preheader.preheader.i:1  %tmp_13_7_cast_i = zext i16 %p_read_2 to i17

ST_2: stg_86 [1/1] 1.57ns
.preheader.preheader.i:2  br label %.preheader.i


 <State 3>: 3.34ns
ST_3: k_i [1/1] 0.00ns
.preheader.i:0  %k_i = phi i7 [ 0, %.preheader.preheader.i ], [ %k, %1 ]

ST_3: exitcond3_i [1/1] 1.97ns
.preheader.i:1  %exitcond3_i = icmp eq i7 %k_i, -8

ST_3: empty_40 [1/1] 0.00ns
.preheader.i:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

ST_3: k [1/1] 1.72ns
.preheader.i:3  %k = add i7 %k_i, 1

ST_3: stg_91 [1/1] 0.00ns
.preheader.i:4  br i1 %exitcond3_i, label %.exit, label %0

ST_3: p_shl_i [1/1] 0.00ns
:0  %p_shl_i = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %k_i, i11 0)

ST_3: p_shl_cast_i [1/1] 0.00ns
:1  %p_shl_cast_i = zext i18 %p_shl_i to i19

ST_3: p_shl1_i [1/1] 0.00ns
:2  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %k_i, i7 0)

ST_3: p_shl1_cast_i [1/1] 0.00ns
:3  %p_shl1_cast_i = zext i14 %p_shl1_i to i19

ST_3: tmp_3_i [1/1] 2.08ns
:4  %tmp_3_i = sub i19 %p_shl_cast_i, %p_shl1_cast_i

ST_3: stg_97 [1/1] 0.00ns
.exit:0  ret void


 <State 4>: 2.44ns
ST_4: tmp [1/1] 0.00ns
:5  %tmp = sext i19 %tmp_3_i to i32

ST_4: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = zext i32 %tmp to i34

ST_4: tmp_2 [1/1] 2.44ns
:7  %tmp_2 = add i34 %tmp_cast_i, %tmp_1

ST_4: tmp_3 [1/1] 0.00ns
:8  %tmp_3 = sext i34 %tmp_2 to i64

ST_4: frame_in_addr [1/1] 0.00ns
:9  %frame_in_addr = getelementptr i8* %frame_in, i64 %tmp_3


 <State 5>: 3.50ns
ST_5: p_rd_req [7/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 6>: 3.50ns
ST_6: p_rd_req [6/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 7>: 3.50ns
ST_7: p_rd_req [5/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 8>: 3.50ns
ST_8: p_rd_req [4/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 9>: 3.50ns
ST_9: p_rd_req [3/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 10>: 3.50ns
ST_10: p_rd_req [2/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)


 <State 11>: 3.50ns
ST_11: p_rd_req [1/7] 3.50ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_in_addr, i32 1920)

ST_11: stg_110 [1/1] 1.57ns
:11  br label %burst.rd.header9.i


 <State 12>: 2.11ns
ST_12: indvar2_i [1/1] 0.00ns
burst.rd.header9.i:0  %indvar2_i = phi i11 [ 0, %0 ], [ %indvar_next2_i, %burst.rd.body10.i ]

ST_12: exitcond5_i [1/1] 2.11ns
burst.rd.header9.i:1  %exitcond5_i = icmp eq i11 %indvar2_i, -128

ST_12: empty_41 [1/1] 0.00ns
burst.rd.header9.i:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

ST_12: indvar_next2_i [1/1] 1.84ns
burst.rd.header9.i:3  %indvar_next2_i = add i11 %indvar2_i, 1

ST_12: stg_115 [1/1] 0.00ns
burst.rd.header9.i:4  br i1 %exitcond5_i, label %burst.rd.end8.i, label %burst.rd.body10.i


 <State 13>: 3.50ns
ST_13: frame_in_addr_read [1/1] 3.50ns
burst.rd.body10.i:3  %frame_in_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_in_addr)


 <State 14>: 2.71ns
ST_14: burstread_rbegin1_i [1/1] 0.00ns
burst.rd.body10.i:0  %burstread_rbegin1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_14: stg_118 [1/1] 0.00ns
burst.rd.body10.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

ST_14: empty_42 [1/1] 0.00ns
burst.rd.body10.i:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_14: tmp_8_i [1/1] 0.00ns
burst.rd.body10.i:4  %tmp_8_i = zext i11 %indvar2_i to i64

ST_14: rgb_i_addr [1/1] 0.00ns
burst.rd.body10.i:5  %rgb_i_addr = getelementptr [1920 x i8]* %rgb_i, i64 0, i64 %tmp_8_i

ST_14: stg_122 [1/1] 2.71ns
burst.rd.body10.i:6  store i8 %frame_in_addr_read, i8* %rgb_i_addr, align 1

ST_14: burstread_rend19_i [1/1] 0.00ns
burst.rd.body10.i:7  %burstread_rend19_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1_i) nounwind

ST_14: stg_124 [1/1] 0.00ns
burst.rd.body10.i:8  br label %burst.rd.header9.i


 <State 15>: 3.01ns
ST_15: p_shl2_i [1/1] 0.00ns
burst.rd.end8.i:0  %p_shl2_i = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %k_i, i8 0)

ST_15: p_shl2_cast_i [1/1] 0.00ns
burst.rd.end8.i:1  %p_shl2_cast_i = zext i15 %p_shl2_i to i16

ST_15: p_shl3_i [1/1] 0.00ns
burst.rd.end8.i:2  %p_shl3_i = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %k_i, i4 0)

ST_15: p_shl3_cast_i [1/1] 0.00ns
burst.rd.end8.i:3  %p_shl3_cast_i = zext i11 %p_shl3_i to i16

ST_15: tmp_5_i [1/1] 1.96ns
burst.rd.end8.i:4  %tmp_5_i = sub i16 %p_shl2_cast_i, %p_shl3_cast_i

ST_15: sext4_cast_i [1/1] 0.00ns
burst.rd.end8.i:5  %sext4_cast_i = sext i16 %tmp_5_i to i34

ST_15: mul_i [3/3] 1.05ns
burst.rd.end8.i:6  %mul_i = mul i34 69906, %sext4_cast_i

ST_15: tmp_5 [1/1] 0.00ns
burst.rd.end8.i:9  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_i, i32 15)


 <State 16>: 1.05ns
ST_16: mul_i [2/3] 1.05ns
burst.rd.end8.i:6  %mul_i = mul i34 69906, %sext4_cast_i


 <State 17>: 0.00ns
ST_17: mul_i [1/3] 0.00ns
burst.rd.end8.i:6  %mul_i = mul i34 69906, %sext4_cast_i

ST_17: tmp_4 [1/1] 0.00ns
burst.rd.end8.i:7  %tmp_4 = trunc i34 %mul_i to i33

ST_17: tmp_7 [1/1] 0.00ns
burst.rd.end8.i:12  %tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul_i, i32 23, i32 33)


 <State 18>: 2.56ns
ST_18: neg_mul_i [1/1] 2.56ns
burst.rd.end8.i:8  %neg_mul_i = sub i33 0, %tmp_4

ST_18: tmp_6 [1/1] 0.00ns
burst.rd.end8.i:10  %tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i33.i32.i32(i33 %neg_mul_i, i32 23, i32 32)


 <State 19>: 1.37ns
ST_19: tmp_13_i [1/1] 0.00ns
burst.rd.end8.i:11  %tmp_13_i = sext i10 %tmp_6 to i17

ST_19: tmp_14_i [1/1] 0.00ns
burst.rd.end8.i:13  %tmp_14_i = sext i11 %tmp_7 to i17

ST_19: p_v_i [1/1] 1.37ns
burst.rd.end8.i:14  %p_v_i = select i1 %tmp_5, i17 %tmp_13_i, i17 %tmp_14_i

ST_19: tmp_8 [1/1] 0.00ns
burst.rd.end8.i:15  %tmp_8 = trunc i17 %p_v_i to i9

ST_19: tmp_9 [1/1] 0.00ns
burst.rd.end8.i:17  %tmp_9 = trunc i17 %p_v_i to i9


 <State 20>: 3.21ns
ST_20: neg_ti_i [1/1] 1.84ns
burst.rd.end8.i:16  %neg_ti_i = sub i9 0, %tmp_8

ST_20: tmp_32_i [1/1] 1.37ns
burst.rd.end8.i:18  %tmp_32_i = select i1 %tmp_5, i9 %neg_ti_i, i9 %tmp_9

ST_20: stg_146 [1/1] 1.57ns
burst.rd.end8.i:19  br label %1


 <State 21>: 3.40ns
ST_21: indvar_flatten_i [1/1] 0.00ns
:0  %indvar_flatten_i = phi i7 [ 0, %burst.rd.end8.i ], [ %indvar_flatten_next_i, %._crit_edge.7.i ]

ST_21: iterator_i [1/1] 0.00ns
:1  %iterator_i = phi i11 [ 0, %burst.rd.end8.i ], [ %iterator_mid2_i_44, %._crit_edge.7.i ]

ST_21: i_i [1/1] 0.00ns
:2  %i_i = phi i2 [ 0, %burst.rd.end8.i ], [ %i_mid2_i, %._crit_edge.7.i ]

ST_21: iterator_i_46 [1/1] 0.00ns
:3  %iterator_i_46 = phi i11 [ 0, %burst.rd.end8.i ], [ %tmp_34_7_i, %._crit_edge.7.i ]

ST_21: j_i [1/1] 0.00ns
:4  %j_i = phi i9 [ 0, %burst.rd.end8.i ], [ %j_1_7_i, %._crit_edge.7.i ]

ST_21: exitcond_flatten_i [1/1] 1.97ns
:5  %exitcond_flatten_i = icmp eq i7 %indvar_flatten_i, -48

ST_21: indvar_flatten_next_i [1/1] 1.72ns
:6  %indvar_flatten_next_i = add i7 %indvar_flatten_i, 1

ST_21: stg_154 [1/1] 0.00ns
:7  br i1 %exitcond_flatten_i, label %.preheader.i, label %.reset.i

ST_21: iterator_1_dup_i [1/1] 1.84ns
.reset.i:0  %iterator_1_dup_i = add i11 %iterator_i, 960

ST_21: exitcond1215_i [1/1] 2.03ns
.reset.i:2  %exitcond1215_i = icmp eq i9 %j_i, -192

ST_21: iterator_mid2_i [1/1] 1.37ns
.reset.i:3  %iterator_mid2_i = select i1 %exitcond1215_i, i11 %iterator_1_dup_i, i11 %iterator_i_46

ST_21: j_mid2_i [1/1] 1.37ns
.reset.i:4  %j_mid2_i = select i1 %exitcond1215_i, i9 0, i9 %j_i

ST_21: iterator_mid2_i_44 [1/1] 1.37ns
.reset.i:5  %iterator_mid2_i_44 = select i1 %exitcond1215_i, i11 %iterator_1_dup_i, i11 %iterator_i

ST_21: i_1211_i [1/1] 0.80ns
.reset.i:6  %i_1211_i = add i2 %i_i, 1

ST_21: i_mid2_i [1/1] 1.37ns
.reset.i:7  %i_mid2_i = select i1 %exitcond1215_i, i2 %i_1211_i, i2 %i_i


 <State 22>: 1.84ns
ST_22: i_cast_i [1/1] 0.00ns
.reset.i:8  %i_cast_i = zext i2 %i_mid2_i to i9

ST_22: tmp_i [1/1] 1.84ns
.reset.i:9  %tmp_i = add i9 %tmp_32_i, %i_cast_i

ST_22: tmp_34_7_i [1/1] 1.84ns
._crit_edge.7.i:0  %tmp_34_7_i = add i11 %iterator_mid2_i, 24

ST_22: j_1_7_i [1/1] 1.84ns
._crit_edge.7.i:1  %j_1_7_i = add i9 %j_mid2_i, 8

ST_22: stg_166 [1/1] 0.00ns
._crit_edge.7.i:2  br label %1


 <State 23>: 2.28ns
ST_23: tmp_cast_i_45 [1/1] 0.00ns
.reset.i:10  %tmp_cast_i_45 = sext i9 %tmp_i to i17

ST_23: tmp_4_i [1/1] 2.28ns
.reset.i:11  %tmp_4_i = icmp sgt i17 %tmp_91_cast_i, %tmp_cast_i_45

ST_23: tmp_14_7_i [1/1] 2.28ns
.reset.i:12  %tmp_14_7_i = icmp slt i17 %tmp_13_7_cast_i, %tmp_cast_i_45

ST_23: j_cast_cast_i [1/1] 0.00ns
.reset.i:13  %j_cast_cast_i = zext i9 %j_mid2_i to i16

ST_23: tmp_6_i [1/1] 2.28ns
.reset.i:16  %tmp_6_i = icmp ult i16 %j_cast_cast_i, %p_read_1

ST_23: j_1_i [1/1] 0.00ns
._crit_edge.0.i:2  %j_1_i = or i9 %j_mid2_i, 1

ST_23: j_1_cast_cast_i [1/1] 0.00ns
._crit_edge.0.i:3  %j_1_cast_cast_i = zext i9 %j_1_i to i16

ST_23: tmp_12_1_i [1/1] 2.28ns
._crit_edge.0.i:4  %tmp_12_1_i = icmp ult i16 %j_1_cast_cast_i, %p_read_1

ST_23: j_1_1_i [1/1] 0.00ns
._crit_edge.1.i:1  %j_1_1_i = or i9 %j_mid2_i, 2

ST_23: j_1_1_cast_cast_i [1/1] 0.00ns
._crit_edge.1.i:2  %j_1_1_cast_cast_i = zext i9 %j_1_1_i to i16

ST_23: tmp_12_2_i [1/1] 2.28ns
._crit_edge.1.i:3  %tmp_12_2_i = icmp ult i16 %j_1_1_cast_cast_i, %p_read_1

ST_23: j_1_2_i [1/1] 0.00ns
._crit_edge.2.i:1  %j_1_2_i = or i9 %j_mid2_i, 3

ST_23: j_1_2_cast_cast_i [1/1] 0.00ns
._crit_edge.2.i:2  %j_1_2_cast_cast_i = zext i9 %j_1_2_i to i16

ST_23: tmp_12_3_i [1/1] 2.28ns
._crit_edge.2.i:3  %tmp_12_3_i = icmp ult i16 %j_1_2_cast_cast_i, %p_read_1

ST_23: j_1_3_i [1/1] 0.00ns
._crit_edge.3.i:1  %j_1_3_i = or i9 %j_mid2_i, 4

ST_23: j_1_3_cast_cast_i [1/1] 0.00ns
._crit_edge.3.i:2  %j_1_3_cast_cast_i = zext i9 %j_1_3_i to i16

ST_23: tmp_12_4_i [1/1] 2.28ns
._crit_edge.3.i:3  %tmp_12_4_i = icmp ult i16 %j_1_3_cast_cast_i, %p_read_1

ST_23: j_1_4_i [1/1] 0.00ns
._crit_edge.4.i:1  %j_1_4_i = or i9 %j_mid2_i, 5

ST_23: j_1_4_cast_cast_i [1/1] 0.00ns
._crit_edge.4.i:2  %j_1_4_cast_cast_i = zext i9 %j_1_4_i to i16

ST_23: tmp_12_5_i [1/1] 2.28ns
._crit_edge.4.i:3  %tmp_12_5_i = icmp ult i16 %j_1_4_cast_cast_i, %p_read_1

ST_23: j_1_5_i [1/1] 0.00ns
._crit_edge.5.i:1  %j_1_5_i = or i9 %j_mid2_i, 6

ST_23: j_1_5_cast_cast_i [1/1] 0.00ns
._crit_edge.5.i:2  %j_1_5_cast_cast_i = zext i9 %j_1_5_i to i16

ST_23: tmp_12_6_i [1/1] 2.28ns
._crit_edge.5.i:3  %tmp_12_6_i = icmp ult i16 %j_1_5_cast_cast_i, %p_read_1

ST_23: j_1_6_i [1/1] 0.00ns
._crit_edge.6.i:1  %j_1_6_i = or i9 %j_mid2_i, 7

ST_23: j_1_6_cast_cast_i [1/1] 0.00ns
._crit_edge.6.i:2  %j_1_6_cast_cast_i = zext i9 %j_1_6_i to i16

ST_23: tmp_12_7_i [1/1] 2.28ns
._crit_edge.6.i:3  %tmp_12_7_i = icmp ult i16 %j_1_6_cast_cast_i, %p_read_1


 <State 24>: 2.74ns
ST_24: empty_43 [1/1] 0.00ns
.reset.i:1  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

ST_24: tmp_9_i [1/1] 0.00ns
.reset.i:14  %tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

ST_24: stg_195 [1/1] 0.00ns
.reset.i:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_24: or_cond1_i [1/1] 1.37ns
.reset.i:17  %or_cond1_i = or i1 %tmp_4_i, %tmp_6_i

ST_24: stg_197 [1/1] 0.00ns
.reset.i:18  br i1 %or_cond1_i, label %._crit_edge.0.i, label %3

ST_24: tmp_10_i [1/1] 2.28ns
:0  %tmp_10_i = icmp ugt i16 %j_cast_cast_i, %p_read_3

ST_24: or_cond3_i [1/1] 1.37ns
._crit_edge.0.i:5  %or_cond3_i = or i1 %tmp_4_i, %tmp_12_1_i

ST_24: stg_200 [1/1] 0.00ns
._crit_edge.0.i:6  br i1 %or_cond3_i, label %._crit_edge.1.i, label %5

ST_24: tmp_16_1_i [1/1] 2.28ns
:0  %tmp_16_1_i = icmp ugt i16 %j_1_cast_cast_i, %p_read_3

ST_24: or_cond5_i [1/1] 1.37ns
._crit_edge.1.i:4  %or_cond5_i = or i1 %tmp_4_i, %tmp_12_2_i

ST_24: stg_203 [1/1] 0.00ns
._crit_edge.1.i:5  br i1 %or_cond5_i, label %._crit_edge.2.i, label %7

ST_24: tmp_16_2_i [1/1] 2.28ns
:0  %tmp_16_2_i = icmp ugt i16 %j_1_1_cast_cast_i, %p_read_3

ST_24: or_cond7_i [1/1] 1.37ns
._crit_edge.2.i:4  %or_cond7_i = or i1 %tmp_4_i, %tmp_12_3_i

ST_24: stg_206 [1/1] 0.00ns
._crit_edge.2.i:5  br i1 %or_cond7_i, label %._crit_edge.3.i, label %9

ST_24: tmp_16_3_i [1/1] 2.28ns
:0  %tmp_16_3_i = icmp ugt i16 %j_1_2_cast_cast_i, %p_read_3

ST_24: or_cond9_i [1/1] 1.37ns
._crit_edge.3.i:4  %or_cond9_i = or i1 %tmp_4_i, %tmp_12_4_i

ST_24: stg_209 [1/1] 0.00ns
._crit_edge.3.i:5  br i1 %or_cond9_i, label %._crit_edge.4.i, label %11

ST_24: tmp_16_4_i [1/1] 2.28ns
:0  %tmp_16_4_i = icmp ugt i16 %j_1_3_cast_cast_i, %p_read_3

ST_24: or_cond11_i [1/1] 1.37ns
._crit_edge.4.i:4  %or_cond11_i = or i1 %tmp_4_i, %tmp_12_5_i

ST_24: stg_212 [1/1] 0.00ns
._crit_edge.4.i:5  br i1 %or_cond11_i, label %._crit_edge.5.i, label %13

ST_24: tmp_16_5_i [1/1] 2.28ns
:0  %tmp_16_5_i = icmp ugt i16 %j_1_4_cast_cast_i, %p_read_3

ST_24: or_cond13_i [1/1] 1.37ns
._crit_edge.5.i:4  %or_cond13_i = or i1 %tmp_4_i, %tmp_12_6_i

ST_24: stg_215 [1/1] 0.00ns
._crit_edge.5.i:5  br i1 %or_cond13_i, label %._crit_edge.6.i, label %15

ST_24: tmp_16_6_i [1/1] 2.28ns
:0  %tmp_16_6_i = icmp ugt i16 %j_1_5_cast_cast_i, %p_read_3

ST_24: or_cond15_i [1/1] 1.37ns
._crit_edge.6.i:4  %or_cond15_i = or i1 %tmp_4_i, %tmp_12_7_i

ST_24: stg_218 [1/1] 0.00ns
._crit_edge.6.i:5  br i1 %or_cond15_i, label %._crit_edge.7.i, label %17

ST_24: tmp_16_7_i [1/1] 2.28ns
:0  %tmp_16_7_i = icmp ugt i16 %j_1_6_cast_cast_i, %p_read_3


 <State 25>: 2.74ns
ST_25: or_cond_i [1/1] 1.37ns
:1  %or_cond_i = or i1 %tmp_14_7_i, %tmp_10_i

ST_25: stg_221 [1/1] 0.00ns
:2  br i1 %or_cond_i, label %._crit_edge.0.i, label %2

ST_25: tmp_17_i [1/1] 0.00ns
:1  %tmp_17_i = or i11 %iterator_mid2_i, 2

ST_25: tmp_12_i [1/1] 0.00ns
:2  %tmp_12_i = zext i11 %tmp_17_i to i64

ST_25: rgb_i_addr_1 [1/1] 0.00ns
:3  %rgb_i_addr_1 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_12_i

ST_25: rgb_i_load [2/2] 2.71ns
:4  %rgb_i_load = load i8* %rgb_i_addr_1, align 2

ST_25: tmp_22_i [1/1] 0.00ns
:6  %tmp_22_i = or i11 %iterator_mid2_i, 1

ST_25: tmp_15_i [1/1] 0.00ns
:7  %tmp_15_i = zext i11 %tmp_22_i to i64

ST_25: rgb_i_addr_2 [1/1] 0.00ns
:8  %rgb_i_addr_2 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_15_i

ST_25: rgb_i_load_1 [2/2] 2.71ns
:9  %rgb_i_load_1 = load i8* %rgb_i_addr_2, align 1

ST_25: or_cond2_i [1/1] 1.37ns
:1  %or_cond2_i = or i1 %tmp_14_7_i, %tmp_16_1_i

ST_25: stg_231 [1/1] 0.00ns
:2  br i1 %or_cond2_i, label %._crit_edge.1.i, label %4

ST_25: or_cond4_i [1/1] 1.37ns
:1  %or_cond4_i = or i1 %tmp_14_7_i, %tmp_16_2_i

ST_25: stg_233 [1/1] 0.00ns
:2  br i1 %or_cond4_i, label %._crit_edge.2.i, label %6

ST_25: or_cond6_i [1/1] 1.37ns
:1  %or_cond6_i = or i1 %tmp_14_7_i, %tmp_16_3_i

ST_25: stg_235 [1/1] 0.00ns
:2  br i1 %or_cond6_i, label %._crit_edge.3.i, label %8

ST_25: or_cond8_i [1/1] 1.37ns
:1  %or_cond8_i = or i1 %tmp_14_7_i, %tmp_16_4_i

ST_25: stg_237 [1/1] 0.00ns
:2  br i1 %or_cond8_i, label %._crit_edge.4.i, label %10

ST_25: or_cond10_i [1/1] 1.37ns
:1  %or_cond10_i = or i1 %tmp_14_7_i, %tmp_16_5_i

ST_25: stg_239 [1/1] 0.00ns
:2  br i1 %or_cond10_i, label %._crit_edge.5.i, label %12

ST_25: or_cond12_i [1/1] 1.37ns
:1  %or_cond12_i = or i1 %tmp_14_7_i, %tmp_16_6_i

ST_25: stg_241 [1/1] 0.00ns
:2  br i1 %or_cond12_i, label %._crit_edge.6.i, label %14

ST_25: or_cond14_i [1/1] 1.37ns
:1  %or_cond14_i = or i1 %tmp_14_7_i, %tmp_16_7_i

ST_25: stg_243 [1/1] 0.00ns
:2  br i1 %or_cond14_i, label %._crit_edge.7.i, label %16


 <State 26>: 2.71ns
ST_26: rgb_i_load [1/2] 2.71ns
:4  %rgb_i_load = load i8* %rgb_i_addr_1, align 2

ST_26: tmp_33_i [1/1] 0.00ns
:5  %tmp_33_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load, i32 5, i32 7)

ST_26: rgb_i_load_1 [1/2] 2.71ns
:9  %rgb_i_load_1 = load i8* %rgb_i_addr_2, align 1

ST_26: tmp_34_i_48 [1/1] 0.00ns
:10  %tmp_34_i_48 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_1, i32 5, i32 7)

ST_26: tmp_20_i [1/1] 0.00ns
:12  %tmp_20_i = zext i11 %iterator_mid2_i to i64

ST_26: rgb_i_addr_3 [1/1] 0.00ns
:13  %rgb_i_addr_3 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_20_i

ST_26: rgb_i_load_2 [2/2] 2.71ns
:14  %rgb_i_load_2 = load i8* %rgb_i_addr_3, align 8

ST_26: tmp_17_1_i [1/1] 0.00ns
:1  %tmp_17_1_i = or i11 %iterator_mid2_i, 5

ST_26: tmp_18_1_i [1/1] 0.00ns
:2  %tmp_18_1_i = zext i11 %tmp_17_1_i to i64

ST_26: rgb_i_addr_4 [1/1] 0.00ns
:3  %rgb_i_addr_4 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_1_i

ST_26: rgb_i_load_3 [2/2] 2.71ns
:4  %rgb_i_load_3 = load i8* %rgb_i_addr_4, align 1


 <State 27>: 2.71ns
ST_27: rgb_i_load_2 [1/2] 2.71ns
:14  %rgb_i_load_2 = load i8* %rgb_i_addr_3, align 8

ST_27: tmp_21_i [1/1] 0.00ns
:15  %tmp_21_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_2, i32 5, i32 7)

ST_27: tmp_34_i [1/1] 0.00ns
._crit_edge.0.i:0  %tmp_34_i = or i11 %iterator_mid2_i, 3

ST_27: empty_47 [1/1] 0.00ns
._crit_edge.0.i:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_9_i) nounwind

ST_27: rgb_i_load_3 [1/2] 2.71ns
:4  %rgb_i_load_3 = load i8* %rgb_i_addr_4, align 1

ST_27: tmp_35_i [1/1] 0.00ns
:5  %tmp_35_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_3, i32 5, i32 7)

ST_27: tmp_22_1_i [1/1] 0.00ns
:6  %tmp_22_1_i = or i11 %iterator_mid2_i, 4

ST_27: tmp_23_1_i [1/1] 0.00ns
:7  %tmp_23_1_i = zext i11 %tmp_22_1_i to i64

ST_27: rgb_i_addr_5 [1/1] 0.00ns
:8  %rgb_i_addr_5 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_1_i

ST_27: rgb_i_load_4 [2/2] 2.71ns
:9  %rgb_i_load_4 = load i8* %rgb_i_addr_5, align 4

ST_27: tmp_27_1_i [1/1] 0.00ns
:12  %tmp_27_1_i = zext i11 %tmp_34_i to i64

ST_27: rgb_i_addr_6 [1/1] 0.00ns
:13  %rgb_i_addr_6 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_1_i

ST_27: rgb_i_load_5 [2/2] 2.71ns
:14  %rgb_i_load_5 = load i8* %rgb_i_addr_6, align 1


 <State 28>: 2.71ns
ST_28: tmp_19_i [1/1] 0.00ns
:11  %tmp_19_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_33_i, i3 %tmp_34_i_48, i3 0)

ST_28: tmp_29_cast_i [1/1] 0.00ns
:16  %tmp_29_cast_i = zext i3 %tmp_21_i to i9

ST_28: tmp_22_i_49 [1/1] 1.37ns
:17  %tmp_22_i_49 = or i9 %tmp_19_i, %tmp_29_cast_i

ST_28: rgb_i_load_4 [1/2] 2.71ns
:9  %rgb_i_load_4 = load i8* %rgb_i_addr_5, align 4

ST_28: tmp_36_i [1/1] 0.00ns
:10  %tmp_36_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_4, i32 5, i32 7)

ST_28: rgb_i_load_5 [1/2] 2.71ns
:14  %rgb_i_load_5 = load i8* %rgb_i_addr_6, align 1

ST_28: tmp_29_1_i [1/1] 0.00ns
:15  %tmp_29_1_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_5, i32 5, i32 7)

ST_28: tmp_34_1_i [1/1] 0.00ns
._crit_edge.1.i:0  %tmp_34_1_i = or i11 %iterator_mid2_i, 6

ST_28: tmp_17_2_i [1/1] 1.84ns
:1  %tmp_17_2_i = add i11 %iterator_mid2_i, 8

ST_28: tmp_22_2_i [1/1] 0.00ns
:6  %tmp_22_2_i = or i11 %iterator_mid2_i, 7

ST_28: tmp_23_2_i [1/1] 0.00ns
:7  %tmp_23_2_i = zext i11 %tmp_22_2_i to i64

ST_28: rgb_i_addr_8 [1/1] 0.00ns
:8  %rgb_i_addr_8 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_2_i

ST_28: rgb_i_load_7 [2/2] 2.71ns
:9  %rgb_i_load_7 = load i8* %rgb_i_addr_8, align 1

ST_28: tmp_27_2_i [1/1] 0.00ns
:12  %tmp_27_2_i = zext i11 %tmp_34_1_i to i64

ST_28: rgb_i_addr_9 [1/1] 0.00ns
:13  %rgb_i_addr_9 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_2_i

ST_28: rgb_i_load_8 [2/2] 2.71ns
:14  %rgb_i_load_8 = load i8* %rgb_i_addr_9, align 2

ST_28: tmp_34_2_i [1/1] 1.84ns
._crit_edge.2.i:0  %tmp_34_2_i = add i11 %iterator_mid2_i, 9


 <State 29>: 2.71ns
ST_29: tmp_23_i [1/1] 0.00ns
:18  %tmp_23_i = zext i9 %tmp_22_i_49 to i64

ST_29: stg_286 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_22_i_49, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_29: featureHist_addr_1 [1/1] 0.00ns
:20  %featureHist_addr_1 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_23_i

ST_29: featureHist_load [2/2] 2.71ns
:21  %featureHist_load = load i16* %featureHist_addr_1, align 2

ST_29: tmp_18_2_i [1/1] 0.00ns
:2  %tmp_18_2_i = zext i11 %tmp_17_2_i to i64

ST_29: rgb_i_addr_7 [1/1] 0.00ns
:3  %rgb_i_addr_7 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_2_i

ST_29: rgb_i_load_6 [2/2] 2.71ns
:4  %rgb_i_load_6 = load i8* %rgb_i_addr_7, align 8

ST_29: rgb_i_load_7 [1/2] 2.71ns
:9  %rgb_i_load_7 = load i8* %rgb_i_addr_8, align 1

ST_29: tmp_38_i [1/1] 0.00ns
:10  %tmp_38_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_7, i32 5, i32 7)

ST_29: rgb_i_load_8 [1/2] 2.71ns
:14  %rgb_i_load_8 = load i8* %rgb_i_addr_9, align 2

ST_29: tmp_29_2_i [1/1] 0.00ns
:15  %tmp_29_2_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_8, i32 5, i32 7)

ST_29: tmp_17_3_i [1/1] 1.84ns
:1  %tmp_17_3_i = add i11 %iterator_mid2_i, 11

ST_29: tmp_22_3_i [1/1] 1.84ns
:6  %tmp_22_3_i = add i11 %iterator_mid2_i, 10

ST_29: tmp_27_3_i [1/1] 0.00ns
:12  %tmp_27_3_i = zext i11 %tmp_34_2_i to i64

ST_29: rgb_i_addr_12 [1/1] 0.00ns
:13  %rgb_i_addr_12 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_3_i

ST_29: rgb_i_load_11 [2/2] 2.71ns
:14  %rgb_i_load_11 = load i8* %rgb_i_addr_12, align 1


 <State 30>: 2.71ns
ST_30: featureHist_load [1/2] 2.71ns
:21  %featureHist_load = load i16* %featureHist_addr_1, align 2

ST_30: rgb_i_load_6 [1/2] 2.71ns
:4  %rgb_i_load_6 = load i8* %rgb_i_addr_7, align 8

ST_30: tmp_37_i [1/1] 0.00ns
:5  %tmp_37_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_6, i32 5, i32 7)

ST_30: tmp_18_3_i [1/1] 0.00ns
:2  %tmp_18_3_i = zext i11 %tmp_17_3_i to i64

ST_30: rgb_i_addr_10 [1/1] 0.00ns
:3  %rgb_i_addr_10 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_3_i

ST_30: rgb_i_load_9 [2/2] 2.71ns
:4  %rgb_i_load_9 = load i8* %rgb_i_addr_10, align 1

ST_30: tmp_23_3_i [1/1] 0.00ns
:7  %tmp_23_3_i = zext i11 %tmp_22_3_i to i64

ST_30: rgb_i_addr_11 [1/1] 0.00ns
:8  %rgb_i_addr_11 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_3_i

ST_30: rgb_i_load_10 [2/2] 2.71ns
:9  %rgb_i_load_10 = load i8* %rgb_i_addr_11, align 2

ST_30: rgb_i_load_11 [1/2] 2.71ns
:14  %rgb_i_load_11 = load i8* %rgb_i_addr_12, align 1

ST_30: tmp_29_3_i [1/1] 0.00ns
:15  %tmp_29_3_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_11, i32 5, i32 7)

ST_30: tmp_34_3_i [1/1] 1.84ns
._crit_edge.3.i:0  %tmp_34_3_i = add i11 %iterator_mid2_i, 12

ST_30: tmp_17_4_i [1/1] 1.84ns
:1  %tmp_17_4_i = add i11 %iterator_mid2_i, 14


 <State 31>: 2.71ns
ST_31: tmp_24_i [1/1] 1.96ns
:22  %tmp_24_i = add i16 %featureHist_load, 1

ST_31: rgb_i_load_9 [1/2] 2.71ns
:4  %rgb_i_load_9 = load i8* %rgb_i_addr_10, align 1

ST_31: tmp_39_i [1/1] 0.00ns
:5  %tmp_39_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_9, i32 5, i32 7)

ST_31: rgb_i_load_10 [1/2] 2.71ns
:9  %rgb_i_load_10 = load i8* %rgb_i_addr_11, align 2

ST_31: tmp_40_i [1/1] 0.00ns
:10  %tmp_40_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_10, i32 5, i32 7)

ST_31: tmp_18_4_i [1/1] 0.00ns
:2  %tmp_18_4_i = zext i11 %tmp_17_4_i to i64

ST_31: rgb_i_addr_13 [1/1] 0.00ns
:3  %rgb_i_addr_13 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_4_i

ST_31: rgb_i_load_12 [2/2] 2.71ns
:4  %rgb_i_load_12 = load i8* %rgb_i_addr_13, align 2

ST_31: tmp_22_4_i [1/1] 1.84ns
:6  %tmp_22_4_i = add i11 %iterator_mid2_i, 13

ST_31: tmp_27_4_i [1/1] 0.00ns
:12  %tmp_27_4_i = zext i11 %tmp_34_3_i to i64

ST_31: rgb_i_addr_15 [1/1] 0.00ns
:13  %rgb_i_addr_15 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_4_i

ST_31: rgb_i_load_14 [2/2] 2.71ns
:14  %rgb_i_load_14 = load i8* %rgb_i_addr_15, align 4


 <State 32>: 2.71ns
ST_32: tmp_11_i [1/1] 0.00ns
:0  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_32: stg_327 [1/1] 2.71ns
:23  store i16 %tmp_24_i, i16* %featureHist_addr_1, align 2

ST_32: empty_50 [1/1] 0.00ns
:24  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_11_i) nounwind

ST_32: stg_329 [1/1] 0.00ns
:25  br label %._crit_edge.0.i

ST_32: tmp_30_1_i [1/1] 0.00ns
:11  %tmp_30_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_35_i, i3 %tmp_36_i, i3 0)

ST_32: tmp_29_1_cast_i [1/1] 0.00ns
:16  %tmp_29_1_cast_i = zext i3 %tmp_29_1_i to i9

ST_32: tmp_31_1_i [1/1] 1.37ns
:17  %tmp_31_1_i = or i9 %tmp_30_1_i, %tmp_29_1_cast_i

ST_32: rgb_i_load_12 [1/2] 2.71ns
:4  %rgb_i_load_12 = load i8* %rgb_i_addr_13, align 2

ST_32: tmp_41_i [1/1] 0.00ns
:5  %tmp_41_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_12, i32 5, i32 7)

ST_32: tmp_23_4_i [1/1] 0.00ns
:7  %tmp_23_4_i = zext i11 %tmp_22_4_i to i64

ST_32: rgb_i_addr_14 [1/1] 0.00ns
:8  %rgb_i_addr_14 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_4_i

ST_32: rgb_i_load_13 [2/2] 2.71ns
:9  %rgb_i_load_13 = load i8* %rgb_i_addr_14, align 1

ST_32: rgb_i_load_14 [1/2] 2.71ns
:14  %rgb_i_load_14 = load i8* %rgb_i_addr_15, align 4

ST_32: tmp_29_4_i [1/1] 0.00ns
:15  %tmp_29_4_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_14, i32 5, i32 7)


 <State 33>: 2.71ns
ST_33: tmp_32_1_i [1/1] 0.00ns
:18  %tmp_32_1_i = zext i9 %tmp_31_1_i to i64

ST_33: stg_341 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_1_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_33: featureHist_addr_2 [1/1] 0.00ns
:20  %featureHist_addr_2 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_1_i

ST_33: featureHist_load_1 [2/2] 2.71ns
:21  %featureHist_load_1 = load i16* %featureHist_addr_2, align 2

ST_33: rgb_i_load_13 [1/2] 2.71ns
:9  %rgb_i_load_13 = load i8* %rgb_i_addr_14, align 1

ST_33: tmp_42_i [1/1] 0.00ns
:10  %tmp_42_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_13, i32 5, i32 7)


 <State 34>: 2.71ns
ST_34: featureHist_load_1 [1/2] 2.71ns
:21  %featureHist_load_1 = load i16* %featureHist_addr_2, align 2


 <State 35>: 1.96ns
ST_35: tmp_33_1_i [1/1] 1.96ns
:22  %tmp_33_1_i = add i16 %featureHist_load_1, 1


 <State 36>: 2.71ns
ST_36: tmp_25_i [1/1] 0.00ns
:0  %tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_36: stg_349 [1/1] 2.71ns
:23  store i16 %tmp_33_1_i, i16* %featureHist_addr_2, align 2

ST_36: empty_51 [1/1] 0.00ns
:24  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_25_i) nounwind

ST_36: stg_351 [1/1] 0.00ns
:25  br label %._crit_edge.1.i

ST_36: tmp_30_2_i [1/1] 0.00ns
:11  %tmp_30_2_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_37_i, i3 %tmp_38_i, i3 0)

ST_36: tmp_29_2_cast_i [1/1] 0.00ns
:16  %tmp_29_2_cast_i = zext i3 %tmp_29_2_i to i9

ST_36: tmp_31_2_i [1/1] 1.37ns
:17  %tmp_31_2_i = or i9 %tmp_30_2_i, %tmp_29_2_cast_i


 <State 37>: 2.71ns
ST_37: tmp_32_2_i [1/1] 0.00ns
:18  %tmp_32_2_i = zext i9 %tmp_31_2_i to i64

ST_37: stg_356 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_2_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_37: featureHist_addr_3 [1/1] 0.00ns
:20  %featureHist_addr_3 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_2_i

ST_37: featureHist_load_2 [2/2] 2.71ns
:21  %featureHist_load_2 = load i16* %featureHist_addr_3, align 2


 <State 38>: 2.71ns
ST_38: featureHist_load_2 [1/2] 2.71ns
:21  %featureHist_load_2 = load i16* %featureHist_addr_3, align 2


 <State 39>: 1.96ns
ST_39: tmp_33_2_i [1/1] 1.96ns
:22  %tmp_33_2_i = add i16 %featureHist_load_2, 1


 <State 40>: 2.71ns
ST_40: tmp_26_i [1/1] 0.00ns
:0  %tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_40: stg_362 [1/1] 2.71ns
:23  store i16 %tmp_33_2_i, i16* %featureHist_addr_3, align 2

ST_40: empty_52 [1/1] 0.00ns
:24  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_26_i) nounwind

ST_40: stg_364 [1/1] 0.00ns
:25  br label %._crit_edge.2.i

ST_40: tmp_30_3_i [1/1] 0.00ns
:11  %tmp_30_3_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_39_i, i3 %tmp_40_i, i3 0)

ST_40: tmp_29_3_cast_i [1/1] 0.00ns
:16  %tmp_29_3_cast_i = zext i3 %tmp_29_3_i to i9

ST_40: tmp_31_3_i [1/1] 1.37ns
:17  %tmp_31_3_i = or i9 %tmp_30_3_i, %tmp_29_3_cast_i


 <State 41>: 2.71ns
ST_41: tmp_32_3_i [1/1] 0.00ns
:18  %tmp_32_3_i = zext i9 %tmp_31_3_i to i64

ST_41: stg_369 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_3_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_41: featureHist_addr_4 [1/1] 0.00ns
:20  %featureHist_addr_4 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_3_i

ST_41: featureHist_load_3 [2/2] 2.71ns
:21  %featureHist_load_3 = load i16* %featureHist_addr_4, align 2


 <State 42>: 2.71ns
ST_42: featureHist_load_3 [1/2] 2.71ns
:21  %featureHist_load_3 = load i16* %featureHist_addr_4, align 2


 <State 43>: 1.96ns
ST_43: tmp_33_3_i [1/1] 1.96ns
:22  %tmp_33_3_i = add i16 %featureHist_load_3, 1

ST_43: tmp_34_4_i [1/1] 1.84ns
._crit_edge.4.i:0  %tmp_34_4_i = add i11 %iterator_mid2_i, 15


 <State 44>: 2.71ns
ST_44: tmp_27_i [1/1] 0.00ns
:0  %tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_44: stg_376 [1/1] 2.71ns
:23  store i16 %tmp_33_3_i, i16* %featureHist_addr_4, align 2

ST_44: empty_53 [1/1] 0.00ns
:24  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_27_i) nounwind

ST_44: stg_378 [1/1] 0.00ns
:25  br label %._crit_edge.3.i

ST_44: tmp_30_4_i [1/1] 0.00ns
:11  %tmp_30_4_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_41_i, i3 %tmp_42_i, i3 0)

ST_44: tmp_29_4_cast_i [1/1] 0.00ns
:16  %tmp_29_4_cast_i = zext i3 %tmp_29_4_i to i9

ST_44: tmp_31_4_i [1/1] 1.37ns
:17  %tmp_31_4_i = or i9 %tmp_30_4_i, %tmp_29_4_cast_i

ST_44: tmp_17_5_i [1/1] 1.84ns
:1  %tmp_17_5_i = add i11 %iterator_mid2_i, 17

ST_44: tmp_22_5_i [1/1] 1.84ns
:6  %tmp_22_5_i = add i11 %iterator_mid2_i, 16

ST_44: tmp_27_5_i [1/1] 0.00ns
:12  %tmp_27_5_i = zext i11 %tmp_34_4_i to i64

ST_44: rgb_i_addr_18 [1/1] 0.00ns
:13  %rgb_i_addr_18 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_5_i

ST_44: rgb_i_load_17 [2/2] 2.71ns
:14  %rgb_i_load_17 = load i8* %rgb_i_addr_18, align 1


 <State 45>: 2.71ns
ST_45: tmp_32_4_i [1/1] 0.00ns
:18  %tmp_32_4_i = zext i9 %tmp_31_4_i to i64

ST_45: stg_388 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_4_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_45: featureHist_addr_5 [1/1] 0.00ns
:20  %featureHist_addr_5 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_4_i

ST_45: featureHist_load_4 [2/2] 2.71ns
:21  %featureHist_load_4 = load i16* %featureHist_addr_5, align 2

ST_45: tmp_18_5_i [1/1] 0.00ns
:2  %tmp_18_5_i = zext i11 %tmp_17_5_i to i64

ST_45: rgb_i_addr_16 [1/1] 0.00ns
:3  %rgb_i_addr_16 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_5_i

ST_45: rgb_i_load_15 [2/2] 2.71ns
:4  %rgb_i_load_15 = load i8* %rgb_i_addr_16, align 1

ST_45: tmp_23_5_i [1/1] 0.00ns
:7  %tmp_23_5_i = zext i11 %tmp_22_5_i to i64

ST_45: rgb_i_addr_17 [1/1] 0.00ns
:8  %rgb_i_addr_17 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_5_i

ST_45: rgb_i_load_16 [2/2] 2.71ns
:9  %rgb_i_load_16 = load i8* %rgb_i_addr_17, align 8

ST_45: rgb_i_load_17 [1/2] 2.71ns
:14  %rgb_i_load_17 = load i8* %rgb_i_addr_18, align 1

ST_45: tmp_29_5_i [1/1] 0.00ns
:15  %tmp_29_5_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_17, i32 5, i32 7)

ST_45: tmp_34_5_i [1/1] 1.84ns
._crit_edge.5.i:0  %tmp_34_5_i = add i11 %iterator_mid2_i, 18

ST_45: tmp_17_6_i [1/1] 1.84ns
:1  %tmp_17_6_i = add i11 %iterator_mid2_i, 20


 <State 46>: 2.71ns
ST_46: featureHist_load_4 [1/2] 2.71ns
:21  %featureHist_load_4 = load i16* %featureHist_addr_5, align 2

ST_46: rgb_i_load_15 [1/2] 2.71ns
:4  %rgb_i_load_15 = load i8* %rgb_i_addr_16, align 1

ST_46: tmp_43_i [1/1] 0.00ns
:5  %tmp_43_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_15, i32 5, i32 7)

ST_46: rgb_i_load_16 [1/2] 2.71ns
:9  %rgb_i_load_16 = load i8* %rgb_i_addr_17, align 8

ST_46: tmp_44_i [1/1] 0.00ns
:10  %tmp_44_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_16, i32 5, i32 7)

ST_46: tmp_18_6_i [1/1] 0.00ns
:2  %tmp_18_6_i = zext i11 %tmp_17_6_i to i64

ST_46: rgb_i_addr_19 [1/1] 0.00ns
:3  %rgb_i_addr_19 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_6_i

ST_46: rgb_i_load_18 [2/2] 2.71ns
:4  %rgb_i_load_18 = load i8* %rgb_i_addr_19, align 4

ST_46: tmp_22_6_i [1/1] 1.84ns
:6  %tmp_22_6_i = add i11 %iterator_mid2_i, 19

ST_46: tmp_27_6_i [1/1] 0.00ns
:12  %tmp_27_6_i = zext i11 %tmp_34_5_i to i64

ST_46: rgb_i_addr_21 [1/1] 0.00ns
:13  %rgb_i_addr_21 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_6_i

ST_46: rgb_i_load_20 [2/2] 2.71ns
:14  %rgb_i_load_20 = load i8* %rgb_i_addr_21, align 2

ST_46: tmp_34_6_i [1/1] 1.84ns
._crit_edge.6.i:0  %tmp_34_6_i = add i11 %iterator_mid2_i, 21


 <State 47>: 2.71ns
ST_47: tmp_33_4_i [1/1] 1.96ns
:22  %tmp_33_4_i = add i16 %featureHist_load_4, 1

ST_47: rgb_i_load_18 [1/2] 2.71ns
:4  %rgb_i_load_18 = load i8* %rgb_i_addr_19, align 4

ST_47: tmp_45_i [1/1] 0.00ns
:5  %tmp_45_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_18, i32 5, i32 7)

ST_47: tmp_23_6_i [1/1] 0.00ns
:7  %tmp_23_6_i = zext i11 %tmp_22_6_i to i64

ST_47: rgb_i_addr_20 [1/1] 0.00ns
:8  %rgb_i_addr_20 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_6_i

ST_47: rgb_i_load_19 [2/2] 2.71ns
:9  %rgb_i_load_19 = load i8* %rgb_i_addr_20, align 1

ST_47: rgb_i_load_20 [1/2] 2.71ns
:14  %rgb_i_load_20 = load i8* %rgb_i_addr_21, align 2

ST_47: tmp_29_6_i [1/1] 0.00ns
:15  %tmp_29_6_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_20, i32 5, i32 7)

ST_47: tmp_17_7_i [1/1] 1.84ns
:1  %tmp_17_7_i = add i11 %iterator_mid2_i, 23

ST_47: tmp_22_7_i [1/1] 1.84ns
:6  %tmp_22_7_i = add i11 %iterator_mid2_i, 22

ST_47: tmp_27_7_i [1/1] 0.00ns
:12  %tmp_27_7_i = zext i11 %tmp_34_6_i to i64

ST_47: rgb_i_addr_24 [1/1] 0.00ns
:13  %rgb_i_addr_24 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_27_7_i

ST_47: rgb_i_load_23 [2/2] 2.71ns
:14  %rgb_i_load_23 = load i8* %rgb_i_addr_24, align 1


 <State 48>: 2.71ns
ST_48: tmp_28_i [1/1] 0.00ns
:0  %tmp_28_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_48: stg_428 [1/1] 2.71ns
:23  store i16 %tmp_33_4_i, i16* %featureHist_addr_5, align 2

ST_48: empty_54 [1/1] 0.00ns
:24  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_28_i) nounwind

ST_48: stg_430 [1/1] 0.00ns
:25  br label %._crit_edge.4.i

ST_48: tmp_30_5_i [1/1] 0.00ns
:11  %tmp_30_5_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_43_i, i3 %tmp_44_i, i3 0)

ST_48: tmp_29_5_cast_i [1/1] 0.00ns
:16  %tmp_29_5_cast_i = zext i3 %tmp_29_5_i to i9

ST_48: tmp_31_5_i [1/1] 1.37ns
:17  %tmp_31_5_i = or i9 %tmp_30_5_i, %tmp_29_5_cast_i

ST_48: rgb_i_load_19 [1/2] 2.71ns
:9  %rgb_i_load_19 = load i8* %rgb_i_addr_20, align 1

ST_48: tmp_46_i [1/1] 0.00ns
:10  %tmp_46_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_19, i32 5, i32 7)

ST_48: tmp_18_7_i [1/1] 0.00ns
:2  %tmp_18_7_i = zext i11 %tmp_17_7_i to i64

ST_48: rgb_i_addr_22 [1/1] 0.00ns
:3  %rgb_i_addr_22 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_18_7_i

ST_48: rgb_i_load_21 [2/2] 2.71ns
:4  %rgb_i_load_21 = load i8* %rgb_i_addr_22, align 1

ST_48: tmp_23_7_i [1/1] 0.00ns
:7  %tmp_23_7_i = zext i11 %tmp_22_7_i to i64

ST_48: rgb_i_addr_23 [1/1] 0.00ns
:8  %rgb_i_addr_23 = getelementptr inbounds [1920 x i8]* %rgb_i, i64 0, i64 %tmp_23_7_i

ST_48: rgb_i_load_22 [2/2] 2.71ns
:9  %rgb_i_load_22 = load i8* %rgb_i_addr_23, align 2

ST_48: rgb_i_load_23 [1/2] 2.71ns
:14  %rgb_i_load_23 = load i8* %rgb_i_addr_24, align 1

ST_48: tmp_29_7_i [1/1] 0.00ns
:15  %tmp_29_7_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_23, i32 5, i32 7)


 <State 49>: 2.71ns
ST_49: tmp_32_5_i [1/1] 0.00ns
:18  %tmp_32_5_i = zext i9 %tmp_31_5_i to i64

ST_49: stg_445 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_5_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_49: featureHist_addr_6 [1/1] 0.00ns
:20  %featureHist_addr_6 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_5_i

ST_49: featureHist_load_5 [2/2] 2.71ns
:21  %featureHist_load_5 = load i16* %featureHist_addr_6, align 2

ST_49: rgb_i_load_21 [1/2] 2.71ns
:4  %rgb_i_load_21 = load i8* %rgb_i_addr_22, align 1

ST_49: tmp_47_i [1/1] 0.00ns
:5  %tmp_47_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_21, i32 5, i32 7)

ST_49: rgb_i_load_22 [1/2] 2.71ns
:9  %rgb_i_load_22 = load i8* %rgb_i_addr_23, align 2

ST_49: tmp_48_i [1/1] 0.00ns
:10  %tmp_48_i = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_i_load_22, i32 5, i32 7)


 <State 50>: 2.71ns
ST_50: featureHist_load_5 [1/2] 2.71ns
:21  %featureHist_load_5 = load i16* %featureHist_addr_6, align 2


 <State 51>: 1.96ns
ST_51: tmp_33_5_i [1/1] 1.96ns
:22  %tmp_33_5_i = add i16 %featureHist_load_5, 1


 <State 52>: 2.71ns
ST_52: tmp_29_i [1/1] 0.00ns
:0  %tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_52: stg_455 [1/1] 2.71ns
:23  store i16 %tmp_33_5_i, i16* %featureHist_addr_6, align 2

ST_52: empty_55 [1/1] 0.00ns
:24  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_29_i) nounwind

ST_52: stg_457 [1/1] 0.00ns
:25  br label %._crit_edge.5.i


 <State 53>: 1.37ns
ST_53: tmp_30_6_i [1/1] 0.00ns
:11  %tmp_30_6_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_45_i, i3 %tmp_46_i, i3 0)

ST_53: tmp_29_6_cast_i [1/1] 0.00ns
:16  %tmp_29_6_cast_i = zext i3 %tmp_29_6_i to i9

ST_53: tmp_31_6_i [1/1] 1.37ns
:17  %tmp_31_6_i = or i9 %tmp_30_6_i, %tmp_29_6_cast_i


 <State 54>: 2.71ns
ST_54: tmp_32_6_i [1/1] 0.00ns
:18  %tmp_32_6_i = zext i9 %tmp_31_6_i to i64

ST_54: stg_462 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_6_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_54: featureHist_addr_7 [1/1] 0.00ns
:20  %featureHist_addr_7 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_6_i

ST_54: featureHist_load_6 [2/2] 2.71ns
:21  %featureHist_load_6 = load i16* %featureHist_addr_7, align 2


 <State 55>: 2.71ns
ST_55: featureHist_load_6 [1/2] 2.71ns
:21  %featureHist_load_6 = load i16* %featureHist_addr_7, align 2


 <State 56>: 0.00ns

 <State 57>: 1.96ns
ST_57: tmp_33_6_i [1/1] 1.96ns
:22  %tmp_33_6_i = add i16 %featureHist_load_6, 1


 <State 58>: 2.71ns
ST_58: tmp_30_i [1/1] 0.00ns
:0  %tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_58: stg_468 [1/1] 2.71ns
:23  store i16 %tmp_33_6_i, i16* %featureHist_addr_7, align 2

ST_58: empty_56 [1/1] 0.00ns
:24  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_30_i) nounwind

ST_58: stg_470 [1/1] 0.00ns
:25  br label %._crit_edge.6.i

ST_58: tmp_30_7_i [1/1] 0.00ns
:11  %tmp_30_7_i = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_47_i, i3 %tmp_48_i, i3 0)

ST_58: tmp_29_7_cast_i [1/1] 0.00ns
:16  %tmp_29_7_cast_i = zext i3 %tmp_29_7_i to i9

ST_58: tmp_31_7_i [1/1] 1.37ns
:17  %tmp_31_7_i = or i9 %tmp_30_7_i, %tmp_29_7_cast_i


 <State 59>: 2.71ns
ST_59: tmp_32_7_i [1/1] 0.00ns
:18  %tmp_32_7_i = zext i9 %tmp_31_7_i to i64

ST_59: stg_475 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecResource(i9 %tmp_31_7_i, [1 x i8]* @p_str1807, [6 x i8]* @p_str1815, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_59: featureHist_addr_8 [1/1] 0.00ns
:20  %featureHist_addr_8 = getelementptr inbounds [512 x i16]* %featureHist, i64 0, i64 %tmp_32_7_i

ST_59: featureHist_load_7 [2/2] 2.71ns
:21  %featureHist_load_7 = load i16* %featureHist_addr_8, align 2


 <State 60>: 2.71ns
ST_60: featureHist_load_7 [1/2] 2.71ns
:21  %featureHist_load_7 = load i16* %featureHist_addr_8, align 2


 <State 61>: 1.96ns
ST_61: tmp_33_7_i [1/1] 1.96ns
:22  %tmp_33_7_i = add i16 %featureHist_load_7, 1


 <State 62>: 2.71ns
ST_62: tmp_31_i [1/1] 0.00ns
:0  %tmp_31_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

ST_62: stg_481 [1/1] 2.71ns
:23  store i16 %tmp_33_7_i, i16* %featureHist_addr_8, align 2

ST_62: empty_57 [1/1] 0.00ns
:24  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_31_i) nounwind

ST_62: stg_483 [1/1] 0.00ns
:25  br label %._crit_edge.7.i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
