# SystemVerilogStudy

The purpose of this repo is to demonstrate my progress of learning SystemVerilog.

## RoadMap
1. Start
2. UART implemented  <- I'm here
3. SRAM implemented
4. APB implemented