/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MPM_CPU_L1_H__
#define BCHP_MPM_CPU_L1_H__

/***************************************************************************
 *MPM_CPU_L1 - CPU L1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MPM_CPU_L1_INTR_STATUS              0x01582000 /* [RO] Interrupt Status Register */
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS         0x01582008 /* [RO] Interrupt Mask Status Register */
#define BCHP_MPM_CPU_L1_INTR_MASK_SET            0x01582010 /* [WO] Interrupt Mask Set Register */
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR          0x01582018 /* [WO] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_STATUS - Interrupt Status Register
 ***************************************************************************/
/* MPM_CPU_L1 :: INTR_STATUS :: reserved0 [31:03] */
#define BCHP_MPM_CPU_L1_INTR_STATUS_reserved0_MASK                 0xfffffff8
#define BCHP_MPM_CPU_L1_INTR_STATUS_reserved0_SHIFT                3

/* MPM_CPU_L1 :: INTR_STATUS :: MPM_PM_L2_INTR [02:02] */
#define BCHP_MPM_CPU_L1_INTR_STATUS_MPM_PM_L2_INTR_MASK            0x00000004
#define BCHP_MPM_CPU_L1_INTR_STATUS_MPM_PM_L2_INTR_SHIFT           2
#define BCHP_MPM_CPU_L1_INTR_STATUS_MPM_PM_L2_INTR_DEFAULT         0x00000000

/* MPM_CPU_L1 :: INTR_STATUS :: CBUS_INTR [01:01] */
#define BCHP_MPM_CPU_L1_INTR_STATUS_CBUS_INTR_MASK                 0x00000002
#define BCHP_MPM_CPU_L1_INTR_STATUS_CBUS_INTR_SHIFT                1
#define BCHP_MPM_CPU_L1_INTR_STATUS_CBUS_INTR_DEFAULT              0x00000000

/* MPM_CPU_L1 :: INTR_STATUS :: MPM_CPU_L2_INTR [00:00] */
#define BCHP_MPM_CPU_L1_INTR_STATUS_MPM_CPU_L2_INTR_MASK           0x00000001
#define BCHP_MPM_CPU_L1_INTR_STATUS_MPM_CPU_L2_INTR_SHIFT          0
#define BCHP_MPM_CPU_L1_INTR_STATUS_MPM_CPU_L2_INTR_DEFAULT        0x00000000

/***************************************************************************
 *INTR_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* MPM_CPU_L1 :: INTR_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_reserved0_MASK            0xfffffff8
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_reserved0_SHIFT           3

/* MPM_CPU_L1 :: INTR_MASK_STATUS :: MPM_PM_L2_INTR [02:02] */
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_MPM_PM_L2_INTR_MASK       0x00000004
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_MPM_PM_L2_INTR_SHIFT      2
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_MPM_PM_L2_INTR_DEFAULT    0x00000001

/* MPM_CPU_L1 :: INTR_MASK_STATUS :: CBUS_INTR [01:01] */
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_CBUS_INTR_MASK            0x00000002
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_CBUS_INTR_SHIFT           1
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_CBUS_INTR_DEFAULT         0x00000001

/* MPM_CPU_L1 :: INTR_MASK_STATUS :: MPM_CPU_L2_INTR [00:00] */
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_MPM_CPU_L2_INTR_MASK      0x00000001
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_MPM_CPU_L2_INTR_SHIFT     0
#define BCHP_MPM_CPU_L1_INTR_MASK_STATUS_MPM_CPU_L2_INTR_DEFAULT   0x00000001

/***************************************************************************
 *INTR_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* MPM_CPU_L1 :: INTR_MASK_SET :: reserved0 [31:03] */
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_reserved0_MASK               0xfffffff8
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_reserved0_SHIFT              3

/* MPM_CPU_L1 :: INTR_MASK_SET :: MPM_PM_L2_INTR [02:02] */
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_MPM_PM_L2_INTR_MASK          0x00000004
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_MPM_PM_L2_INTR_SHIFT         2
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_MPM_PM_L2_INTR_DEFAULT       0x00000001

/* MPM_CPU_L1 :: INTR_MASK_SET :: CBUS_INTR [01:01] */
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_CBUS_INTR_MASK               0x00000002
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_CBUS_INTR_SHIFT              1
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_CBUS_INTR_DEFAULT            0x00000001

/* MPM_CPU_L1 :: INTR_MASK_SET :: MPM_CPU_L2_INTR [00:00] */
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_MPM_CPU_L2_INTR_MASK         0x00000001
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_MPM_CPU_L2_INTR_SHIFT        0
#define BCHP_MPM_CPU_L1_INTR_MASK_SET_MPM_CPU_L2_INTR_DEFAULT      0x00000001

/***************************************************************************
 *INTR_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* MPM_CPU_L1 :: INTR_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_reserved0_MASK             0xfffffff8
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_reserved0_SHIFT            3

/* MPM_CPU_L1 :: INTR_MASK_CLEAR :: MPM_PM_L2_INTR [02:02] */
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_MPM_PM_L2_INTR_MASK        0x00000004
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_MPM_PM_L2_INTR_SHIFT       2
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_MPM_PM_L2_INTR_DEFAULT     0x00000001

/* MPM_CPU_L1 :: INTR_MASK_CLEAR :: CBUS_INTR [01:01] */
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_CBUS_INTR_MASK             0x00000002
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_CBUS_INTR_SHIFT            1
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_CBUS_INTR_DEFAULT          0x00000001

/* MPM_CPU_L1 :: INTR_MASK_CLEAR :: MPM_CPU_L2_INTR [00:00] */
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_MPM_CPU_L2_INTR_MASK       0x00000001
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_MPM_CPU_L2_INTR_SHIFT      0
#define BCHP_MPM_CPU_L1_INTR_MASK_CLEAR_MPM_CPU_L2_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_MPM_CPU_L1_H__ */

/* End of File */
