
NUCLEO-L476RG-Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001710  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001898  08001898  00011898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018d8  080018d8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080018d8  080018d8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018d8  080018d8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018d8  080018d8  000118d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018dc  080018dc  000118dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080018e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080018ec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080018ec  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007875  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000154a  00000000  00000000  000278b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  00028e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  00029500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000248f9  00000000  00000000  00029b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b65  00000000  00000000  0004e441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0820  00000000  00000000  00055fa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001367c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019f4  00000000  00000000  0013681c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001880 	.word	0x08001880

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001880 	.word	0x08001880

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f967 	bl	800049e <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f816 	bl	8000200 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f876 	bl	80002c4 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d8:	e7fe      	b.n	80001d8 <main+0x10>

080001da <HAL_GPIO_EXTI_Callback>:
	  ;
  }
  /* USER CODE END 3 */
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80001da:	b580      	push	{r7, lr}
 80001dc:	b082      	sub	sp, #8
 80001de:	af00      	add	r7, sp, #0
 80001e0:	4603      	mov	r3, r0
 80001e2:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13) {               // If The INT Source Is EXTI Line9 (A9 Pin)
 80001e4:	88fb      	ldrh	r3, [r7, #6]
 80001e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80001ea:	d104      	bne.n	80001f6 <HAL_GPIO_EXTI_Callback+0x1c>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Toggle The Output (LED) Pin
 80001ec:	2120      	movs	r1, #32
 80001ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001f2:	f000 fc9d 	bl	8000b30 <HAL_GPIO_TogglePin>
	}
}
 80001f6:	bf00      	nop
 80001f8:	3708      	adds	r7, #8
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
	...

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b096      	sub	sp, #88	; 0x58
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0314 	add.w	r3, r7, #20
 800020a:	2244      	movs	r2, #68	; 0x44
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f001 fb2e 	bl	8001870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	463b      	mov	r3, r7
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
 8000220:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000222:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000226:	f000 fcd3 	bl	8000bd0 <HAL_PWREx_ControlVoltageScaling>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000230:	f000 f89e 	bl	8000370 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000234:	f000 fcae 	bl	8000b94 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000238:	4b21      	ldr	r3, [pc, #132]	; (80002c0 <SystemClock_Config+0xc0>)
 800023a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800023e:	4a20      	ldr	r2, [pc, #128]	; (80002c0 <SystemClock_Config+0xc0>)
 8000240:	f023 0318 	bic.w	r3, r3, #24
 8000244:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000248:	2314      	movs	r3, #20
 800024a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800024c:	2301      	movs	r3, #1
 800024e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000250:	2301      	movs	r3, #1
 8000252:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000254:	2300      	movs	r3, #0
 8000256:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000258:	2360      	movs	r3, #96	; 0x60
 800025a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800025c:	2302      	movs	r3, #2
 800025e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000260:	2301      	movs	r3, #1
 8000262:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000264:	2301      	movs	r3, #1
 8000266:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000268:	2324      	movs	r3, #36	; 0x24
 800026a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800026c:	2307      	movs	r3, #7
 800026e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000270:	2302      	movs	r3, #2
 8000272:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000274:	2302      	movs	r3, #2
 8000276:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000278:	f107 0314 	add.w	r3, r7, #20
 800027c:	4618      	mov	r0, r3
 800027e:	f000 fcfd 	bl	8000c7c <HAL_RCC_OscConfig>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000288:	f000 f872 	bl	8000370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028c:	230f      	movs	r3, #15
 800028e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000290:	2303      	movs	r3, #3
 8000292:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029c:	2300      	movs	r3, #0
 800029e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002a0:	463b      	mov	r3, r7
 80002a2:	2104      	movs	r1, #4
 80002a4:	4618      	mov	r0, r3
 80002a6:	f001 f8c3 	bl	8001430 <HAL_RCC_ClockConfig>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002b0:	f000 f85e 	bl	8000370 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80002b4:	f001 faa8 	bl	8001808 <HAL_RCCEx_EnableMSIPLLMode>
}
 80002b8:	bf00      	nop
 80002ba:	3758      	adds	r7, #88	; 0x58
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	40021000 	.word	0x40021000

080002c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b088      	sub	sp, #32
 80002c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ca:	f107 030c 	add.w	r3, r7, #12
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
 80002d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002da:	4b23      	ldr	r3, [pc, #140]	; (8000368 <MX_GPIO_Init+0xa4>)
 80002dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002de:	4a22      	ldr	r2, [pc, #136]	; (8000368 <MX_GPIO_Init+0xa4>)
 80002e0:	f043 0304 	orr.w	r3, r3, #4
 80002e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002e6:	4b20      	ldr	r3, [pc, #128]	; (8000368 <MX_GPIO_Init+0xa4>)
 80002e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002ea:	f003 0304 	and.w	r3, r3, #4
 80002ee:	60bb      	str	r3, [r7, #8]
 80002f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f2:	4b1d      	ldr	r3, [pc, #116]	; (8000368 <MX_GPIO_Init+0xa4>)
 80002f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002f6:	4a1c      	ldr	r2, [pc, #112]	; (8000368 <MX_GPIO_Init+0xa4>)
 80002f8:	f043 0301 	orr.w	r3, r3, #1
 80002fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002fe:	4b1a      	ldr	r3, [pc, #104]	; (8000368 <MX_GPIO_Init+0xa4>)
 8000300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000302:	f003 0301 	and.w	r3, r3, #1
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800030a:	2200      	movs	r2, #0
 800030c:	2120      	movs	r1, #32
 800030e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000312:	f000 fbf5 	bl	8000b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000316:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800031a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800031c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000322:	2301      	movs	r3, #1
 8000324:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000326:	f107 030c 	add.w	r3, r7, #12
 800032a:	4619      	mov	r1, r3
 800032c:	480f      	ldr	r0, [pc, #60]	; (800036c <MX_GPIO_Init+0xa8>)
 800032e:	f000 fa3d 	bl	80007ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000332:	2320      	movs	r3, #32
 8000334:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000336:	2301      	movs	r3, #1
 8000338:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	2300      	movs	r3, #0
 800033c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033e:	2300      	movs	r3, #0
 8000340:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000342:	f107 030c 	add.w	r3, r7, #12
 8000346:	4619      	mov	r1, r3
 8000348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800034c:	f000 fa2e 	bl	80007ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000350:	2200      	movs	r2, #0
 8000352:	2100      	movs	r1, #0
 8000354:	2028      	movs	r0, #40	; 0x28
 8000356:	f000 f9f2 	bl	800073e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800035a:	2028      	movs	r0, #40	; 0x28
 800035c:	f000 fa0b 	bl	8000776 <HAL_NVIC_EnableIRQ>
}
 8000360:	bf00      	nop
 8000362:	3720      	adds	r7, #32
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	40021000 	.word	0x40021000
 800036c:	48000800 	.word	0x48000800

08000370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000374:	b672      	cpsid	i
}
 8000376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000378:	e7fe      	b.n	8000378 <Error_Handler+0x8>
	...

0800037c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000382:	4b0f      	ldr	r3, [pc, #60]	; (80003c0 <HAL_MspInit+0x44>)
 8000384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000386:	4a0e      	ldr	r2, [pc, #56]	; (80003c0 <HAL_MspInit+0x44>)
 8000388:	f043 0301 	orr.w	r3, r3, #1
 800038c:	6613      	str	r3, [r2, #96]	; 0x60
 800038e:	4b0c      	ldr	r3, [pc, #48]	; (80003c0 <HAL_MspInit+0x44>)
 8000390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000392:	f003 0301 	and.w	r3, r3, #1
 8000396:	607b      	str	r3, [r7, #4]
 8000398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039a:	4b09      	ldr	r3, [pc, #36]	; (80003c0 <HAL_MspInit+0x44>)
 800039c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800039e:	4a08      	ldr	r2, [pc, #32]	; (80003c0 <HAL_MspInit+0x44>)
 80003a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a4:	6593      	str	r3, [r2, #88]	; 0x58
 80003a6:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <HAL_MspInit+0x44>)
 80003a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ae:	603b      	str	r3, [r7, #0]
 80003b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40021000 	.word	0x40021000

080003c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003c8:	e7fe      	b.n	80003c8 <NMI_Handler+0x4>

080003ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ca:	b480      	push	{r7}
 80003cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ce:	e7fe      	b.n	80003ce <HardFault_Handler+0x4>

080003d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d4:	e7fe      	b.n	80003d4 <MemManage_Handler+0x4>

080003d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003da:	e7fe      	b.n	80003da <BusFault_Handler+0x4>

080003dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e0:	e7fe      	b.n	80003e0 <UsageFault_Handler+0x4>

080003e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e6:	bf00      	nop
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr

080003f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000410:	f000 f89a 	bl	8000548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}

08000418 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800041c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000420:	f000 fba0 	bl	8000b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000424:	bf00      	nop
 8000426:	bd80      	pop	{r7, pc}

08000428 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800042c:	4b06      	ldr	r3, [pc, #24]	; (8000448 <SystemInit+0x20>)
 800042e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000432:	4a05      	ldr	r2, [pc, #20]	; (8000448 <SystemInit+0x20>)
 8000434:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000438:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	e000ed00 	.word	0xe000ed00

0800044c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800044c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000484 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000450:	f7ff ffea 	bl	8000428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000454:	480c      	ldr	r0, [pc, #48]	; (8000488 <LoopForever+0x6>)
  ldr r1, =_edata
 8000456:	490d      	ldr	r1, [pc, #52]	; (800048c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000458:	4a0d      	ldr	r2, [pc, #52]	; (8000490 <LoopForever+0xe>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800045c:	e002      	b.n	8000464 <LoopCopyDataInit>

0800045e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000462:	3304      	adds	r3, #4

08000464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000468:	d3f9      	bcc.n	800045e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800046a:	4a0a      	ldr	r2, [pc, #40]	; (8000494 <LoopForever+0x12>)
  ldr r4, =_ebss
 800046c:	4c0a      	ldr	r4, [pc, #40]	; (8000498 <LoopForever+0x16>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000470:	e001      	b.n	8000476 <LoopFillZerobss>

08000472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000474:	3204      	adds	r2, #4

08000476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000478:	d3fb      	bcc.n	8000472 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800047a:	f001 f9d5 	bl	8001828 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800047e:	f7ff fea3 	bl	80001c8 <main>

08000482 <LoopForever>:

LoopForever:
    b LoopForever
 8000482:	e7fe      	b.n	8000482 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000484:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800048c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000490:	080018e0 	.word	0x080018e0
  ldr r2, =_sbss
 8000494:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000498:	2000002c 	.word	0x2000002c

0800049c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800049c:	e7fe      	b.n	800049c <ADC1_2_IRQHandler>

0800049e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	b082      	sub	sp, #8
 80004a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004a4:	2300      	movs	r3, #0
 80004a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a8:	2003      	movs	r0, #3
 80004aa:	f000 f93d 	bl	8000728 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004ae:	200f      	movs	r0, #15
 80004b0:	f000 f80e 	bl	80004d0 <HAL_InitTick>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d002      	beq.n	80004c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004ba:	2301      	movs	r3, #1
 80004bc:	71fb      	strb	r3, [r7, #7]
 80004be:	e001      	b.n	80004c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004c0:	f7ff ff5c 	bl	800037c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004c4:	79fb      	ldrb	r3, [r7, #7]
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004d8:	2300      	movs	r3, #0
 80004da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004dc:	4b17      	ldr	r3, [pc, #92]	; (800053c <HAL_InitTick+0x6c>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d023      	beq.n	800052c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004e4:	4b16      	ldr	r3, [pc, #88]	; (8000540 <HAL_InitTick+0x70>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	4b14      	ldr	r3, [pc, #80]	; (800053c <HAL_InitTick+0x6c>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	4619      	mov	r1, r3
 80004ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 f949 	bl	8000792 <HAL_SYSTICK_Config>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d10f      	bne.n	8000526 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b0f      	cmp	r3, #15
 800050a:	d809      	bhi.n	8000520 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800050c:	2200      	movs	r2, #0
 800050e:	6879      	ldr	r1, [r7, #4]
 8000510:	f04f 30ff 	mov.w	r0, #4294967295
 8000514:	f000 f913 	bl	800073e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000518:	4a0a      	ldr	r2, [pc, #40]	; (8000544 <HAL_InitTick+0x74>)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6013      	str	r3, [r2, #0]
 800051e:	e007      	b.n	8000530 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000520:	2301      	movs	r3, #1
 8000522:	73fb      	strb	r3, [r7, #15]
 8000524:	e004      	b.n	8000530 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000526:	2301      	movs	r3, #1
 8000528:	73fb      	strb	r3, [r7, #15]
 800052a:	e001      	b.n	8000530 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800052c:	2301      	movs	r3, #1
 800052e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000530:	7bfb      	ldrb	r3, [r7, #15]
}
 8000532:	4618      	mov	r0, r3
 8000534:	3710      	adds	r7, #16
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	20000008 	.word	0x20000008
 8000540:	20000000 	.word	0x20000000
 8000544:	20000004 	.word	0x20000004

08000548 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <HAL_IncTick+0x20>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	4b06      	ldr	r3, [pc, #24]	; (800056c <HAL_IncTick+0x24>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4413      	add	r3, r2
 8000558:	4a04      	ldr	r2, [pc, #16]	; (800056c <HAL_IncTick+0x24>)
 800055a:	6013      	str	r3, [r2, #0]
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000008 	.word	0x20000008
 800056c:	20000028 	.word	0x20000028

08000570 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return uwTick;
 8000574:	4b03      	ldr	r3, [pc, #12]	; (8000584 <HAL_GetTick+0x14>)
 8000576:	681b      	ldr	r3, [r3, #0]
}
 8000578:	4618      	mov	r0, r3
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	20000028 	.word	0x20000028

08000588 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f003 0307 	and.w	r3, r3, #7
 8000596:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000598:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <__NVIC_SetPriorityGrouping+0x44>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800059e:	68ba      	ldr	r2, [r7, #8]
 80005a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005a4:	4013      	ands	r3, r2
 80005a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ba:	4a04      	ldr	r2, [pc, #16]	; (80005cc <__NVIC_SetPriorityGrouping+0x44>)
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	60d3      	str	r3, [r2, #12]
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d4:	4b04      	ldr	r3, [pc, #16]	; (80005e8 <__NVIC_GetPriorityGrouping+0x18>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	0a1b      	lsrs	r3, r3, #8
 80005da:	f003 0307 	and.w	r3, r3, #7
}
 80005de:	4618      	mov	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	db0b      	blt.n	8000616 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	f003 021f 	and.w	r2, r3, #31
 8000604:	4907      	ldr	r1, [pc, #28]	; (8000624 <__NVIC_EnableIRQ+0x38>)
 8000606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060a:	095b      	lsrs	r3, r3, #5
 800060c:	2001      	movs	r0, #1
 800060e:	fa00 f202 	lsl.w	r2, r0, r2
 8000612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	e000e100 	.word	0xe000e100

08000628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	6039      	str	r1, [r7, #0]
 8000632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000638:	2b00      	cmp	r3, #0
 800063a:	db0a      	blt.n	8000652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	b2da      	uxtb	r2, r3
 8000640:	490c      	ldr	r1, [pc, #48]	; (8000674 <__NVIC_SetPriority+0x4c>)
 8000642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000646:	0112      	lsls	r2, r2, #4
 8000648:	b2d2      	uxtb	r2, r2
 800064a:	440b      	add	r3, r1
 800064c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000650:	e00a      	b.n	8000668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	b2da      	uxtb	r2, r3
 8000656:	4908      	ldr	r1, [pc, #32]	; (8000678 <__NVIC_SetPriority+0x50>)
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	f003 030f 	and.w	r3, r3, #15
 800065e:	3b04      	subs	r3, #4
 8000660:	0112      	lsls	r2, r2, #4
 8000662:	b2d2      	uxtb	r2, r2
 8000664:	440b      	add	r3, r1
 8000666:	761a      	strb	r2, [r3, #24]
}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000e100 	.word	0xe000e100
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800067c:	b480      	push	{r7}
 800067e:	b089      	sub	sp, #36	; 0x24
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	f1c3 0307 	rsb	r3, r3, #7
 8000696:	2b04      	cmp	r3, #4
 8000698:	bf28      	it	cs
 800069a:	2304      	movcs	r3, #4
 800069c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	3304      	adds	r3, #4
 80006a2:	2b06      	cmp	r3, #6
 80006a4:	d902      	bls.n	80006ac <NVIC_EncodePriority+0x30>
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	3b03      	subs	r3, #3
 80006aa:	e000      	b.n	80006ae <NVIC_EncodePriority+0x32>
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b0:	f04f 32ff 	mov.w	r2, #4294967295
 80006b4:	69bb      	ldr	r3, [r7, #24]
 80006b6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ba:	43da      	mvns	r2, r3
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	401a      	ands	r2, r3
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c4:	f04f 31ff 	mov.w	r1, #4294967295
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	fa01 f303 	lsl.w	r3, r1, r3
 80006ce:	43d9      	mvns	r1, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d4:	4313      	orrs	r3, r2
         );
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3724      	adds	r7, #36	; 0x24
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
	...

080006e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3b01      	subs	r3, #1
 80006f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006f4:	d301      	bcc.n	80006fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006f6:	2301      	movs	r3, #1
 80006f8:	e00f      	b.n	800071a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006fa:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <SysTick_Config+0x40>)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3b01      	subs	r3, #1
 8000700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000702:	210f      	movs	r1, #15
 8000704:	f04f 30ff 	mov.w	r0, #4294967295
 8000708:	f7ff ff8e 	bl	8000628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800070c:	4b05      	ldr	r3, [pc, #20]	; (8000724 <SysTick_Config+0x40>)
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000712:	4b04      	ldr	r3, [pc, #16]	; (8000724 <SysTick_Config+0x40>)
 8000714:	2207      	movs	r2, #7
 8000716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000718:	2300      	movs	r3, #0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	e000e010 	.word	0xe000e010

08000728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f7ff ff29 	bl	8000588 <__NVIC_SetPriorityGrouping>
}
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	b086      	sub	sp, #24
 8000742:	af00      	add	r7, sp, #0
 8000744:	4603      	mov	r3, r0
 8000746:	60b9      	str	r1, [r7, #8]
 8000748:	607a      	str	r2, [r7, #4]
 800074a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000750:	f7ff ff3e 	bl	80005d0 <__NVIC_GetPriorityGrouping>
 8000754:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	68b9      	ldr	r1, [r7, #8]
 800075a:	6978      	ldr	r0, [r7, #20]
 800075c:	f7ff ff8e 	bl	800067c <NVIC_EncodePriority>
 8000760:	4602      	mov	r2, r0
 8000762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000766:	4611      	mov	r1, r2
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ff5d 	bl	8000628 <__NVIC_SetPriority>
}
 800076e:	bf00      	nop
 8000770:	3718      	adds	r7, #24
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	b082      	sub	sp, #8
 800077a:	af00      	add	r7, sp, #0
 800077c:	4603      	mov	r3, r0
 800077e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff31 	bl	80005ec <__NVIC_EnableIRQ>
}
 800078a:	bf00      	nop
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}

08000792 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	b082      	sub	sp, #8
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800079a:	6878      	ldr	r0, [r7, #4]
 800079c:	f7ff ffa2 	bl	80006e4 <SysTick_Config>
 80007a0:	4603      	mov	r3, r0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b087      	sub	sp, #28
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ba:	e17f      	b.n	8000abc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	2101      	movs	r1, #1
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	4013      	ands	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	f000 8171 	beq.w	8000ab6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	f003 0303 	and.w	r3, r3, #3
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d005      	beq.n	80007ec <HAL_GPIO_Init+0x40>
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	f003 0303 	and.w	r3, r3, #3
 80007e8:	2b02      	cmp	r3, #2
 80007ea:	d130      	bne.n	800084e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	2203      	movs	r2, #3
 80007f8:	fa02 f303 	lsl.w	r3, r2, r3
 80007fc:	43db      	mvns	r3, r3
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	4013      	ands	r3, r2
 8000802:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	68da      	ldr	r2, [r3, #12]
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	fa02 f303 	lsl.w	r3, r2, r3
 8000810:	693a      	ldr	r2, [r7, #16]
 8000812:	4313      	orrs	r3, r2
 8000814:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	693a      	ldr	r2, [r7, #16]
 800081a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000822:	2201      	movs	r2, #1
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	43db      	mvns	r3, r3
 800082c:	693a      	ldr	r2, [r7, #16]
 800082e:	4013      	ands	r3, r2
 8000830:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	091b      	lsrs	r3, r3, #4
 8000838:	f003 0201 	and.w	r2, r3, #1
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	693a      	ldr	r2, [r7, #16]
 8000844:	4313      	orrs	r3, r2
 8000846:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	f003 0303 	and.w	r3, r3, #3
 8000856:	2b03      	cmp	r3, #3
 8000858:	d118      	bne.n	800088c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800085e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000860:	2201      	movs	r2, #1
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	fa02 f303 	lsl.w	r3, r2, r3
 8000868:	43db      	mvns	r3, r3
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	4013      	ands	r3, r2
 800086e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	08db      	lsrs	r3, r3, #3
 8000876:	f003 0201 	and.w	r2, r3, #1
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	fa02 f303 	lsl.w	r3, r2, r3
 8000880:	693a      	ldr	r2, [r7, #16]
 8000882:	4313      	orrs	r3, r2
 8000884:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	f003 0303 	and.w	r3, r3, #3
 8000894:	2b03      	cmp	r3, #3
 8000896:	d017      	beq.n	80008c8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	2203      	movs	r2, #3
 80008a4:	fa02 f303 	lsl.w	r3, r2, r3
 80008a8:	43db      	mvns	r3, r3
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	4013      	ands	r3, r2
 80008ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	689a      	ldr	r2, [r3, #8]
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	005b      	lsls	r3, r3, #1
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	693a      	ldr	r2, [r7, #16]
 80008be:	4313      	orrs	r3, r2
 80008c0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	693a      	ldr	r2, [r7, #16]
 80008c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	f003 0303 	and.w	r3, r3, #3
 80008d0:	2b02      	cmp	r3, #2
 80008d2:	d123      	bne.n	800091c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	08da      	lsrs	r2, r3, #3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3208      	adds	r2, #8
 80008dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	f003 0307 	and.w	r3, r3, #7
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	220f      	movs	r2, #15
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	43db      	mvns	r3, r3
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	4013      	ands	r3, r2
 80008f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	691a      	ldr	r2, [r3, #16]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	f003 0307 	and.w	r3, r3, #7
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	fa02 f303 	lsl.w	r3, r2, r3
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	4313      	orrs	r3, r2
 800090c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	08da      	lsrs	r2, r3, #3
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	3208      	adds	r2, #8
 8000916:	6939      	ldr	r1, [r7, #16]
 8000918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	2203      	movs	r2, #3
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	43db      	mvns	r3, r3
 800092e:	693a      	ldr	r2, [r7, #16]
 8000930:	4013      	ands	r3, r2
 8000932:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f003 0203 	and.w	r2, r3, #3
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	693a      	ldr	r2, [r7, #16]
 8000946:	4313      	orrs	r3, r2
 8000948:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000958:	2b00      	cmp	r3, #0
 800095a:	f000 80ac 	beq.w	8000ab6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800095e:	4b5f      	ldr	r3, [pc, #380]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000962:	4a5e      	ldr	r2, [pc, #376]	; (8000adc <HAL_GPIO_Init+0x330>)
 8000964:	f043 0301 	orr.w	r3, r3, #1
 8000968:	6613      	str	r3, [r2, #96]	; 0x60
 800096a:	4b5c      	ldr	r3, [pc, #368]	; (8000adc <HAL_GPIO_Init+0x330>)
 800096c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	60bb      	str	r3, [r7, #8]
 8000974:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000976:	4a5a      	ldr	r2, [pc, #360]	; (8000ae0 <HAL_GPIO_Init+0x334>)
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	089b      	lsrs	r3, r3, #2
 800097c:	3302      	adds	r3, #2
 800097e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000982:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	f003 0303 	and.w	r3, r3, #3
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	220f      	movs	r2, #15
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009a0:	d025      	beq.n	80009ee <HAL_GPIO_Init+0x242>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a4f      	ldr	r2, [pc, #316]	; (8000ae4 <HAL_GPIO_Init+0x338>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d01f      	beq.n	80009ea <HAL_GPIO_Init+0x23e>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a4e      	ldr	r2, [pc, #312]	; (8000ae8 <HAL_GPIO_Init+0x33c>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d019      	beq.n	80009e6 <HAL_GPIO_Init+0x23a>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a4d      	ldr	r2, [pc, #308]	; (8000aec <HAL_GPIO_Init+0x340>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d013      	beq.n	80009e2 <HAL_GPIO_Init+0x236>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a4c      	ldr	r2, [pc, #304]	; (8000af0 <HAL_GPIO_Init+0x344>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d00d      	beq.n	80009de <HAL_GPIO_Init+0x232>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a4b      	ldr	r2, [pc, #300]	; (8000af4 <HAL_GPIO_Init+0x348>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d007      	beq.n	80009da <HAL_GPIO_Init+0x22e>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4a4a      	ldr	r2, [pc, #296]	; (8000af8 <HAL_GPIO_Init+0x34c>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d101      	bne.n	80009d6 <HAL_GPIO_Init+0x22a>
 80009d2:	2306      	movs	r3, #6
 80009d4:	e00c      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009d6:	2307      	movs	r3, #7
 80009d8:	e00a      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009da:	2305      	movs	r3, #5
 80009dc:	e008      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009de:	2304      	movs	r3, #4
 80009e0:	e006      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009e2:	2303      	movs	r3, #3
 80009e4:	e004      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009e6:	2302      	movs	r3, #2
 80009e8:	e002      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009ea:	2301      	movs	r3, #1
 80009ec:	e000      	b.n	80009f0 <HAL_GPIO_Init+0x244>
 80009ee:	2300      	movs	r3, #0
 80009f0:	697a      	ldr	r2, [r7, #20]
 80009f2:	f002 0203 	and.w	r2, r2, #3
 80009f6:	0092      	lsls	r2, r2, #2
 80009f8:	4093      	lsls	r3, r2
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a00:	4937      	ldr	r1, [pc, #220]	; (8000ae0 <HAL_GPIO_Init+0x334>)
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	089b      	lsrs	r3, r3, #2
 8000a06:	3302      	adds	r3, #2
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a0e:	4b3b      	ldr	r3, [pc, #236]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a10:	689b      	ldr	r3, [r3, #8]
 8000a12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	43db      	mvns	r3, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d003      	beq.n	8000a32 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a32:	4a32      	ldr	r2, [pc, #200]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a38:	4b30      	ldr	r3, [pc, #192]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	43db      	mvns	r3, r3
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4013      	ands	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d003      	beq.n	8000a5c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a5c:	4a27      	ldr	r2, [pc, #156]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a5e:	693b      	ldr	r3, [r7, #16]
 8000a60:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a62:	4b26      	ldr	r3, [pc, #152]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	4013      	ands	r3, r2
 8000a70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d003      	beq.n	8000a86 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a86:	4a1d      	ldr	r2, [pc, #116]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	43db      	mvns	r3, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d003      	beq.n	8000ab0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ab0:	4a12      	ldr	r2, [pc, #72]	; (8000afc <HAL_GPIO_Init+0x350>)
 8000ab2:	693b      	ldr	r3, [r7, #16]
 8000ab4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	f47f ae78 	bne.w	80007bc <HAL_GPIO_Init+0x10>
  }
}
 8000acc:	bf00      	nop
 8000ace:	bf00      	nop
 8000ad0:	371c      	adds	r7, #28
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	40010000 	.word	0x40010000
 8000ae4:	48000400 	.word	0x48000400
 8000ae8:	48000800 	.word	0x48000800
 8000aec:	48000c00 	.word	0x48000c00
 8000af0:	48001000 	.word	0x48001000
 8000af4:	48001400 	.word	0x48001400
 8000af8:	48001800 	.word	0x48001800
 8000afc:	40010400 	.word	0x40010400

08000b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	460b      	mov	r3, r1
 8000b0a:	807b      	strh	r3, [r7, #2]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b10:	787b      	ldrb	r3, [r7, #1]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b16:	887a      	ldrh	r2, [r7, #2]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b1c:	e002      	b.n	8000b24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b1e:	887a      	ldrh	r2, [r7, #2]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b24:	bf00      	nop
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	460b      	mov	r3, r1
 8000b3a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	695b      	ldr	r3, [r3, #20]
 8000b40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b42:	887a      	ldrh	r2, [r7, #2]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	4013      	ands	r3, r2
 8000b48:	041a      	lsls	r2, r3, #16
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	43d9      	mvns	r1, r3
 8000b4e:	887b      	ldrh	r3, [r7, #2]
 8000b50:	400b      	ands	r3, r1
 8000b52:	431a      	orrs	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	619a      	str	r2, [r3, #24]
}
 8000b58:	bf00      	nop
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b70:	695a      	ldr	r2, [r3, #20]
 8000b72:	88fb      	ldrh	r3, [r7, #6]
 8000b74:	4013      	ands	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d006      	beq.n	8000b88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b7c:	88fb      	ldrh	r3, [r7, #6]
 8000b7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b80:	88fb      	ldrh	r3, [r7, #6]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fb29 	bl	80001da <HAL_GPIO_EXTI_Callback>
  }
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40010400 	.word	0x40010400

08000b94 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a04      	ldr	r2, [pc, #16]	; (8000bb0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40007000 	.word	0x40007000

08000bb4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000bb8:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <HAL_PWREx_GetVoltageRange+0x18>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	40007000 	.word	0x40007000

08000bd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bde:	d130      	bne.n	8000c42 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000be0:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bec:	d038      	beq.n	8000c60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bee:	4b20      	ldr	r3, [pc, #128]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bf6:	4a1e      	ldr	r2, [pc, #120]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bf8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bfc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000bfe:	4b1d      	ldr	r3, [pc, #116]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2232      	movs	r2, #50	; 0x32
 8000c04:	fb02 f303 	mul.w	r3, r2, r3
 8000c08:	4a1b      	ldr	r2, [pc, #108]	; (8000c78 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0e:	0c9b      	lsrs	r3, r3, #18
 8000c10:	3301      	adds	r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c14:	e002      	b.n	8000c1c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c1e:	695b      	ldr	r3, [r3, #20]
 8000c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c28:	d102      	bne.n	8000c30 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d1f2      	bne.n	8000c16 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c30:	4b0f      	ldr	r3, [pc, #60]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c32:	695b      	ldr	r3, [r3, #20]
 8000c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c3c:	d110      	bne.n	8000c60 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e00f      	b.n	8000c62 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c42:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c4e:	d007      	beq.n	8000c60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c58:	4a05      	ldr	r2, [pc, #20]	; (8000c70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c5e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3714      	adds	r7, #20
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	40007000 	.word	0x40007000
 8000c74:	20000000 	.word	0x20000000
 8000c78:	431bde83 	.word	0x431bde83

08000c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b088      	sub	sp, #32
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e3c6      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c8e:	4ba1      	ldr	r3, [pc, #644]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000c90:	689b      	ldr	r3, [r3, #8]
 8000c92:	f003 030c 	and.w	r3, r3, #12
 8000c96:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c98:	4b9e      	ldr	r3, [pc, #632]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	f003 0303 	and.w	r3, r3, #3
 8000ca0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f003 0310 	and.w	r3, r3, #16
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	f000 80e4 	beq.w	8000e78 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d007      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x4a>
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	2b0c      	cmp	r3, #12
 8000cba:	f040 808b 	bne.w	8000dd4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	f040 8087 	bne.w	8000dd4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000cc6:	4b93      	ldr	r3, [pc, #588]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0302 	and.w	r3, r3, #2
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d005      	beq.n	8000cde <HAL_RCC_OscConfig+0x62>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e39e      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6a1a      	ldr	r2, [r3, #32]
 8000ce2:	4b8c      	ldr	r3, [pc, #560]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0308 	and.w	r3, r3, #8
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d004      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x7c>
 8000cee:	4b89      	ldr	r3, [pc, #548]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cf6:	e005      	b.n	8000d04 <HAL_RCC_OscConfig+0x88>
 8000cf8:	4b86      	ldr	r3, [pc, #536]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000cfe:	091b      	lsrs	r3, r3, #4
 8000d00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d223      	bcs.n	8000d50 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6a1b      	ldr	r3, [r3, #32]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f000 fd1b 	bl	8001748 <RCC_SetFlashLatencyFromMSIRange>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e37f      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d1c:	4b7d      	ldr	r3, [pc, #500]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a7c      	ldr	r2, [pc, #496]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	6013      	str	r3, [r2, #0]
 8000d28:	4b7a      	ldr	r3, [pc, #488]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6a1b      	ldr	r3, [r3, #32]
 8000d34:	4977      	ldr	r1, [pc, #476]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d36:	4313      	orrs	r3, r2
 8000d38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d3a:	4b76      	ldr	r3, [pc, #472]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	021b      	lsls	r3, r3, #8
 8000d48:	4972      	ldr	r1, [pc, #456]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	604b      	str	r3, [r1, #4]
 8000d4e:	e025      	b.n	8000d9c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d50:	4b70      	ldr	r3, [pc, #448]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a6f      	ldr	r2, [pc, #444]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d56:	f043 0308 	orr.w	r3, r3, #8
 8000d5a:	6013      	str	r3, [r2, #0]
 8000d5c:	4b6d      	ldr	r3, [pc, #436]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a1b      	ldr	r3, [r3, #32]
 8000d68:	496a      	ldr	r1, [pc, #424]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d6e:	4b69      	ldr	r3, [pc, #420]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	021b      	lsls	r3, r3, #8
 8000d7c:	4965      	ldr	r1, [pc, #404]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d109      	bne.n	8000d9c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f000 fcdb 	bl	8001748 <RCC_SetFlashLatencyFromMSIRange>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	e33f      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d9c:	f000 fc48 	bl	8001630 <HAL_RCC_GetSysClockFreq>
 8000da0:	4602      	mov	r2, r0
 8000da2:	4b5c      	ldr	r3, [pc, #368]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	091b      	lsrs	r3, r3, #4
 8000da8:	f003 030f 	and.w	r3, r3, #15
 8000dac:	495a      	ldr	r1, [pc, #360]	; (8000f18 <HAL_RCC_OscConfig+0x29c>)
 8000dae:	5ccb      	ldrb	r3, [r1, r3]
 8000db0:	f003 031f 	and.w	r3, r3, #31
 8000db4:	fa22 f303 	lsr.w	r3, r2, r3
 8000db8:	4a58      	ldr	r2, [pc, #352]	; (8000f1c <HAL_RCC_OscConfig+0x2a0>)
 8000dba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000dbc:	4b58      	ldr	r3, [pc, #352]	; (8000f20 <HAL_RCC_OscConfig+0x2a4>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fb85 	bl	80004d0 <HAL_InitTick>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d052      	beq.n	8000e76 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	e323      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d032      	beq.n	8000e42 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ddc:	4b4d      	ldr	r3, [pc, #308]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a4c      	ldr	r2, [pc, #304]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000de8:	f7ff fbc2 	bl	8000570 <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dee:	e008      	b.n	8000e02 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000df0:	f7ff fbbe 	bl	8000570 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d901      	bls.n	8000e02 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e30c      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e02:	4b44      	ldr	r3, [pc, #272]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d0f0      	beq.n	8000df0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e0e:	4b41      	ldr	r3, [pc, #260]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a40      	ldr	r2, [pc, #256]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e14:	f043 0308 	orr.w	r3, r3, #8
 8000e18:	6013      	str	r3, [r2, #0]
 8000e1a:	4b3e      	ldr	r3, [pc, #248]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6a1b      	ldr	r3, [r3, #32]
 8000e26:	493b      	ldr	r1, [pc, #236]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e2c:	4b39      	ldr	r3, [pc, #228]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	69db      	ldr	r3, [r3, #28]
 8000e38:	021b      	lsls	r3, r3, #8
 8000e3a:	4936      	ldr	r1, [pc, #216]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	604b      	str	r3, [r1, #4]
 8000e40:	e01a      	b.n	8000e78 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e42:	4b34      	ldr	r3, [pc, #208]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a33      	ldr	r2, [pc, #204]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e48:	f023 0301 	bic.w	r3, r3, #1
 8000e4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e4e:	f7ff fb8f 	bl	8000570 <HAL_GetTick>
 8000e52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e54:	e008      	b.n	8000e68 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e56:	f7ff fb8b 	bl	8000570 <HAL_GetTick>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e2d9      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e68:	4b2a      	ldr	r3, [pc, #168]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 0302 	and.w	r3, r3, #2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1f0      	bne.n	8000e56 <HAL_RCC_OscConfig+0x1da>
 8000e74:	e000      	b.n	8000e78 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e76:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d074      	beq.n	8000f6e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	2b08      	cmp	r3, #8
 8000e88:	d005      	beq.n	8000e96 <HAL_RCC_OscConfig+0x21a>
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	2b0c      	cmp	r3, #12
 8000e8e:	d10e      	bne.n	8000eae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d10b      	bne.n	8000eae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e96:	4b1f      	ldr	r3, [pc, #124]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d064      	beq.n	8000f6c <HAL_RCC_OscConfig+0x2f0>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d160      	bne.n	8000f6c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e2b6      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eb6:	d106      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x24a>
 8000eb8:	4b16      	ldr	r3, [pc, #88]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a15      	ldr	r2, [pc, #84]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ebe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec2:	6013      	str	r3, [r2, #0]
 8000ec4:	e01d      	b.n	8000f02 <HAL_RCC_OscConfig+0x286>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ece:	d10c      	bne.n	8000eea <HAL_RCC_OscConfig+0x26e>
 8000ed0:	4b10      	ldr	r3, [pc, #64]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0f      	ldr	r2, [pc, #60]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ed6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	4b0d      	ldr	r3, [pc, #52]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a0c      	ldr	r2, [pc, #48]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ee2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ee6:	6013      	str	r3, [r2, #0]
 8000ee8:	e00b      	b.n	8000f02 <HAL_RCC_OscConfig+0x286>
 8000eea:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a09      	ldr	r2, [pc, #36]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ef0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a06      	ldr	r2, [pc, #24]	; (8000f14 <HAL_RCC_OscConfig+0x298>)
 8000efc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f00:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d01c      	beq.n	8000f44 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fb31 	bl	8000570 <HAL_GetTick>
 8000f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f10:	e011      	b.n	8000f36 <HAL_RCC_OscConfig+0x2ba>
 8000f12:	bf00      	nop
 8000f14:	40021000 	.word	0x40021000
 8000f18:	08001898 	.word	0x08001898
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f24:	f7ff fb24 	bl	8000570 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b64      	cmp	r3, #100	; 0x64
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e272      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f36:	4baf      	ldr	r3, [pc, #700]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d0f0      	beq.n	8000f24 <HAL_RCC_OscConfig+0x2a8>
 8000f42:	e014      	b.n	8000f6e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f44:	f7ff fb14 	bl	8000570 <HAL_GetTick>
 8000f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f4a:	e008      	b.n	8000f5e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f4c:	f7ff fb10 	bl	8000570 <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b64      	cmp	r3, #100	; 0x64
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e25e      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f5e:	4ba5      	ldr	r3, [pc, #660]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d1f0      	bne.n	8000f4c <HAL_RCC_OscConfig+0x2d0>
 8000f6a:	e000      	b.n	8000f6e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d060      	beq.n	800103c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d005      	beq.n	8000f8c <HAL_RCC_OscConfig+0x310>
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	2b0c      	cmp	r3, #12
 8000f84:	d119      	bne.n	8000fba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d116      	bne.n	8000fba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f8c:	4b99      	ldr	r3, [pc, #612]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d005      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x328>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e23b      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa4:	4b93      	ldr	r3, [pc, #588]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	061b      	lsls	r3, r3, #24
 8000fb2:	4990      	ldr	r1, [pc, #576]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fb8:	e040      	b.n	800103c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	68db      	ldr	r3, [r3, #12]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d023      	beq.n	800100a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc2:	4b8c      	ldr	r3, [pc, #560]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a8b      	ldr	r2, [pc, #556]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fce:	f7ff facf 	bl	8000570 <HAL_GetTick>
 8000fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fd6:	f7ff facb 	bl	8000570 <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e219      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fe8:	4b82      	ldr	r3, [pc, #520]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0f0      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff4:	4b7f      	ldr	r3, [pc, #508]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	691b      	ldr	r3, [r3, #16]
 8001000:	061b      	lsls	r3, r3, #24
 8001002:	497c      	ldr	r1, [pc, #496]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001004:	4313      	orrs	r3, r2
 8001006:	604b      	str	r3, [r1, #4]
 8001008:	e018      	b.n	800103c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800100a:	4b7a      	ldr	r3, [pc, #488]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a79      	ldr	r2, [pc, #484]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001014:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001016:	f7ff faab 	bl	8000570 <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800101e:	f7ff faa7 	bl	8000570 <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e1f5      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001030:	4b70      	ldr	r3, [pc, #448]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f0      	bne.n	800101e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0308 	and.w	r3, r3, #8
 8001044:	2b00      	cmp	r3, #0
 8001046:	d03c      	beq.n	80010c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d01c      	beq.n	800108a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001050:	4b68      	ldr	r3, [pc, #416]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001052:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001056:	4a67      	ldr	r2, [pc, #412]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001060:	f7ff fa86 	bl	8000570 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001068:	f7ff fa82 	bl	8000570 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b02      	cmp	r3, #2
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e1d0      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800107a:	4b5e      	ldr	r3, [pc, #376]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 800107c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001080:	f003 0302 	and.w	r3, r3, #2
 8001084:	2b00      	cmp	r3, #0
 8001086:	d0ef      	beq.n	8001068 <HAL_RCC_OscConfig+0x3ec>
 8001088:	e01b      	b.n	80010c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800108a:	4b5a      	ldr	r3, [pc, #360]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 800108c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001090:	4a58      	ldr	r2, [pc, #352]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001092:	f023 0301 	bic.w	r3, r3, #1
 8001096:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800109a:	f7ff fa69 	bl	8000570 <HAL_GetTick>
 800109e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010a2:	f7ff fa65 	bl	8000570 <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e1b3      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010b4:	4b4f      	ldr	r3, [pc, #316]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 80010b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d1ef      	bne.n	80010a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0304 	and.w	r3, r3, #4
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	f000 80a6 	beq.w	800121c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010d0:	2300      	movs	r3, #0
 80010d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010d4:	4b47      	ldr	r3, [pc, #284]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 80010d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d10d      	bne.n	80010fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010e0:	4b44      	ldr	r3, [pc, #272]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 80010e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e4:	4a43      	ldr	r2, [pc, #268]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 80010e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ea:	6593      	str	r3, [r2, #88]	; 0x58
 80010ec:	4b41      	ldr	r3, [pc, #260]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 80010ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010f8:	2301      	movs	r3, #1
 80010fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010fc:	4b3e      	ldr	r3, [pc, #248]	; (80011f8 <HAL_RCC_OscConfig+0x57c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001104:	2b00      	cmp	r3, #0
 8001106:	d118      	bne.n	800113a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001108:	4b3b      	ldr	r3, [pc, #236]	; (80011f8 <HAL_RCC_OscConfig+0x57c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a3a      	ldr	r2, [pc, #232]	; (80011f8 <HAL_RCC_OscConfig+0x57c>)
 800110e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001112:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001114:	f7ff fa2c 	bl	8000570 <HAL_GetTick>
 8001118:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800111a:	e008      	b.n	800112e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800111c:	f7ff fa28 	bl	8000570 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	2b02      	cmp	r3, #2
 8001128:	d901      	bls.n	800112e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e176      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800112e:	4b32      	ldr	r3, [pc, #200]	; (80011f8 <HAL_RCC_OscConfig+0x57c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0f0      	beq.n	800111c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d108      	bne.n	8001154 <HAL_RCC_OscConfig+0x4d8>
 8001142:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001148:	4a2a      	ldr	r2, [pc, #168]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001152:	e024      	b.n	800119e <HAL_RCC_OscConfig+0x522>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b05      	cmp	r3, #5
 800115a:	d110      	bne.n	800117e <HAL_RCC_OscConfig+0x502>
 800115c:	4b25      	ldr	r3, [pc, #148]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 800115e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001162:	4a24      	ldr	r2, [pc, #144]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800116c:	4b21      	ldr	r3, [pc, #132]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 800116e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001172:	4a20      	ldr	r2, [pc, #128]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800117c:	e00f      	b.n	800119e <HAL_RCC_OscConfig+0x522>
 800117e:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001184:	4a1b      	ldr	r2, [pc, #108]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001186:	f023 0301 	bic.w	r3, r3, #1
 800118a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800118e:	4b19      	ldr	r3, [pc, #100]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001194:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 8001196:	f023 0304 	bic.w	r3, r3, #4
 800119a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d016      	beq.n	80011d4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a6:	f7ff f9e3 	bl	8000570 <HAL_GetTick>
 80011aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011ac:	e00a      	b.n	80011c4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ae:	f7ff f9df 	bl	8000570 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80011bc:	4293      	cmp	r3, r2
 80011be:	d901      	bls.n	80011c4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80011c0:	2303      	movs	r3, #3
 80011c2:	e12b      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011c4:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <HAL_RCC_OscConfig+0x578>)
 80011c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0ed      	beq.n	80011ae <HAL_RCC_OscConfig+0x532>
 80011d2:	e01a      	b.n	800120a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011d4:	f7ff f9cc 	bl	8000570 <HAL_GetTick>
 80011d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011da:	e00f      	b.n	80011fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011dc:	f7ff f9c8 	bl	8000570 <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d906      	bls.n	80011fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e114      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
 80011f2:	bf00      	nop
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011fc:	4b89      	ldr	r3, [pc, #548]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80011fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1e8      	bne.n	80011dc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800120a:	7ffb      	ldrb	r3, [r7, #31]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d105      	bne.n	800121c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001210:	4b84      	ldr	r3, [pc, #528]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001214:	4a83      	ldr	r2, [pc, #524]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800121a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 80fa 	beq.w	800141a <HAL_RCC_OscConfig+0x79e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122a:	2b02      	cmp	r3, #2
 800122c:	f040 80d0 	bne.w	80013d0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001230:	4b7c      	ldr	r3, [pc, #496]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	f003 0203 	and.w	r2, r3, #3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001240:	429a      	cmp	r2, r3
 8001242:	d130      	bne.n	80012a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	3b01      	subs	r3, #1
 8001250:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001252:	429a      	cmp	r2, r3
 8001254:	d127      	bne.n	80012a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001260:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001262:	429a      	cmp	r2, r3
 8001264:	d11f      	bne.n	80012a6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001270:	2a07      	cmp	r2, #7
 8001272:	bf14      	ite	ne
 8001274:	2201      	movne	r2, #1
 8001276:	2200      	moveq	r2, #0
 8001278:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800127a:	4293      	cmp	r3, r2
 800127c:	d113      	bne.n	80012a6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001288:	085b      	lsrs	r3, r3, #1
 800128a:	3b01      	subs	r3, #1
 800128c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800128e:	429a      	cmp	r2, r3
 8001290:	d109      	bne.n	80012a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	085b      	lsrs	r3, r3, #1
 800129e:	3b01      	subs	r3, #1
 80012a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d06e      	beq.n	8001384 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	2b0c      	cmp	r3, #12
 80012aa:	d069      	beq.n	8001380 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80012ac:	4b5d      	ldr	r3, [pc, #372]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d105      	bne.n	80012c4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80012b8:	4b5a      	ldr	r3, [pc, #360]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e0a9      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80012c8:	4b56      	ldr	r3, [pc, #344]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a55      	ldr	r2, [pc, #340]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80012ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012d2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012d4:	f7ff f94c 	bl	8000570 <HAL_GetTick>
 80012d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012da:	e008      	b.n	80012ee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012dc:	f7ff f948 	bl	8000570 <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e096      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ee:	4b4d      	ldr	r3, [pc, #308]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1f0      	bne.n	80012dc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012fa:	4b4a      	ldr	r3, [pc, #296]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80012fc:	68da      	ldr	r2, [r3, #12]
 80012fe:	4b4a      	ldr	r3, [pc, #296]	; (8001428 <HAL_RCC_OscConfig+0x7ac>)
 8001300:	4013      	ands	r3, r2
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800130a:	3a01      	subs	r2, #1
 800130c:	0112      	lsls	r2, r2, #4
 800130e:	4311      	orrs	r1, r2
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001314:	0212      	lsls	r2, r2, #8
 8001316:	4311      	orrs	r1, r2
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800131c:	0852      	lsrs	r2, r2, #1
 800131e:	3a01      	subs	r2, #1
 8001320:	0552      	lsls	r2, r2, #21
 8001322:	4311      	orrs	r1, r2
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001328:	0852      	lsrs	r2, r2, #1
 800132a:	3a01      	subs	r2, #1
 800132c:	0652      	lsls	r2, r2, #25
 800132e:	4311      	orrs	r1, r2
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001334:	0912      	lsrs	r2, r2, #4
 8001336:	0452      	lsls	r2, r2, #17
 8001338:	430a      	orrs	r2, r1
 800133a:	493a      	ldr	r1, [pc, #232]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 800133c:	4313      	orrs	r3, r2
 800133e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001340:	4b38      	ldr	r3, [pc, #224]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a37      	ldr	r2, [pc, #220]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001346:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800134a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800134c:	4b35      	ldr	r3, [pc, #212]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4a34      	ldr	r2, [pc, #208]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001352:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001356:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001358:	f7ff f90a 	bl	8000570 <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001360:	f7ff f906 	bl	8000570 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e054      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001372:	4b2c      	ldr	r3, [pc, #176]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800137e:	e04c      	b.n	800141a <HAL_RCC_OscConfig+0x79e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e04b      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001384:	4b27      	ldr	r3, [pc, #156]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d144      	bne.n	800141a <HAL_RCC_OscConfig+0x79e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001390:	4b24      	ldr	r3, [pc, #144]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a23      	ldr	r2, [pc, #140]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 8001396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800139a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800139c:	4b21      	ldr	r3, [pc, #132]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	4a20      	ldr	r2, [pc, #128]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80013a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80013a8:	f7ff f8e2 	bl	8000570 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b0:	f7ff f8de 	bl	8000570 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e02c      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d0f0      	beq.n	80013b0 <HAL_RCC_OscConfig+0x734>
 80013ce:	e024      	b.n	800141a <HAL_RCC_OscConfig+0x79e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	2b0c      	cmp	r3, #12
 80013d4:	d01f      	beq.n	8001416 <HAL_RCC_OscConfig+0x79a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a12      	ldr	r2, [pc, #72]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80013dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e2:	f7ff f8c5 	bl	8000570 <HAL_GetTick>
 80013e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013e8:	e008      	b.n	80013fc <HAL_RCC_OscConfig+0x780>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ea:	f7ff f8c1 	bl	8000570 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d901      	bls.n	80013fc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e00f      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1f0      	bne.n	80013ea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 800140a:	68da      	ldr	r2, [r3, #12]
 800140c:	4905      	ldr	r1, [pc, #20]	; (8001424 <HAL_RCC_OscConfig+0x7a8>)
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <HAL_RCC_OscConfig+0x7b0>)
 8001410:	4013      	ands	r3, r2
 8001412:	60cb      	str	r3, [r1, #12]
 8001414:	e001      	b.n	800141a <HAL_RCC_OscConfig+0x79e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e000      	b.n	800141c <HAL_RCC_OscConfig+0x7a0>
      }
    }
  }
  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	3720      	adds	r7, #32
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40021000 	.word	0x40021000
 8001428:	f99d808c 	.word	0xf99d808c
 800142c:	feeefffc 	.word	0xfeeefffc

08001430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d101      	bne.n	8001444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e0e7      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001444:	4b75      	ldr	r3, [pc, #468]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0307 	and.w	r3, r3, #7
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	429a      	cmp	r2, r3
 8001450:	d910      	bls.n	8001474 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001452:	4b72      	ldr	r3, [pc, #456]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f023 0207 	bic.w	r2, r3, #7
 800145a:	4970      	ldr	r1, [pc, #448]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	4313      	orrs	r3, r2
 8001460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001462:	4b6e      	ldr	r3, [pc, #440]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0307 	and.w	r3, r3, #7
 800146a:	683a      	ldr	r2, [r7, #0]
 800146c:	429a      	cmp	r2, r3
 800146e:	d001      	beq.n	8001474 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e0cf      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d010      	beq.n	80014a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689a      	ldr	r2, [r3, #8]
 8001484:	4b66      	ldr	r3, [pc, #408]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800148c:	429a      	cmp	r2, r3
 800148e:	d908      	bls.n	80014a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001490:	4b63      	ldr	r3, [pc, #396]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	4960      	ldr	r1, [pc, #384]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 800149e:	4313      	orrs	r3, r2
 80014a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d04c      	beq.n	8001548 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b03      	cmp	r3, #3
 80014b4:	d107      	bne.n	80014c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014b6:	4b5a      	ldr	r3, [pc, #360]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d121      	bne.n	8001506 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e0a6      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d107      	bne.n	80014de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ce:	4b54      	ldr	r3, [pc, #336]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d115      	bne.n	8001506 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e09a      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d107      	bne.n	80014f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014e6:	4b4e      	ldr	r3, [pc, #312]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d109      	bne.n	8001506 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e08e      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014f6:	4b4a      	ldr	r3, [pc, #296]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e086      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001506:	4b46      	ldr	r3, [pc, #280]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f023 0203 	bic.w	r2, r3, #3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	4943      	ldr	r1, [pc, #268]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001514:	4313      	orrs	r3, r2
 8001516:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001518:	f7ff f82a 	bl	8000570 <HAL_GetTick>
 800151c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800151e:	e00a      	b.n	8001536 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001520:	f7ff f826 	bl	8000570 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	f241 3288 	movw	r2, #5000	; 0x1388
 800152e:	4293      	cmp	r3, r2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e06e      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001536:	4b3a      	ldr	r3, [pc, #232]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 020c 	and.w	r2, r3, #12
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	429a      	cmp	r2, r3
 8001546:	d1eb      	bne.n	8001520 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0302 	and.w	r3, r3, #2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d010      	beq.n	8001576 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	4b31      	ldr	r3, [pc, #196]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001560:	429a      	cmp	r2, r3
 8001562:	d208      	bcs.n	8001576 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001564:	4b2e      	ldr	r3, [pc, #184]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	492b      	ldr	r1, [pc, #172]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 8001572:	4313      	orrs	r3, r2
 8001574:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001576:	4b29      	ldr	r3, [pc, #164]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d210      	bcs.n	80015a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001584:	4b25      	ldr	r3, [pc, #148]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f023 0207 	bic.w	r2, r3, #7
 800158c:	4923      	ldr	r1, [pc, #140]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	4313      	orrs	r3, r2
 8001592:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001594:	4b21      	ldr	r3, [pc, #132]	; (800161c <HAL_RCC_ClockConfig+0x1ec>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d001      	beq.n	80015a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e036      	b.n	8001614 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d008      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015b2:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	4918      	ldr	r1, [pc, #96]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80015c0:	4313      	orrs	r3, r2
 80015c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d009      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015d0:	4b13      	ldr	r3, [pc, #76]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	4910      	ldr	r1, [pc, #64]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80015e0:	4313      	orrs	r3, r2
 80015e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015e4:	f000 f824 	bl	8001630 <HAL_RCC_GetSysClockFreq>
 80015e8:	4602      	mov	r2, r0
 80015ea:	4b0d      	ldr	r3, [pc, #52]	; (8001620 <HAL_RCC_ClockConfig+0x1f0>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	091b      	lsrs	r3, r3, #4
 80015f0:	f003 030f 	and.w	r3, r3, #15
 80015f4:	490b      	ldr	r1, [pc, #44]	; (8001624 <HAL_RCC_ClockConfig+0x1f4>)
 80015f6:	5ccb      	ldrb	r3, [r1, r3]
 80015f8:	f003 031f 	and.w	r3, r3, #31
 80015fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001600:	4a09      	ldr	r2, [pc, #36]	; (8001628 <HAL_RCC_ClockConfig+0x1f8>)
 8001602:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <HAL_RCC_ClockConfig+0x1fc>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff61 	bl	80004d0 <HAL_InitTick>
 800160e:	4603      	mov	r3, r0
 8001610:	72fb      	strb	r3, [r7, #11]

  return status;
 8001612:	7afb      	ldrb	r3, [r7, #11]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40022000 	.word	0x40022000
 8001620:	40021000 	.word	0x40021000
 8001624:	08001898 	.word	0x08001898
 8001628:	20000000 	.word	0x20000000
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	; 0x24
 8001634:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800163e:	4b3e      	ldr	r3, [pc, #248]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
 8001646:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001648:	4b3b      	ldr	r3, [pc, #236]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d005      	beq.n	8001664 <HAL_RCC_GetSysClockFreq+0x34>
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	2b0c      	cmp	r3, #12
 800165c:	d121      	bne.n	80016a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d11e      	bne.n	80016a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001664:	4b34      	ldr	r3, [pc, #208]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0308 	and.w	r3, r3, #8
 800166c:	2b00      	cmp	r3, #0
 800166e:	d107      	bne.n	8001680 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001670:	4b31      	ldr	r3, [pc, #196]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 8001672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001676:	0a1b      	lsrs	r3, r3, #8
 8001678:	f003 030f 	and.w	r3, r3, #15
 800167c:	61fb      	str	r3, [r7, #28]
 800167e:	e005      	b.n	800168c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001680:	4b2d      	ldr	r3, [pc, #180]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	091b      	lsrs	r3, r3, #4
 8001686:	f003 030f 	and.w	r3, r3, #15
 800168a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800168c:	4a2b      	ldr	r2, [pc, #172]	; (800173c <HAL_RCC_GetSysClockFreq+0x10c>)
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001694:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10d      	bne.n	80016b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016a0:	e00a      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d102      	bne.n	80016ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016a8:	4b25      	ldr	r3, [pc, #148]	; (8001740 <HAL_RCC_GetSysClockFreq+0x110>)
 80016aa:	61bb      	str	r3, [r7, #24]
 80016ac:	e004      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d101      	bne.n	80016b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016b4:	4b23      	ldr	r3, [pc, #140]	; (8001744 <HAL_RCC_GetSysClockFreq+0x114>)
 80016b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	2b0c      	cmp	r3, #12
 80016bc:	d134      	bne.n	8001728 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016be:	4b1e      	ldr	r3, [pc, #120]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d003      	beq.n	80016d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	2b03      	cmp	r3, #3
 80016d2:	d003      	beq.n	80016dc <HAL_RCC_GetSysClockFreq+0xac>
 80016d4:	e005      	b.n	80016e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <HAL_RCC_GetSysClockFreq+0x110>)
 80016d8:	617b      	str	r3, [r7, #20]
      break;
 80016da:	e005      	b.n	80016e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016dc:	4b19      	ldr	r3, [pc, #100]	; (8001744 <HAL_RCC_GetSysClockFreq+0x114>)
 80016de:	617b      	str	r3, [r7, #20]
      break;
 80016e0:	e002      	b.n	80016e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	617b      	str	r3, [r7, #20]
      break;
 80016e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016e8:	4b13      	ldr	r3, [pc, #76]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	091b      	lsrs	r3, r3, #4
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	3301      	adds	r3, #1
 80016f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	0a1b      	lsrs	r3, r3, #8
 80016fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	fb02 f203 	mul.w	r2, r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800170e:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <HAL_RCC_GetSysClockFreq+0x108>)
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	0e5b      	lsrs	r3, r3, #25
 8001714:	f003 0303 	and.w	r3, r3, #3
 8001718:	3301      	adds	r3, #1
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	fbb2 f3f3 	udiv	r3, r2, r3
 8001726:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001728:	69bb      	ldr	r3, [r7, #24]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3724      	adds	r7, #36	; 0x24
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000
 800173c:	080018a8 	.word	0x080018a8
 8001740:	00f42400 	.word	0x00f42400
 8001744:	007a1200 	.word	0x007a1200

08001748 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001750:	2300      	movs	r3, #0
 8001752:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001754:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001760:	f7ff fa28 	bl	8000bb4 <HAL_PWREx_GetVoltageRange>
 8001764:	6178      	str	r0, [r7, #20]
 8001766:	e014      	b.n	8001792 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001768:	4b25      	ldr	r3, [pc, #148]	; (8001800 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800176a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800176c:	4a24      	ldr	r2, [pc, #144]	; (8001800 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800176e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001772:	6593      	str	r3, [r2, #88]	; 0x58
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001780:	f7ff fa18 	bl	8000bb4 <HAL_PWREx_GetVoltageRange>
 8001784:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001786:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178a:	4a1d      	ldr	r2, [pc, #116]	; (8001800 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800178c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001790:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001798:	d10b      	bne.n	80017b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b80      	cmp	r3, #128	; 0x80
 800179e:	d919      	bls.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2ba0      	cmp	r3, #160	; 0xa0
 80017a4:	d902      	bls.n	80017ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017a6:	2302      	movs	r3, #2
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	e013      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017ac:	2301      	movs	r3, #1
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	e010      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b80      	cmp	r3, #128	; 0x80
 80017b6:	d902      	bls.n	80017be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017b8:	2303      	movs	r3, #3
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	e00a      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2b80      	cmp	r3, #128	; 0x80
 80017c2:	d102      	bne.n	80017ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017c4:	2302      	movs	r3, #2
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	e004      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b70      	cmp	r3, #112	; 0x70
 80017ce:	d101      	bne.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017d0:	2301      	movs	r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f023 0207 	bic.w	r2, r3, #7
 80017dc:	4909      	ldr	r1, [pc, #36]	; (8001804 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017e4:	4b07      	ldr	r3, [pc, #28]	; (8001804 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d001      	beq.n	80017f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000
 8001804:	40022000 	.word	0x40022000

08001808 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800180c:	4b05      	ldr	r3, [pc, #20]	; (8001824 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a04      	ldr	r2, [pc, #16]	; (8001824 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001812:	f043 0304 	orr.w	r3, r3, #4
 8001816:	6013      	str	r3, [r2, #0]
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	40021000 	.word	0x40021000

08001828 <__libc_init_array>:
 8001828:	b570      	push	{r4, r5, r6, lr}
 800182a:	4d0d      	ldr	r5, [pc, #52]	; (8001860 <__libc_init_array+0x38>)
 800182c:	4c0d      	ldr	r4, [pc, #52]	; (8001864 <__libc_init_array+0x3c>)
 800182e:	1b64      	subs	r4, r4, r5
 8001830:	10a4      	asrs	r4, r4, #2
 8001832:	2600      	movs	r6, #0
 8001834:	42a6      	cmp	r6, r4
 8001836:	d109      	bne.n	800184c <__libc_init_array+0x24>
 8001838:	4d0b      	ldr	r5, [pc, #44]	; (8001868 <__libc_init_array+0x40>)
 800183a:	4c0c      	ldr	r4, [pc, #48]	; (800186c <__libc_init_array+0x44>)
 800183c:	f000 f820 	bl	8001880 <_init>
 8001840:	1b64      	subs	r4, r4, r5
 8001842:	10a4      	asrs	r4, r4, #2
 8001844:	2600      	movs	r6, #0
 8001846:	42a6      	cmp	r6, r4
 8001848:	d105      	bne.n	8001856 <__libc_init_array+0x2e>
 800184a:	bd70      	pop	{r4, r5, r6, pc}
 800184c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001850:	4798      	blx	r3
 8001852:	3601      	adds	r6, #1
 8001854:	e7ee      	b.n	8001834 <__libc_init_array+0xc>
 8001856:	f855 3b04 	ldr.w	r3, [r5], #4
 800185a:	4798      	blx	r3
 800185c:	3601      	adds	r6, #1
 800185e:	e7f2      	b.n	8001846 <__libc_init_array+0x1e>
 8001860:	080018d8 	.word	0x080018d8
 8001864:	080018d8 	.word	0x080018d8
 8001868:	080018d8 	.word	0x080018d8
 800186c:	080018dc 	.word	0x080018dc

08001870 <memset>:
 8001870:	4402      	add	r2, r0
 8001872:	4603      	mov	r3, r0
 8001874:	4293      	cmp	r3, r2
 8001876:	d100      	bne.n	800187a <memset+0xa>
 8001878:	4770      	bx	lr
 800187a:	f803 1b01 	strb.w	r1, [r3], #1
 800187e:	e7f9      	b.n	8001874 <memset+0x4>

08001880 <_init>:
 8001880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001882:	bf00      	nop
 8001884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001886:	bc08      	pop	{r3}
 8001888:	469e      	mov	lr, r3
 800188a:	4770      	bx	lr

0800188c <_fini>:
 800188c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188e:	bf00      	nop
 8001890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001892:	bc08      	pop	{r3}
 8001894:	469e      	mov	lr, r3
 8001896:	4770      	bx	lr
