

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s'
================================================================
* Date:           Fri Mar  1 05:37:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.061 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%layer15_out_read = read i672 @_ssdm_op_Read.ap_fifo.volatile.i672P0A, i672 %layer15_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 3 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 672> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i672 %layer15_out_read"   --->   Operation 4 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 16, i32 31"   --->   Operation 5 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 32, i32 47"   --->   Operation 6 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 48, i32 63"   --->   Operation 7 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 64, i32 79"   --->   Operation 8 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 80, i32 95"   --->   Operation 9 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 96, i32 111"   --->   Operation 10 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 112, i32 127"   --->   Operation 11 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 128, i32 143"   --->   Operation 12 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 144, i32 159"   --->   Operation 13 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 160, i32 175"   --->   Operation 14 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 176, i32 191"   --->   Operation 15 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 192, i32 207"   --->   Operation 16 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 208, i32 223"   --->   Operation 17 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 224, i32 239"   --->   Operation 18 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 240, i32 255"   --->   Operation 19 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 256, i32 271"   --->   Operation 20 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 272, i32 287"   --->   Operation 21 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 288, i32 303"   --->   Operation 22 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 304, i32 319"   --->   Operation 23 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 320, i32 335"   --->   Operation 24 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 336, i32 351"   --->   Operation 25 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 352, i32 367"   --->   Operation 26 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 368, i32 383"   --->   Operation 27 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 384, i32 399"   --->   Operation 28 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 400, i32 415"   --->   Operation 29 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 416, i32 431"   --->   Operation 30 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 432, i32 447"   --->   Operation 31 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 448, i32 463"   --->   Operation 32 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 464, i32 479"   --->   Operation 33 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 480, i32 495"   --->   Operation 34 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 496, i32 511"   --->   Operation 35 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 512, i32 527"   --->   Operation 36 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 528, i32 543"   --->   Operation 37 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 544, i32 559"   --->   Operation 38 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 560, i32 575"   --->   Operation 39 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 576, i32 591"   --->   Operation 40 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 592, i32 607"   --->   Operation 41 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 608, i32 623"   --->   Operation 42 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 624, i32 639"   --->   Operation 43 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 640, i32 655"   --->   Operation 44 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 656, i32 671"   --->   Operation 45 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer17_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer15_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 42, void @empty_15, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 48 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln1273, i10 0"   --->   Operation 49 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%add_ln1347 = add i26 %r_V, i26 1048576"   --->   Operation 50 'add' 'add_ln1347' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347, i32 10, i32 25"   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_64 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_117, i10 0"   --->   Operation 52 'bitconcatenate' 'r_V_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.84ns)   --->   "%add_ln1347_64 = add i26 %r_V_64, i26 1048576"   --->   Operation 53 'add' 'add_ln1347_64' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_64, i32 10, i32 25"   --->   Operation 54 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_65 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_118, i10 0"   --->   Operation 55 'bitconcatenate' 'r_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln1347_65 = add i26 %r_V_65, i26 1048576"   --->   Operation 56 'add' 'add_ln1347_65' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_65, i32 10, i32 25"   --->   Operation 57 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_119, i10 0"   --->   Operation 58 'bitconcatenate' 'r_V_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.84ns)   --->   "%add_ln1347_66 = add i26 %r_V_66, i26 1048576"   --->   Operation 59 'add' 'add_ln1347_66' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_66, i32 10, i32 25"   --->   Operation 60 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_67 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_120, i10 0"   --->   Operation 61 'bitconcatenate' 'r_V_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.84ns)   --->   "%add_ln1347_67 = add i26 %r_V_67, i26 1048576"   --->   Operation 62 'add' 'add_ln1347_67' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_67, i32 10, i32 25"   --->   Operation 63 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_68 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_121, i10 0"   --->   Operation 64 'bitconcatenate' 'r_V_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.84ns)   --->   "%add_ln1347_68 = add i26 %r_V_68, i26 1048576"   --->   Operation 65 'add' 'add_ln1347_68' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_68, i32 10, i32 25"   --->   Operation 66 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_69 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_122, i10 0"   --->   Operation 67 'bitconcatenate' 'r_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.84ns)   --->   "%add_ln1347_69 = add i26 %r_V_69, i26 1048576"   --->   Operation 68 'add' 'add_ln1347_69' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_69, i32 10, i32 25"   --->   Operation 69 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_70 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_123, i10 0"   --->   Operation 70 'bitconcatenate' 'r_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.84ns)   --->   "%add_ln1347_70 = add i26 %r_V_70, i26 1048576"   --->   Operation 71 'add' 'add_ln1347_70' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_70, i32 10, i32 25"   --->   Operation 72 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_71 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_124, i10 0"   --->   Operation 73 'bitconcatenate' 'r_V_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.84ns)   --->   "%add_ln1347_71 = add i26 %r_V_71, i26 1048576"   --->   Operation 74 'add' 'add_ln1347_71' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_71, i32 10, i32 25"   --->   Operation 75 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_72 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_125, i10 0"   --->   Operation 76 'bitconcatenate' 'r_V_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.84ns)   --->   "%add_ln1347_72 = add i26 %r_V_72, i26 1048576"   --->   Operation 77 'add' 'add_ln1347_72' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_72, i32 10, i32 25"   --->   Operation 78 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_73 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_126, i10 0"   --->   Operation 79 'bitconcatenate' 'r_V_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%add_ln1347_73 = add i26 %r_V_73, i26 1048576"   --->   Operation 80 'add' 'add_ln1347_73' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_73, i32 10, i32 25"   --->   Operation 81 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_74 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_127, i10 0"   --->   Operation 82 'bitconcatenate' 'r_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.84ns)   --->   "%add_ln1347_74 = add i26 %r_V_74, i26 1048576"   --->   Operation 83 'add' 'add_ln1347_74' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_74, i32 10, i32 25"   --->   Operation 84 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_75 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_128, i10 0"   --->   Operation 85 'bitconcatenate' 'r_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.84ns)   --->   "%add_ln1347_75 = add i26 %r_V_75, i26 1048576"   --->   Operation 86 'add' 'add_ln1347_75' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_75, i32 10, i32 25"   --->   Operation 87 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_76 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_129, i10 0"   --->   Operation 88 'bitconcatenate' 'r_V_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.84ns)   --->   "%add_ln1347_76 = add i26 %r_V_76, i26 1048576"   --->   Operation 89 'add' 'add_ln1347_76' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_76, i32 10, i32 25"   --->   Operation 90 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_77 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_130, i10 0"   --->   Operation 91 'bitconcatenate' 'r_V_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.84ns)   --->   "%add_ln1347_77 = add i26 %r_V_77, i26 1048576"   --->   Operation 92 'add' 'add_ln1347_77' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_77, i32 10, i32 25"   --->   Operation 93 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_78 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_131, i10 0"   --->   Operation 94 'bitconcatenate' 'r_V_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.84ns)   --->   "%add_ln1347_78 = add i26 %r_V_78, i26 1048576"   --->   Operation 95 'add' 'add_ln1347_78' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_78, i32 10, i32 25"   --->   Operation 96 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_79 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_132, i10 0"   --->   Operation 97 'bitconcatenate' 'r_V_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.84ns)   --->   "%add_ln1347_79 = add i26 %r_V_79, i26 1048576"   --->   Operation 98 'add' 'add_ln1347_79' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_79, i32 10, i32 25"   --->   Operation 99 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_80 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_133, i10 0"   --->   Operation 100 'bitconcatenate' 'r_V_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.84ns)   --->   "%add_ln1347_80 = add i26 %r_V_80, i26 1048576"   --->   Operation 101 'add' 'add_ln1347_80' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_80, i32 10, i32 25"   --->   Operation 102 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_81 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_134, i10 0"   --->   Operation 103 'bitconcatenate' 'r_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.84ns)   --->   "%add_ln1347_81 = add i26 %r_V_81, i26 1048576"   --->   Operation 104 'add' 'add_ln1347_81' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_81, i32 10, i32 25"   --->   Operation 105 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_82 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_135, i10 0"   --->   Operation 106 'bitconcatenate' 'r_V_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.84ns)   --->   "%add_ln1347_82 = add i26 %r_V_82, i26 1048576"   --->   Operation 107 'add' 'add_ln1347_82' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_82, i32 10, i32 25"   --->   Operation 108 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_83 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_136, i10 0"   --->   Operation 109 'bitconcatenate' 'r_V_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.84ns)   --->   "%add_ln1347_83 = add i26 %r_V_83, i26 1048576"   --->   Operation 110 'add' 'add_ln1347_83' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_83, i32 10, i32 25"   --->   Operation 111 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_84 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_137, i10 0"   --->   Operation 112 'bitconcatenate' 'r_V_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.84ns)   --->   "%add_ln1347_84 = add i26 %r_V_84, i26 1048576"   --->   Operation 113 'add' 'add_ln1347_84' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_84, i32 10, i32 25"   --->   Operation 114 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%r_V_85 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_138, i10 0"   --->   Operation 115 'bitconcatenate' 'r_V_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.84ns)   --->   "%add_ln1347_85 = add i26 %r_V_85, i26 1048576"   --->   Operation 116 'add' 'add_ln1347_85' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_85, i32 10, i32 25"   --->   Operation 117 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_86 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_139, i10 0"   --->   Operation 118 'bitconcatenate' 'r_V_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.84ns)   --->   "%add_ln1347_86 = add i26 %r_V_86, i26 1048576"   --->   Operation 119 'add' 'add_ln1347_86' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_86, i32 10, i32 25"   --->   Operation 120 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_87 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_140, i10 0"   --->   Operation 121 'bitconcatenate' 'r_V_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.84ns)   --->   "%add_ln1347_87 = add i26 %r_V_87, i26 1048576"   --->   Operation 122 'add' 'add_ln1347_87' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_87, i32 10, i32 25"   --->   Operation 123 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_88 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_141, i10 0"   --->   Operation 124 'bitconcatenate' 'r_V_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.84ns)   --->   "%add_ln1347_88 = add i26 %r_V_88, i26 1048576"   --->   Operation 125 'add' 'add_ln1347_88' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_88, i32 10, i32 25"   --->   Operation 126 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%r_V_89 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_142, i10 0"   --->   Operation 127 'bitconcatenate' 'r_V_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.84ns)   --->   "%add_ln1347_89 = add i26 %r_V_89, i26 1048576"   --->   Operation 128 'add' 'add_ln1347_89' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_89, i32 10, i32 25"   --->   Operation 129 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_90 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_143, i10 0"   --->   Operation 130 'bitconcatenate' 'r_V_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.84ns)   --->   "%add_ln1347_90 = add i26 %r_V_90, i26 1048576"   --->   Operation 131 'add' 'add_ln1347_90' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_90, i32 10, i32 25"   --->   Operation 132 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_91 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_144, i10 0"   --->   Operation 133 'bitconcatenate' 'r_V_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.84ns)   --->   "%add_ln1347_91 = add i26 %r_V_91, i26 1048576"   --->   Operation 134 'add' 'add_ln1347_91' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_91, i32 10, i32 25"   --->   Operation 135 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_92 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_145, i10 0"   --->   Operation 136 'bitconcatenate' 'r_V_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.84ns)   --->   "%add_ln1347_92 = add i26 %r_V_92, i26 1048576"   --->   Operation 137 'add' 'add_ln1347_92' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_92, i32 10, i32 25"   --->   Operation 138 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_93 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_146, i10 0"   --->   Operation 139 'bitconcatenate' 'r_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.84ns)   --->   "%add_ln1347_93 = add i26 %r_V_93, i26 1048576"   --->   Operation 140 'add' 'add_ln1347_93' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_93, i32 10, i32 25"   --->   Operation 141 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_94 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_147, i10 0"   --->   Operation 142 'bitconcatenate' 'r_V_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.84ns)   --->   "%add_ln1347_94 = add i26 %r_V_94, i26 1048576"   --->   Operation 143 'add' 'add_ln1347_94' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_94, i32 10, i32 25"   --->   Operation 144 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_95 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_148, i10 0"   --->   Operation 145 'bitconcatenate' 'r_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.84ns)   --->   "%add_ln1347_95 = add i26 %r_V_95, i26 1048576"   --->   Operation 146 'add' 'add_ln1347_95' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_95, i32 10, i32 25"   --->   Operation 147 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%r_V_96 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_149, i10 0"   --->   Operation 148 'bitconcatenate' 'r_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.84ns)   --->   "%add_ln1347_96 = add i26 %r_V_96, i26 1048576"   --->   Operation 149 'add' 'add_ln1347_96' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_96, i32 10, i32 25"   --->   Operation 150 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%r_V_97 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_150, i10 0"   --->   Operation 151 'bitconcatenate' 'r_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.84ns)   --->   "%add_ln1347_97 = add i26 %r_V_97, i26 1048576"   --->   Operation 152 'add' 'add_ln1347_97' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_97, i32 10, i32 25"   --->   Operation 153 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%r_V_98 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_151, i10 0"   --->   Operation 154 'bitconcatenate' 'r_V_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.84ns)   --->   "%add_ln1347_98 = add i26 %r_V_98, i26 1048576"   --->   Operation 155 'add' 'add_ln1347_98' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_98, i32 10, i32 25"   --->   Operation 156 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_99 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_152, i10 0"   --->   Operation 157 'bitconcatenate' 'r_V_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.84ns)   --->   "%add_ln1347_99 = add i26 %r_V_99, i26 1048576"   --->   Operation 158 'add' 'add_ln1347_99' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_99, i32 10, i32 25"   --->   Operation 159 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%r_V_100 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_153, i10 0"   --->   Operation 160 'bitconcatenate' 'r_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.84ns)   --->   "%add_ln1347_100 = add i26 %r_V_100, i26 1048576"   --->   Operation 161 'add' 'add_ln1347_100' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_100, i32 10, i32 25"   --->   Operation 162 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%r_V_101 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_154, i10 0"   --->   Operation 163 'bitconcatenate' 'r_V_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.84ns)   --->   "%add_ln1347_101 = add i26 %r_V_101, i26 1048576"   --->   Operation 164 'add' 'add_ln1347_101' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_101, i32 10, i32 25"   --->   Operation 165 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%r_V_102 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_155, i10 0"   --->   Operation 166 'bitconcatenate' 'r_V_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.84ns)   --->   "%add_ln1347_102 = add i26 %r_V_102, i26 1048576"   --->   Operation 167 'add' 'add_ln1347_102' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_102, i32 10, i32 25"   --->   Operation 168 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_103 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_156, i10 0"   --->   Operation 169 'bitconcatenate' 'r_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.84ns)   --->   "%add_ln1347_103 = add i26 %r_V_103, i26 1048576"   --->   Operation 170 'add' 'add_ln1347_103' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_103, i32 10, i32 25"   --->   Operation 171 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_104 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_157, i10 0"   --->   Operation 172 'bitconcatenate' 'r_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.84ns)   --->   "%add_ln1347_104 = add i26 %r_V_104, i26 1048576"   --->   Operation 173 'add' 'add_ln1347_104' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_104, i32 10, i32 25"   --->   Operation 174 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln818_102, i16 %trunc_ln818_101, i16 %trunc_ln818_100, i16 %trunc_ln818_99, i16 %trunc_ln818_98, i16 %trunc_ln818_97, i16 %trunc_ln818_96, i16 %trunc_ln818_95, i16 %trunc_ln818_94, i16 %trunc_ln818_93, i16 %trunc_ln818_92, i16 %trunc_ln818_91, i16 %trunc_ln818_90, i16 %trunc_ln818_89, i16 %trunc_ln818_88, i16 %trunc_ln818_87, i16 %trunc_ln818_86, i16 %trunc_ln818_85, i16 %trunc_ln818_84, i16 %trunc_ln818_83, i16 %trunc_ln818_82, i16 %trunc_ln818_81, i16 %trunc_ln818_80, i16 %trunc_ln818_79, i16 %trunc_ln818_78, i16 %trunc_ln818_77, i16 %trunc_ln818_76, i16 %trunc_ln818_75, i16 %trunc_ln818_74, i16 %trunc_ln818_73, i16 %trunc_ln818_72, i16 %trunc_ln818_71, i16 %trunc_ln818_70, i16 %trunc_ln818_69, i16 %trunc_ln818_68, i16 %trunc_ln818_67, i16 %trunc_ln818_66, i16 %trunc_ln818_65, i16 %trunc_ln818_64, i16 %trunc_ln818_63, i16 %trunc_ln818_s, i16 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 175 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.21ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i672P0A, i672 %layer17_out, i672 %p_0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 176 'write' 'write_ln46' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 672> <Depth = 1> <FIFO>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 177 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read operation ('layer15_out_read', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer15_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.22 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'add' operation ('add_ln1347') [9]  (0.844 ns)
	fifo write operation ('write_ln46', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer17_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm_stream.h:46) [176]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
