library verilog;
use verilog.vl_types.all;
entity labka1 is
    port(
        x               : in     vl_logic;
        y               : in     vl_logic;
        z               : in     vl_logic;
        w               : in     vl_logic;
        \out\           : out    vl_logic
    );
end labka1;
