

#ifndef _khan_OFFSET_HEADER
#define _khan_OFFSET_HEADER
/*
*	khan_offset.h
*
*	Register Spec Release:  Chip Spec 1.30
*
*
*	 (c) 2000 ATI Technologies Inc.  (unpublished)
*
*	 All rights reserved.
*	 The year included in the foregoing notice is the year of creation of the work.
*
*/


// Registers from GB block

#define mmGB_VAP_RASTER_VTX_FMT_0      0x1000
#define mmGB_VAP_RASTER_VTX_FMT_1      0x1001
#define mmSIM_RAS_FINISH_TOKEN         0x13FE
#define mmSIM_END_TOKEN                0x13FF
#define mmGB_ENABLE                    0x1002
#define mmGB_VAP_REMAP                 0x1003
#define mmGB_MSPOS0                    0x1004
#define mmGB_MSPOS1                    0x1005
#define mmGB_TILE_CONFIG               0x1006
#define mmGB_FIFO_SIZE                 0x1009
#define mmGB_SELECT                    0x1007
#define mmGB_AA_CONFIG                 0x1008


// Registers from GA block

#define mmGA_VAP_VF_CNTL               0x10A1
#define mmGA_POINT_S0                  0x1080
#define mmGA_POINT_T0                  0x1081
#define mmGA_POINT_S1                  0x1082
#define mmGA_POINT_T1                  0x1083
#define mmGA_TRIANGLE_STIPPLE          0x1085
#define mmGA_POINT_SIZE                0x1087
#define mmGA_POINT_MINMAX              0x108C
#define mmGA_LINE_CNTL                 0x108D
#define mmGA_LINE_STIPPLE_CONFIG       0x108E
#define mmGA_LINE_STIPPLE_VALUE        0x1098
#define mmGA_LINE_S0                   0x1099
#define mmGA_LINE_S1                   0x109A
#define mmGA_PERF                      0x109B
#define mmGA_PERF_READ0                0x1090
#define mmGA_PERF_READ1                0x1091
#define mmGA_PERF_READ2                0x1092
#define mmGA_PERF_READ3                0x1093
#define mmGA_ENHANCE                   0x109D
#define mmGA_COLOR_CONTROL             0x109E
#define mmGA_SOLID_RG                  0x109F
#define mmGA_SOLID_BA                  0x10A0
#define mmGA_POLY_MODE                 0x10A2
#define mmGA_ROUND_MODE                0x10A3
#define mmGA_OFFSET                    0x10A4
#define mmGA_FOG_SCALE                 0x10A5
#define mmGA_FOG_OFFSET                0x10A6
#define mmGA_SOFT_RESET                0x10A7


// Registers from SU block

#define mmSU_TEX_WRAP                  0x10A8
#define mmSU_POLY_OFFSET_FRONT_SCALE   0x10A9
#define mmSU_POLY_OFFSET_FRONT_OFFSET  0x10AA
#define mmSU_POLY_OFFSET_BACK_SCALE    0x10AB
#define mmSU_POLY_OFFSET_BACK_OFFSET   0x10AC
#define mmSU_POLY_OFFSET_ENABLE        0x10AD
#define mmSU_CULL_MODE                 0x10AE
#define mmSU_ENHANCE                   0x10AF
#define mmSU_DEPTH_SCALE               0x10B0
#define mmSU_DEPTH_OFFSET              0x10B1
#define mmSU_REG_DEST                  0x10B2
#define mmSU_PERF                      0x10B3
#define mmSU_PERF_READ0                0x10B4
#define mmSU_PERF_READ1                0x10B5
#define mmSU_PERF_READ2                0x10B6
#define mmSU_PERF_READ3                0x10B7
#define mmSU_SRU_PERF0_0               0x10B8
#define mmSU_SRU_PERF0_1               0x10B9
#define mmSU_SRU_PERF0_2               0x10BA
#define mmSU_SRU_PERF0_3               0x10BB
#define mmSU_SRU_PERF1_0               0x10BC
#define mmSU_SRU_PERF1_1               0x10BD
#define mmSU_SRU_PERF1_2               0x10BE
#define mmSU_SRU_PERF1_3               0x10BF


// Registers from RS block

#define mmRS_COUNT                     0x10C0
#define mmRS_IP_0                      0x10C4
#define mmRS_IP_1                      0x10C5
#define mmRS_IP_2                      0x10C6
#define mmRS_IP_3                      0x10C7
#define mmRS_IP_4                      0x10C8
#define mmRS_IP_5                      0x10C9
#define mmRS_IP_6                      0x10CA
#define mmRS_IP_7                      0x10CB
#define mmRS_INST_COUNT                0x10C1
#define mmRS_PERF                      0x10C2
#define mmRS_INST_0                    0x10CC
#define mmRS_INST_1                    0x10CD
#define mmRS_INST_2                    0x10CE
#define mmRS_INST_3                    0x10CF
#define mmRS_INST_4                    0x10D0
#define mmRS_INST_5                    0x10D1
#define mmRS_INST_6                    0x10D2
#define mmRS_INST_7                    0x10D3
#define mmRS_INST_8                    0x10D4
#define mmRS_INST_9                    0x10D5
#define mmRS_INST_10                   0x10D6
#define mmRS_INST_11                   0x10D7
#define mmRS_INST_12                   0x10D8
#define mmRS_INST_13                   0x10D9
#define mmRS_INST_14                   0x10DA
#define mmRS_INST_15                   0x10DB


// Registers from SC block

#define mmSC_HYPERZ_EN                 0x10E9
#define mmSC_EDGERULE                  0x10EA
#define mmSC_PERF                      0x10EB
#define mmSC_CLIP_0_A                  0x10EC
#define mmSC_CLIP_1_A                  0x10EE
#define mmSC_CLIP_2_A                  0x10F0
#define mmSC_CLIP_3_A                  0x10F2
#define mmSC_CLIP_0_B                  0x10ED
#define mmSC_CLIP_1_B                  0x10EF
#define mmSC_CLIP_2_B                  0x10F1
#define mmSC_CLIP_3_B                  0x10F3
#define mmSC_CLIP_RULE                 0x10F4
#define mmSC_SCISSOR0                  0x10F8
#define mmSC_SCISSOR1                  0x10F9
#define mmSC_SCREENDOOR                0x10FA


// Registers from TX block

#define mmTX_FILTER0_0                 0x1100
#define mmTX_FILTER0_1                 0x1101
#define mmTX_FILTER0_2                 0x1102
#define mmTX_FILTER0_3                 0x1103
#define mmTX_FILTER0_4                 0x1104
#define mmTX_FILTER0_5                 0x1105
#define mmTX_FILTER0_6                 0x1106
#define mmTX_FILTER0_7                 0x1107
#define mmTX_FILTER0_8                 0x1108
#define mmTX_FILTER0_9                 0x1109
#define mmTX_FILTER0_10                0x110A
#define mmTX_FILTER0_11                0x110B
#define mmTX_FILTER0_12                0x110C
#define mmTX_FILTER0_13                0x110D
#define mmTX_FILTER0_14                0x110E
#define mmTX_FILTER0_15                0x110F
#define mmTX_FILTER1_0                 0x1110
#define mmTX_FILTER1_1                 0x1111
#define mmTX_FILTER1_2                 0x1112
#define mmTX_FILTER1_3                 0x1113
#define mmTX_FILTER1_4                 0x1114
#define mmTX_FILTER1_5                 0x1115
#define mmTX_FILTER1_6                 0x1116
#define mmTX_FILTER1_7                 0x1117
#define mmTX_FILTER1_8                 0x1118
#define mmTX_FILTER1_9                 0x1119
#define mmTX_FILTER1_10                0x111A
#define mmTX_FILTER1_11                0x111B
#define mmTX_FILTER1_12                0x111C
#define mmTX_FILTER1_13                0x111D
#define mmTX_FILTER1_14                0x111E
#define mmTX_FILTER1_15                0x111F
#define mmTX_FORMAT0_0                 0x1120
#define mmTX_FORMAT0_1                 0x1121
#define mmTX_FORMAT0_2                 0x1122
#define mmTX_FORMAT0_3                 0x1123
#define mmTX_FORMAT0_4                 0x1124
#define mmTX_FORMAT0_5                 0x1125
#define mmTX_FORMAT0_6                 0x1126
#define mmTX_FORMAT0_7                 0x1127
#define mmTX_FORMAT0_8                 0x1128
#define mmTX_FORMAT0_9                 0x1129
#define mmTX_FORMAT0_10                0x112A
#define mmTX_FORMAT0_11                0x112B
#define mmTX_FORMAT0_12                0x112C
#define mmTX_FORMAT0_13                0x112D
#define mmTX_FORMAT0_14                0x112E
#define mmTX_FORMAT0_15                0x112F
#define mmTX_FORMAT1_0                 0x1130
#define mmTX_FORMAT1_1                 0x1131
#define mmTX_FORMAT1_2                 0x1132
#define mmTX_FORMAT1_3                 0x1133
#define mmTX_FORMAT1_4                 0x1134
#define mmTX_FORMAT1_5                 0x1135
#define mmTX_FORMAT1_6                 0x1136
#define mmTX_FORMAT1_7                 0x1137
#define mmTX_FORMAT1_8                 0x1138
#define mmTX_FORMAT1_9                 0x1139
#define mmTX_FORMAT1_10                0x113A
#define mmTX_FORMAT1_11                0x113B
#define mmTX_FORMAT1_12                0x113C
#define mmTX_FORMAT1_13                0x113D
#define mmTX_FORMAT1_14                0x113E
#define mmTX_FORMAT1_15                0x113F
#define mmTX_FORMAT2_0                 0x1140
#define mmTX_FORMAT2_1                 0x1141
#define mmTX_FORMAT2_2                 0x1142
#define mmTX_FORMAT2_3                 0x1143
#define mmTX_FORMAT2_4                 0x1144
#define mmTX_FORMAT2_5                 0x1145
#define mmTX_FORMAT2_6                 0x1146
#define mmTX_FORMAT2_7                 0x1147
#define mmTX_FORMAT2_8                 0x1148
#define mmTX_FORMAT2_9                 0x1149
#define mmTX_FORMAT2_10                0x114A
#define mmTX_FORMAT2_11                0x114B
#define mmTX_FORMAT2_12                0x114C
#define mmTX_FORMAT2_13                0x114D
#define mmTX_FORMAT2_14                0x114E
#define mmTX_FORMAT2_15                0x114F
#define mmTX_OFFSET_0                  0x1150
#define mmTX_OFFSET_1                  0x1151
#define mmTX_OFFSET_2                  0x1152
#define mmTX_OFFSET_3                  0x1153
#define mmTX_OFFSET_4                  0x1154
#define mmTX_OFFSET_5                  0x1155
#define mmTX_OFFSET_6                  0x1156
#define mmTX_OFFSET_7                  0x1157
#define mmTX_OFFSET_8                  0x1158
#define mmTX_OFFSET_9                  0x1159
#define mmTX_OFFSET_10                 0x115A
#define mmTX_OFFSET_11                 0x115B
#define mmTX_OFFSET_12                 0x115C
#define mmTX_OFFSET_13                 0x115D
#define mmTX_OFFSET_14                 0x115E
#define mmTX_OFFSET_15                 0x115F
#define mmTX_CHROMA_KEY_0              0x1160
#define mmTX_CHROMA_KEY_1              0x1161
#define mmTX_CHROMA_KEY_2              0x1162
#define mmTX_CHROMA_KEY_3              0x1163
#define mmTX_CHROMA_KEY_4              0x1164
#define mmTX_CHROMA_KEY_5              0x1165
#define mmTX_CHROMA_KEY_6              0x1166
#define mmTX_CHROMA_KEY_7              0x1167
#define mmTX_CHROMA_KEY_8              0x1168
#define mmTX_CHROMA_KEY_9              0x1169
#define mmTX_CHROMA_KEY_10             0x116A
#define mmTX_CHROMA_KEY_11             0x116B
#define mmTX_CHROMA_KEY_12             0x116C
#define mmTX_CHROMA_KEY_13             0x116D
#define mmTX_CHROMA_KEY_14             0x116E
#define mmTX_CHROMA_KEY_15             0x116F
#define mmTX_BORDER_COLOR_0            0x1170
#define mmTX_BORDER_COLOR_1            0x1171
#define mmTX_BORDER_COLOR_2            0x1172
#define mmTX_BORDER_COLOR_3            0x1173
#define mmTX_BORDER_COLOR_4            0x1174
#define mmTX_BORDER_COLOR_5            0x1175
#define mmTX_BORDER_COLOR_6            0x1176
#define mmTX_BORDER_COLOR_7            0x1177
#define mmTX_BORDER_COLOR_8            0x1178
#define mmTX_BORDER_COLOR_9            0x1179
#define mmTX_BORDER_COLOR_10           0x117A
#define mmTX_BORDER_COLOR_11           0x117B
#define mmTX_BORDER_COLOR_12           0x117C
#define mmTX_BORDER_COLOR_13           0x117D
#define mmTX_BORDER_COLOR_14           0x117E
#define mmTX_BORDER_COLOR_15           0x117F
#define mmTX_ENABLE                    0x1041
#define mmTX_INVALTAGS                 0x1040
#define mmTX_PERF                      0x1042


// Registers from US block

#define mmUS_CONFIG                    0x1180
#define mmUS_PIXSIZE                   0x1181
#define mmUS_CODE_OFFSET               0x1182
#define mmUS_RESET                     0x1183
#define mmUS_CODE_ADDR_0               0x1184
#define mmUS_CODE_ADDR_1               0x1185
#define mmUS_CODE_ADDR_2               0x1186
#define mmUS_CODE_ADDR_3               0x1187
#define mmUS_TEX_INST_0                0x1188
#define mmUS_TEX_INST_1                0x1189
#define mmUS_TEX_INST_2                0x118A
#define mmUS_TEX_INST_3                0x118B
#define mmUS_TEX_INST_4                0x118C
#define mmUS_TEX_INST_5                0x118D
#define mmUS_TEX_INST_6                0x118E
#define mmUS_TEX_INST_7                0x118F
#define mmUS_TEX_INST_8                0x1190
#define mmUS_TEX_INST_9                0x1191
#define mmUS_TEX_INST_10               0x1192
#define mmUS_TEX_INST_11               0x1193
#define mmUS_TEX_INST_12               0x1194
#define mmUS_TEX_INST_13               0x1195
#define mmUS_TEX_INST_14               0x1196
#define mmUS_TEX_INST_15               0x1197
#define mmUS_TEX_INST_16               0x1198
#define mmUS_TEX_INST_17               0x1199
#define mmUS_TEX_INST_18               0x119A
#define mmUS_TEX_INST_19               0x119B
#define mmUS_TEX_INST_20               0x119C
#define mmUS_TEX_INST_21               0x119D
#define mmUS_TEX_INST_22               0x119E
#define mmUS_TEX_INST_23               0x119F
#define mmUS_TEX_INST_24               0x11A0
#define mmUS_TEX_INST_25               0x11A1
#define mmUS_TEX_INST_26               0x11A2
#define mmUS_TEX_INST_27               0x11A3
#define mmUS_TEX_INST_28               0x11A4
#define mmUS_TEX_INST_29               0x11A5
#define mmUS_TEX_INST_30               0x11A6
#define mmUS_TEX_INST_31               0x11A7
#define mmUS_OUT_FMT_0                 0x11A9
#define mmUS_OUT_FMT_1                 0x11AA
#define mmUS_OUT_FMT_2                 0x11AB
#define mmUS_OUT_FMT_3                 0x11AC
#define mmUS_W_FMT                     0x11AD
#define mmUS_ALU_RGB_ADDR_0            0x11B0
#define mmUS_ALU_RGB_ADDR_1            0x11B1
#define mmUS_ALU_RGB_ADDR_2            0x11B2
#define mmUS_ALU_RGB_ADDR_3            0x11B3
#define mmUS_ALU_RGB_ADDR_4            0x11B4
#define mmUS_ALU_RGB_ADDR_5            0x11B5
#define mmUS_ALU_RGB_ADDR_6            0x11B6
#define mmUS_ALU_RGB_ADDR_7            0x11B7
#define mmUS_ALU_RGB_ADDR_8            0x11B8
#define mmUS_ALU_RGB_ADDR_9            0x11B9
#define mmUS_ALU_RGB_ADDR_10           0x11BA
#define mmUS_ALU_RGB_ADDR_11           0x11BB
#define mmUS_ALU_RGB_ADDR_12           0x11BC
#define mmUS_ALU_RGB_ADDR_13           0x11BD
#define mmUS_ALU_RGB_ADDR_14           0x11BE
#define mmUS_ALU_RGB_ADDR_15           0x11BF
#define mmUS_ALU_RGB_ADDR_16           0x11C0
#define mmUS_ALU_RGB_ADDR_17           0x11C1
#define mmUS_ALU_RGB_ADDR_18           0x11C2
#define mmUS_ALU_RGB_ADDR_19           0x11C3
#define mmUS_ALU_RGB_ADDR_20           0x11C4
#define mmUS_ALU_RGB_ADDR_21           0x11C5
#define mmUS_ALU_RGB_ADDR_22           0x11C6
#define mmUS_ALU_RGB_ADDR_23           0x11C7
#define mmUS_ALU_RGB_ADDR_24           0x11C8
#define mmUS_ALU_RGB_ADDR_25           0x11C9
#define mmUS_ALU_RGB_ADDR_26           0x11CA
#define mmUS_ALU_RGB_ADDR_27           0x11CB
#define mmUS_ALU_RGB_ADDR_28           0x11CC
#define mmUS_ALU_RGB_ADDR_29           0x11CD
#define mmUS_ALU_RGB_ADDR_30           0x11CE
#define mmUS_ALU_RGB_ADDR_31           0x11CF
#define mmUS_ALU_RGB_ADDR_32           0x11D0
#define mmUS_ALU_RGB_ADDR_33           0x11D1
#define mmUS_ALU_RGB_ADDR_34           0x11D2
#define mmUS_ALU_RGB_ADDR_35           0x11D3
#define mmUS_ALU_RGB_ADDR_36           0x11D4
#define mmUS_ALU_RGB_ADDR_37           0x11D5
#define mmUS_ALU_RGB_ADDR_38           0x11D6
#define mmUS_ALU_RGB_ADDR_39           0x11D7
#define mmUS_ALU_RGB_ADDR_40           0x11D8
#define mmUS_ALU_RGB_ADDR_41           0x11D9
#define mmUS_ALU_RGB_ADDR_42           0x11DA
#define mmUS_ALU_RGB_ADDR_43           0x11DB
#define mmUS_ALU_RGB_ADDR_44           0x11DC
#define mmUS_ALU_RGB_ADDR_45           0x11DD
#define mmUS_ALU_RGB_ADDR_46           0x11DE
#define mmUS_ALU_RGB_ADDR_47           0x11DF
#define mmUS_ALU_RGB_ADDR_48           0x11E0
#define mmUS_ALU_RGB_ADDR_49           0x11E1
#define mmUS_ALU_RGB_ADDR_50           0x11E2
#define mmUS_ALU_RGB_ADDR_51           0x11E3
#define mmUS_ALU_RGB_ADDR_52           0x11E4
#define mmUS_ALU_RGB_ADDR_53           0x11E5
#define mmUS_ALU_RGB_ADDR_54           0x11E6
#define mmUS_ALU_RGB_ADDR_55           0x11E7
#define mmUS_ALU_RGB_ADDR_56           0x11E8
#define mmUS_ALU_RGB_ADDR_57           0x11E9
#define mmUS_ALU_RGB_ADDR_58           0x11EA
#define mmUS_ALU_RGB_ADDR_59           0x11EB
#define mmUS_ALU_RGB_ADDR_60           0x11EC
#define mmUS_ALU_RGB_ADDR_61           0x11ED
#define mmUS_ALU_RGB_ADDR_62           0x11EE
#define mmUS_ALU_RGB_ADDR_63           0x11EF
#define mmUS_ALU_ALPHA_ADDR_0          0x11F0
#define mmUS_ALU_ALPHA_ADDR_1          0x11F1
#define mmUS_ALU_ALPHA_ADDR_2          0x11F2
#define mmUS_ALU_ALPHA_ADDR_3          0x11F3
#define mmUS_ALU_ALPHA_ADDR_4          0x11F4
#define mmUS_ALU_ALPHA_ADDR_5          0x11F5
#define mmUS_ALU_ALPHA_ADDR_6          0x11F6
#define mmUS_ALU_ALPHA_ADDR_7          0x11F7
#define mmUS_ALU_ALPHA_ADDR_8          0x11F8
#define mmUS_ALU_ALPHA_ADDR_9          0x11F9
#define mmUS_ALU_ALPHA_ADDR_10         0x11FA
#define mmUS_ALU_ALPHA_ADDR_11         0x11FB
#define mmUS_ALU_ALPHA_ADDR_12         0x11FC
#define mmUS_ALU_ALPHA_ADDR_13         0x11FD
#define mmUS_ALU_ALPHA_ADDR_14         0x11FE
#define mmUS_ALU_ALPHA_ADDR_15         0x11FF
#define mmUS_ALU_ALPHA_ADDR_16         0x1200
#define mmUS_ALU_ALPHA_ADDR_17         0x1201
#define mmUS_ALU_ALPHA_ADDR_18         0x1202
#define mmUS_ALU_ALPHA_ADDR_19         0x1203
#define mmUS_ALU_ALPHA_ADDR_20         0x1204
#define mmUS_ALU_ALPHA_ADDR_21         0x1205
#define mmUS_ALU_ALPHA_ADDR_22         0x1206
#define mmUS_ALU_ALPHA_ADDR_23         0x1207
#define mmUS_ALU_ALPHA_ADDR_24         0x1208
#define mmUS_ALU_ALPHA_ADDR_25         0x1209
#define mmUS_ALU_ALPHA_ADDR_26         0x120A
#define mmUS_ALU_ALPHA_ADDR_27         0x120B
#define mmUS_ALU_ALPHA_ADDR_28         0x120C
#define mmUS_ALU_ALPHA_ADDR_29         0x120D
#define mmUS_ALU_ALPHA_ADDR_30         0x120E
#define mmUS_ALU_ALPHA_ADDR_31         0x120F
#define mmUS_ALU_ALPHA_ADDR_32         0x1210
#define mmUS_ALU_ALPHA_ADDR_33         0x1211
#define mmUS_ALU_ALPHA_ADDR_34         0x1212
#define mmUS_ALU_ALPHA_ADDR_35         0x1213
#define mmUS_ALU_ALPHA_ADDR_36         0x1214
#define mmUS_ALU_ALPHA_ADDR_37         0x1215
#define mmUS_ALU_ALPHA_ADDR_38         0x1216
#define mmUS_ALU_ALPHA_ADDR_39         0x1217
#define mmUS_ALU_ALPHA_ADDR_40         0x1218
#define mmUS_ALU_ALPHA_ADDR_41         0x1219
#define mmUS_ALU_ALPHA_ADDR_42         0x121A
#define mmUS_ALU_ALPHA_ADDR_43         0x121B
#define mmUS_ALU_ALPHA_ADDR_44         0x121C
#define mmUS_ALU_ALPHA_ADDR_45         0x121D
#define mmUS_ALU_ALPHA_ADDR_46         0x121E
#define mmUS_ALU_ALPHA_ADDR_47         0x121F
#define mmUS_ALU_ALPHA_ADDR_48         0x1220
#define mmUS_ALU_ALPHA_ADDR_49         0x1221
#define mmUS_ALU_ALPHA_ADDR_50         0x1222
#define mmUS_ALU_ALPHA_ADDR_51         0x1223
#define mmUS_ALU_ALPHA_ADDR_52         0x1224
#define mmUS_ALU_ALPHA_ADDR_53         0x1225
#define mmUS_ALU_ALPHA_ADDR_54         0x1226
#define mmUS_ALU_ALPHA_ADDR_55         0x1227
#define mmUS_ALU_ALPHA_ADDR_56         0x1228
#define mmUS_ALU_ALPHA_ADDR_57         0x1229
#define mmUS_ALU_ALPHA_ADDR_58         0x122A
#define mmUS_ALU_ALPHA_ADDR_59         0x122B
#define mmUS_ALU_ALPHA_ADDR_60         0x122C
#define mmUS_ALU_ALPHA_ADDR_61         0x122D
#define mmUS_ALU_ALPHA_ADDR_62         0x122E
#define mmUS_ALU_ALPHA_ADDR_63         0x122F
#define mmUS_ALU_RGB_INST_0            0x1230
#define mmUS_ALU_RGB_INST_1            0x1231
#define mmUS_ALU_RGB_INST_2            0x1232
#define mmUS_ALU_RGB_INST_3            0x1233
#define mmUS_ALU_RGB_INST_4            0x1234
#define mmUS_ALU_RGB_INST_5            0x1235
#define mmUS_ALU_RGB_INST_6            0x1236
#define mmUS_ALU_RGB_INST_7            0x1237
#define mmUS_ALU_RGB_INST_8            0x1238
#define mmUS_ALU_RGB_INST_9            0x1239
#define mmUS_ALU_RGB_INST_10           0x123A
#define mmUS_ALU_RGB_INST_11           0x123B
#define mmUS_ALU_RGB_INST_12           0x123C
#define mmUS_ALU_RGB_INST_13           0x123D
#define mmUS_ALU_RGB_INST_14           0x123E
#define mmUS_ALU_RGB_INST_15           0x123F
#define mmUS_ALU_RGB_INST_16           0x1240
#define mmUS_ALU_RGB_INST_17           0x1241
#define mmUS_ALU_RGB_INST_18           0x1242
#define mmUS_ALU_RGB_INST_19           0x1243
#define mmUS_ALU_RGB_INST_20           0x1244
#define mmUS_ALU_RGB_INST_21           0x1245
#define mmUS_ALU_RGB_INST_22           0x1246
#define mmUS_ALU_RGB_INST_23           0x1247
#define mmUS_ALU_RGB_INST_24           0x1248
#define mmUS_ALU_RGB_INST_25           0x1249
#define mmUS_ALU_RGB_INST_26           0x124A
#define mmUS_ALU_RGB_INST_27           0x124B
#define mmUS_ALU_RGB_INST_28           0x124C
#define mmUS_ALU_RGB_INST_29           0x124D
#define mmUS_ALU_RGB_INST_30           0x124E
#define mmUS_ALU_RGB_INST_31           0x124F
#define mmUS_ALU_RGB_INST_32           0x1250
#define mmUS_ALU_RGB_INST_33           0x1251
#define mmUS_ALU_RGB_INST_34           0x1252
#define mmUS_ALU_RGB_INST_35           0x1253
#define mmUS_ALU_RGB_INST_36           0x1254
#define mmUS_ALU_RGB_INST_37           0x1255
#define mmUS_ALU_RGB_INST_38           0x1256
#define mmUS_ALU_RGB_INST_39           0x1257
#define mmUS_ALU_RGB_INST_40           0x1258
#define mmUS_ALU_RGB_INST_41           0x1259
#define mmUS_ALU_RGB_INST_42           0x125A
#define mmUS_ALU_RGB_INST_43           0x125B
#define mmUS_ALU_RGB_INST_44           0x125C
#define mmUS_ALU_RGB_INST_45           0x125D
#define mmUS_ALU_RGB_INST_46           0x125E
#define mmUS_ALU_RGB_INST_47           0x125F
#define mmUS_ALU_RGB_INST_48           0x1260
#define mmUS_ALU_RGB_INST_49           0x1261
#define mmUS_ALU_RGB_INST_50           0x1262
#define mmUS_ALU_RGB_INST_51           0x1263
#define mmUS_ALU_RGB_INST_52           0x1264
#define mmUS_ALU_RGB_INST_53           0x1265
#define mmUS_ALU_RGB_INST_54           0x1266
#define mmUS_ALU_RGB_INST_55           0x1267
#define mmUS_ALU_RGB_INST_56           0x1268
#define mmUS_ALU_RGB_INST_57           0x1269
#define mmUS_ALU_RGB_INST_58           0x126A
#define mmUS_ALU_RGB_INST_59           0x126B
#define mmUS_ALU_RGB_INST_60           0x126C
#define mmUS_ALU_RGB_INST_61           0x126D
#define mmUS_ALU_RGB_INST_62           0x126E
#define mmUS_ALU_RGB_INST_63           0x126F
#define mmUS_ALU_ALPHA_INST_0          0x1270
#define mmUS_ALU_ALPHA_INST_1          0x1271
#define mmUS_ALU_ALPHA_INST_2          0x1272
#define mmUS_ALU_ALPHA_INST_3          0x1273
#define mmUS_ALU_ALPHA_INST_4          0x1274
#define mmUS_ALU_ALPHA_INST_5          0x1275
#define mmUS_ALU_ALPHA_INST_6          0x1276
#define mmUS_ALU_ALPHA_INST_7          0x1277
#define mmUS_ALU_ALPHA_INST_8          0x1278
#define mmUS_ALU_ALPHA_INST_9          0x1279
#define mmUS_ALU_ALPHA_INST_10         0x127A
#define mmUS_ALU_ALPHA_INST_11         0x127B
#define mmUS_ALU_ALPHA_INST_12         0x127C
#define mmUS_ALU_ALPHA_INST_13         0x127D
#define mmUS_ALU_ALPHA_INST_14         0x127E
#define mmUS_ALU_ALPHA_INST_15         0x127F
#define mmUS_ALU_ALPHA_INST_16         0x1280
#define mmUS_ALU_ALPHA_INST_17         0x1281
#define mmUS_ALU_ALPHA_INST_18         0x1282
#define mmUS_ALU_ALPHA_INST_19         0x1283
#define mmUS_ALU_ALPHA_INST_20         0x1284
#define mmUS_ALU_ALPHA_INST_21         0x1285
#define mmUS_ALU_ALPHA_INST_22         0x1286
#define mmUS_ALU_ALPHA_INST_23         0x1287
#define mmUS_ALU_ALPHA_INST_24         0x1288
#define mmUS_ALU_ALPHA_INST_25         0x1289
#define mmUS_ALU_ALPHA_INST_26         0x128A
#define mmUS_ALU_ALPHA_INST_27         0x128B
#define mmUS_ALU_ALPHA_INST_28         0x128C
#define mmUS_ALU_ALPHA_INST_29         0x128D
#define mmUS_ALU_ALPHA_INST_30         0x128E
#define mmUS_ALU_ALPHA_INST_31         0x128F
#define mmUS_ALU_ALPHA_INST_32         0x1290
#define mmUS_ALU_ALPHA_INST_33         0x1291
#define mmUS_ALU_ALPHA_INST_34         0x1292
#define mmUS_ALU_ALPHA_INST_35         0x1293
#define mmUS_ALU_ALPHA_INST_36         0x1294
#define mmUS_ALU_ALPHA_INST_37         0x1295
#define mmUS_ALU_ALPHA_INST_38         0x1296
#define mmUS_ALU_ALPHA_INST_39         0x1297
#define mmUS_ALU_ALPHA_INST_40         0x1298
#define mmUS_ALU_ALPHA_INST_41         0x1299
#define mmUS_ALU_ALPHA_INST_42         0x129A
#define mmUS_ALU_ALPHA_INST_43         0x129B
#define mmUS_ALU_ALPHA_INST_44         0x129C
#define mmUS_ALU_ALPHA_INST_45         0x129D
#define mmUS_ALU_ALPHA_INST_46         0x129E
#define mmUS_ALU_ALPHA_INST_47         0x129F
#define mmUS_ALU_ALPHA_INST_48         0x12A0
#define mmUS_ALU_ALPHA_INST_49         0x12A1
#define mmUS_ALU_ALPHA_INST_50         0x12A2
#define mmUS_ALU_ALPHA_INST_51         0x12A3
#define mmUS_ALU_ALPHA_INST_52         0x12A4
#define mmUS_ALU_ALPHA_INST_53         0x12A5
#define mmUS_ALU_ALPHA_INST_54         0x12A6
#define mmUS_ALU_ALPHA_INST_55         0x12A7
#define mmUS_ALU_ALPHA_INST_56         0x12A8
#define mmUS_ALU_ALPHA_INST_57         0x12A9
#define mmUS_ALU_ALPHA_INST_58         0x12AA
#define mmUS_ALU_ALPHA_INST_59         0x12AB
#define mmUS_ALU_ALPHA_INST_60         0x12AC
#define mmUS_ALU_ALPHA_INST_61         0x12AD
#define mmUS_ALU_ALPHA_INST_62         0x12AE
#define mmUS_ALU_ALPHA_INST_63         0x12AF
#define mmUS_ALU_CONST_R_0             0x1300
#define mmUS_ALU_CONST_R_1             0x1304
#define mmUS_ALU_CONST_R_2             0x1308
#define mmUS_ALU_CONST_R_3             0x130C
#define mmUS_ALU_CONST_R_4             0x1310
#define mmUS_ALU_CONST_R_5             0x1314
#define mmUS_ALU_CONST_R_6             0x1318
#define mmUS_ALU_CONST_R_7             0x131C
#define mmUS_ALU_CONST_R_8             0x1320
#define mmUS_ALU_CONST_R_9             0x1324
#define mmUS_ALU_CONST_R_10            0x1328
#define mmUS_ALU_CONST_R_11            0x132C
#define mmUS_ALU_CONST_R_12            0x1330
#define mmUS_ALU_CONST_R_13            0x1334
#define mmUS_ALU_CONST_R_14            0x1338
#define mmUS_ALU_CONST_R_15            0x133C
#define mmUS_ALU_CONST_R_16            0x1340
#define mmUS_ALU_CONST_R_17            0x1344
#define mmUS_ALU_CONST_R_18            0x1348
#define mmUS_ALU_CONST_R_19            0x134C
#define mmUS_ALU_CONST_R_20            0x1350
#define mmUS_ALU_CONST_R_21            0x1354
#define mmUS_ALU_CONST_R_22            0x1358
#define mmUS_ALU_CONST_R_23            0x135C
#define mmUS_ALU_CONST_R_24            0x1360
#define mmUS_ALU_CONST_R_25            0x1364
#define mmUS_ALU_CONST_R_26            0x1368
#define mmUS_ALU_CONST_R_27            0x136C
#define mmUS_ALU_CONST_R_28            0x1370
#define mmUS_ALU_CONST_R_29            0x1374
#define mmUS_ALU_CONST_R_30            0x1378
#define mmUS_ALU_CONST_R_31            0x137C
#define mmUS_ALU_CONST_G_0             0x1301
#define mmUS_ALU_CONST_G_1             0x1305
#define mmUS_ALU_CONST_G_2             0x1309
#define mmUS_ALU_CONST_G_3             0x130D
#define mmUS_ALU_CONST_G_4             0x1311
#define mmUS_ALU_CONST_G_5             0x1315
#define mmUS_ALU_CONST_G_6             0x1319
#define mmUS_ALU_CONST_G_7             0x131D
#define mmUS_ALU_CONST_G_8             0x1321
#define mmUS_ALU_CONST_G_9             0x1325
#define mmUS_ALU_CONST_G_10            0x1329
#define mmUS_ALU_CONST_G_11            0x132D
#define mmUS_ALU_CONST_G_12            0x1331
#define mmUS_ALU_CONST_G_13            0x1335
#define mmUS_ALU_CONST_G_14            0x1339
#define mmUS_ALU_CONST_G_15            0x133D
#define mmUS_ALU_CONST_G_16            0x1341
#define mmUS_ALU_CONST_G_17            0x1345
#define mmUS_ALU_CONST_G_18            0x1349
#define mmUS_ALU_CONST_G_19            0x134D
#define mmUS_ALU_CONST_G_20            0x1351
#define mmUS_ALU_CONST_G_21            0x1355
#define mmUS_ALU_CONST_G_22            0x1359
#define mmUS_ALU_CONST_G_23            0x135D
#define mmUS_ALU_CONST_G_24            0x1361
#define mmUS_ALU_CONST_G_25            0x1365
#define mmUS_ALU_CONST_G_26            0x1369
#define mmUS_ALU_CONST_G_27            0x136D
#define mmUS_ALU_CONST_G_28            0x1371
#define mmUS_ALU_CONST_G_29            0x1375
#define mmUS_ALU_CONST_G_30            0x1379
#define mmUS_ALU_CONST_G_31            0x137D
#define mmUS_ALU_CONST_B_0             0x1302
#define mmUS_ALU_CONST_B_1             0x1306
#define mmUS_ALU_CONST_B_2             0x130A
#define mmUS_ALU_CONST_B_3             0x130E
#define mmUS_ALU_CONST_B_4             0x1312
#define mmUS_ALU_CONST_B_5             0x1316
#define mmUS_ALU_CONST_B_6             0x131A
#define mmUS_ALU_CONST_B_7             0x131E
#define mmUS_ALU_CONST_B_8             0x1322
#define mmUS_ALU_CONST_B_9             0x1326
#define mmUS_ALU_CONST_B_10            0x132A
#define mmUS_ALU_CONST_B_11            0x132E
#define mmUS_ALU_CONST_B_12            0x1332
#define mmUS_ALU_CONST_B_13            0x1336
#define mmUS_ALU_CONST_B_14            0x133A
#define mmUS_ALU_CONST_B_15            0x133E
#define mmUS_ALU_CONST_B_16            0x1342
#define mmUS_ALU_CONST_B_17            0x1346
#define mmUS_ALU_CONST_B_18            0x134A
#define mmUS_ALU_CONST_B_19            0x134E
#define mmUS_ALU_CONST_B_20            0x1352
#define mmUS_ALU_CONST_B_21            0x1356
#define mmUS_ALU_CONST_B_22            0x135A
#define mmUS_ALU_CONST_B_23            0x135E
#define mmUS_ALU_CONST_B_24            0x1362
#define mmUS_ALU_CONST_B_25            0x1366
#define mmUS_ALU_CONST_B_26            0x136A
#define mmUS_ALU_CONST_B_27            0x136E
#define mmUS_ALU_CONST_B_28            0x1372
#define mmUS_ALU_CONST_B_29            0x1376
#define mmUS_ALU_CONST_B_30            0x137A
#define mmUS_ALU_CONST_B_31            0x137E
#define mmUS_ALU_CONST_A_0             0x1303
#define mmUS_ALU_CONST_A_1             0x1307
#define mmUS_ALU_CONST_A_2             0x130B
#define mmUS_ALU_CONST_A_3             0x130F
#define mmUS_ALU_CONST_A_4             0x1313
#define mmUS_ALU_CONST_A_5             0x1317
#define mmUS_ALU_CONST_A_6             0x131B
#define mmUS_ALU_CONST_A_7             0x131F
#define mmUS_ALU_CONST_A_8             0x1323
#define mmUS_ALU_CONST_A_9             0x1327
#define mmUS_ALU_CONST_A_10            0x132B
#define mmUS_ALU_CONST_A_11            0x132F
#define mmUS_ALU_CONST_A_12            0x1333
#define mmUS_ALU_CONST_A_13            0x1337
#define mmUS_ALU_CONST_A_14            0x133B
#define mmUS_ALU_CONST_A_15            0x133F
#define mmUS_ALU_CONST_A_16            0x1343
#define mmUS_ALU_CONST_A_17            0x1347
#define mmUS_ALU_CONST_A_18            0x134B
#define mmUS_ALU_CONST_A_19            0x134F
#define mmUS_ALU_CONST_A_20            0x1353
#define mmUS_ALU_CONST_A_21            0x1357
#define mmUS_ALU_CONST_A_22            0x135B
#define mmUS_ALU_CONST_A_23            0x135F
#define mmUS_ALU_CONST_A_24            0x1363
#define mmUS_ALU_CONST_A_25            0x1367
#define mmUS_ALU_CONST_A_26            0x136B
#define mmUS_ALU_CONST_A_27            0x136F
#define mmUS_ALU_CONST_A_28            0x1373
#define mmUS_ALU_CONST_A_29            0x1377
#define mmUS_ALU_CONST_A_30            0x137B
#define mmUS_ALU_CONST_A_31            0x137F


// Registers from FG block

#define mmFG_FOG_BLEND                 0x12F0
#define mmFG_FOG_FACTOR                0x12F1
#define mmFG_FOG_COLOR_R               0x12F2
#define mmFG_FOG_COLOR_G               0x12F3
#define mmFG_FOG_COLOR_B               0x12F4
#define mmFG_ALPHA_FUNC                0x12F5
#define mmFG_DEPTH_SRC                 0x12F6
#define mmFG_PERF                      0x12F7


// Registers from CB block

#define mmRB3D_CCTL                    0x1380
#define mmRB3D_BLENDCNTL_R3            0x1381
#define mmRB3D_ABLENDCNTL_R3           0x1382
#define mmRB3D_COLOR_CHANNEL_MASK      0x1383
#define mmRB3D_CONSTANT_COLOR          0x1384
#define mmRB3D_COLOR_CLEAR_VALUE       0x1385
#define mmRB3D_ROPCNTL_R3              0x1386
#define mmRB3D_CLRCMP_FLIPE_R3         0x1387
#define mmRB3D_CLRCMP_CLR_R3           0x1388
#define mmRB3D_CLRCMP_MSK_R3           0x1389
#define mmRB3D_COLOROFFSET0            0x138A
#define mmRB3D_COLOROFFSET1            0x138B
#define mmRB3D_COLOROFFSET2            0x138C
#define mmRB3D_COLOROFFSET3            0x138D
#define mmRB3D_COLORPITCH0             0x138E
#define mmRB3D_COLORPITCH1             0x138F
#define mmRB3D_COLORPITCH2             0x1390
#define mmRB3D_COLORPITCH3             0x1391
#define mmRB3D_DEBUG_CTL               0x1392
#define mmRB3D_DSTCACHE_CTLSTAT_R3     0x1393
#define mmRB3D_DITHER_CTL              0x1394
#define mmRB3D_CMASK_OFFSET0           0x1395
#define mmRB3D_CMASK_OFFSET1           0x1396
#define mmRB3D_CMASK_OFFSET2           0x1397
#define mmRB3D_CMASK_OFFSET3           0x1398
#define mmRB3D_CMASK_PITCH0            0x1399
#define mmRB3D_CMASK_PITCH1            0x139A
#define mmRB3D_CMASK_PITCH2            0x139B
#define mmRB3D_CMASK_PITCH3            0x139C
#define mmRB3D_CMASK_WRINDEX           0x139D
#define mmRB3D_CMASK_DWORD             0x139E
#define mmRB3D_CMASK_RDINDEX           0x139F
#define mmRB3D_AARESOLVE_OFFSET        0x13A0
#define mmRB3D_AARESOLVE_PITCH         0x13A1
#define mmRB3D_AARESOLVE_CTL           0x13A2
#define mmRB3D_PERF_CNTL               0x13A3
#define mmRB3D_PERF_COUNT0             0x13A4
#define mmRB3D_PERF_COUNT1             0x13A5
#define mmRB3D_PERF_COUNT2             0x13A6
#define mmRB3D_PERF_COUNT3             0x13A7
#define mmRB2D_ROP                     0x0D00
#define mmRB2D_CLRCMP_SRC              0x0D02
#define mmRB2D_CLRCMP_DST              0x0D03
#define mmRB2D_CLRCMP_FLIPE            0x0D04
#define mmRB2D_CLRCMP_CNTL             0x0D05
#define mmRB2D_CLRCMP_MSK              0x0D06
#define mmRB2D_WRITEMASK               0x0D07
#define mmRB2D_DATATYPE                0x0D08
#define mmRB2D_GUI_MASTER_CNTL         0x0D09
#define mmRB2D_BRUSHDATA_0             0x0D40
#define mmRB2D_BRUSHDATA_1             0x0D41
#define mmRB2D_BRUSHDATA_2             0x0D42
#define mmRB2D_BRUSH_FRGD_CLR          0x0D42
#define mmRB2D_BRUSHDATA_3             0x0D43
#define mmRB2D_BRUSH_BKGD_CLR          0x0D43
#define mmRB2D_BRUSHDATA_4             0x0D44
#define mmRB2D_BRUSHDATA_5             0x0D45
#define mmRB2D_BRUSHDATA_6             0x0D46
#define mmRB2D_BRUSHDATA_7             0x0D47
#define mmRB2D_BRUSHDATA_8             0x0D48
#define mmRB2D_BRUSHDATA_9             0x0D49
#define mmRB2D_BRUSHDATA_10            0x0D4A
#define mmRB2D_BRUSHDATA_11            0x0D4B
#define mmRB2D_BRUSHDATA_12            0x0D4C
#define mmRB2D_BRUSHDATA_13            0x0D4D
#define mmRB2D_BRUSHDATA_14            0x0D4E
#define mmRB2D_BRUSHDATA_15            0x0D4F
#define mmRB2D_BRUSHDATA_16            0x0D50
#define mmRB2D_BRUSHDATA_17            0x0D51
#define mmRB2D_BRUSHDATA_18            0x0D52
#define mmRB2D_BRUSHDATA_19            0x0D53
#define mmRB2D_BRUSHDATA_20            0x0D54
#define mmRB2D_BRUSHDATA_21            0x0D55
#define mmRB2D_BRUSHDATA_22            0x0D56
#define mmRB2D_BRUSHDATA_23            0x0D57
#define mmRB2D_BRUSHDATA_24            0x0D58
#define mmRB2D_BRUSHDATA_25            0x0D59
#define mmRB2D_BRUSHDATA_26            0x0D5A
#define mmRB2D_BRUSHDATA_27            0x0D5B
#define mmRB2D_BRUSHDATA_28            0x0D5C
#define mmRB2D_BRUSHDATA_29            0x0D5D
#define mmRB2D_BRUSHDATA_30            0x0D5E
#define mmRB2D_BRUSHDATA_31            0x0D5F
#define mmRB2D_BRUSHDATA_32            0x0D60
#define mmRB2D_BRUSHDATA_33            0x0D61
#define mmRB2D_BRUSHDATA_34            0x0D62
#define mmRB2D_BRUSHDATA_35            0x0D63
#define mmRB2D_BRUSHDATA_36            0x0D64
#define mmRB2D_BRUSHDATA_37            0x0D65
#define mmRB2D_BRUSHDATA_38            0x0D66
#define mmRB2D_BRUSHDATA_39            0x0D67
#define mmRB2D_BRUSHDATA_40            0x0D68
#define mmRB2D_BRUSHDATA_41            0x0D69
#define mmRB2D_BRUSHDATA_42            0x0D6A
#define mmRB2D_BRUSHDATA_43            0x0D6B
#define mmRB2D_BRUSHDATA_44            0x0D6C
#define mmRB2D_BRUSHDATA_45            0x0D6D
#define mmRB2D_BRUSHDATA_46            0x0D6E
#define mmRB2D_BRUSHDATA_47            0x0D6F
#define mmRB2D_BRUSHDATA_48            0x0D70
#define mmRB2D_BRUSHDATA_49            0x0D71
#define mmRB2D_BRUSHDATA_50            0x0D72
#define mmRB2D_BRUSHDATA_51            0x0D73
#define mmRB2D_BRUSHDATA_52            0x0D74
#define mmRB2D_BRUSHDATA_53            0x0D75
#define mmRB2D_BRUSHDATA_54            0x0D76
#define mmRB2D_BRUSHDATA_55            0x0D77
#define mmRB2D_BRUSHDATA_56            0x0D78
#define mmRB2D_BRUSHDATA_57            0x0D79
#define mmRB2D_BRUSHDATA_58            0x0D7A
#define mmRB2D_BRUSHDATA_59            0x0D7B
#define mmRB2D_BRUSHDATA_60            0x0D7C
#define mmRB2D_BRUSHDATA_61            0x0D7D
#define mmRB2D_BRUSHDATA_62            0x0D7E
#define mmRB2D_BRUSHDATA_63            0x0D7F
#define mmRB2D_BRUSHSTAGE_0            0x0D10
#define mmRB2D_BRUSH_MONO_0_READ       0x0D10
#define mmRB2D_BRUSHSTAGE_1            0x0D11
#define mmRB2D_BRUSH_MONO_1_READ       0x0D11
#define mmRB2D_BRUSHSTAGE_2            0x0D12
#define mmRB2D_BRUSH_FRGD_CLR_READ     0x0D12
#define mmRB2D_BRUSHSTAGE_3            0x0D13
#define mmRB2D_BRUSH_BKGD_CLR_READ     0x0D13
#define mmRB2D_SRC_ENDIAN              0x0D0C
#define mmRB2D_DST_ENDIAN              0x0D0D
#define mmRB2D_DSTCACHE_MODE           0x0D0A
#define mmRB2D_DSTCACHE_CTLSTAT        0x0D0B
#define mmRB2D_PERF_CNTL               0x0D18
#define mmRB2D_PERF_COUNT0             0x0D19
#define mmRB2D_PERF_COUNT1             0x0D1A
#define mmRB2D_PERF_COUNT2             0x0D1B
#define mmRB2D_PERF_COUNT3             0x0D1C


// Registers from ZB block

#define mmZB_CNTL                      0x13C0
#define mmRB3D_ZCNTL                   0x13C0
#define mmZB_ZSTENCILCNTL              0x13C1
#define mmRB3D_ZSTENCILCNTL_R3         0x13C1
#define mmZB_STENCILREFMASK            0x13C2
#define mmRB3D_STENCILREFMASK_R3       0x13C2
#define mmZB_FORMAT                    0x13C4
#define mmRB3D_FORMAT                  0x13C4
#define mmZB_ZTOP                      0x13C5
#define mmRB3D_ZTOP                    0x13C5
#define mmZB_ZCACHE_CTLSTAT            0x13C6
#define mmRB3D_ZCACHE_CTLSTAT_R3       0x13C6
#define mmZB_BW_CNTL                   0x13C7
#define mmRB3D_BW_CNTL                 0x13C7
#define mmZB_DEPTHOFFSET               0x13C8
#define mmRB3D_DEPTHOFFSET_R3          0x13C8
#define mmZB_DEPTHPITCH                0x13C9
#define mmRB3D_DEPTHPITCH_R3           0x13C9
#define mmZB_DEPTHCLEARVALUE           0x13CA
#define mmRB3D_DEPTHCLEARVALUE_R3      0x13CA
#define mmZB_ZMASK_OFFSET              0x13CC
#define mmRB3D_ZMASK_OFFSET            0x13CC
#define mmZB_ZMASK_PITCH               0x13CD
#define mmRB3D_ZMASK_PITCH             0x13CD
#define mmZB_ZMASK_WRINDEX             0x13CE
#define mmRB3D_ZMASK_WRINDEX_R3        0x13CE
#define mmZB_ZMASK_DWORD               0x13CF
#define mmRB3D_ZMASK_DWORD_R3          0x13CF
#define mmZB_ZMASK_RDINDEX             0x13D0
#define mmRB3D_ZMASK_RDINDEX_R3        0x13D0
#define mmZB_HIZ_OFFSET                0x13D1
#define mmRE_HIZ_OFFSET                0x13D1
#define mmZB_HIZ_WRINDEX               0x13D2
#define mmRE_HIZ_WRINDEX_R3            0x13D2
#define mmZB_HIZ_DWORD                 0x13D3
#define mmRE_HIZ_DWORD_R3              0x13D3
#define mmZB_HIZ_RDINDEX               0x13D4
#define mmRE_HIZ_RDINDEX_R3            0x13D4
#define mmZB_HIZ_PITCH                 0x13D5
#define mmRB3D_HIZ_PITCH               0x13D5
#define mmZB_ZPASS_DATA                0x13D6
#define mmRB3D_ZPASS_DATA_R3           0x13D6
#define mmZB_ZPASS_ADDR                0x13D7
#define mmRB3D_ZPASS_ADDR_R3           0x13D7
#define mmZB_DEPTHXY_OFFSET            0x13D8
#define mmRB3D_DEPTHXY_OFFSET_R3       0x13D8
#define mmZB_PERF_CNTL                 0x13D9
#define mmRB3D_ZPERF_CNTL_R3           0x13D9
#define mmZB_PERF_COUNT0               0x13DA
#define mmRB3D_ZPERF_COUNT0            0x13DA
#define mmZB_PERF_COUNT1               0x13DB
#define mmRB3D_ZPERF_COUNT1            0x13DB
#define mmZB_PERF_COUNT2               0x13DC
#define mmRB3D_ZPERF_COUNT2            0x13DC
#define mmZB_PERF_COUNT3               0x13DD
#define mmRB3D_ZPERF_COUNT3            0x13DD


// Registers from E2 block

#define mmDST_OFFSET                   0x0501
#define mmDST_PITCH                    0x0502
#define mmDST_TILE                     0x05C0
#define mmDST_PITCH_OFFSET             0x050B
#define mmDST_X                        0x0507
#define mmDST_Y                        0x0508
#define mmDST_X_Y                      0x0565
#define mmDST_Y_X                      0x050E
#define mmDST_WIDTH                    0x0503
#define mmDST_HEIGHT                   0x0504
#define mmDST_WIDTH_HEIGHT             0x0566
#define mmDST_HEIGHT_WIDTH             0x050F
#define mmDST_HEIGHT_WIDTH_8           0x0563
#define mmDST_HEIGHT_Y                 0x0568
#define mmDST_WIDTH_X                  0x0562
#define mmDST_WIDTH_X_INCY             0x0567
#define mmDST_LINE_START               0x0580
#define mmDST_LINE_END                 0x0581
#define mmDST_LINE_PATCOUNT            0x0582
#define mmDP_DST_ENDIAN                0x0574
#define mmBRUSH_Y_X                    0x051D
#define mmBRUSH_DATA0                  0x0520
#define mmBRUSH_DATA1                  0x0521
#define mmBRUSH_DATA2                  0x0522
#define mmBRUSH_DATA3                  0x0523
#define mmBRUSH_DATA4                  0x0524
#define mmBRUSH_DATA5                  0x0525
#define mmBRUSH_DATA6                  0x0526
#define mmBRUSH_DATA7                  0x0527
#define mmBRUSH_DATA8                  0x0528
#define mmBRUSH_DATA9                  0x0529
#define mmBRUSH_DATA10                 0x052A
#define mmBRUSH_DATA11                 0x052B
#define mmBRUSH_DATA12                 0x052C
#define mmBRUSH_DATA13                 0x052D
#define mmBRUSH_DATA14                 0x052E
#define mmBRUSH_DATA15                 0x052F
#define mmBRUSH_DATA16                 0x0530
#define mmBRUSH_DATA17                 0x0531
#define mmBRUSH_DATA18                 0x0532
#define mmBRUSH_DATA19                 0x0533
#define mmBRUSH_DATA20                 0x0534
#define mmBRUSH_DATA21                 0x0535
#define mmBRUSH_DATA22                 0x0536
#define mmBRUSH_DATA23                 0x0537
#define mmBRUSH_DATA24                 0x0538
#define mmBRUSH_DATA25                 0x0539
#define mmBRUSH_DATA26                 0x053A
#define mmBRUSH_DATA27                 0x053B
#define mmBRUSH_DATA28                 0x053C
#define mmBRUSH_DATA29                 0x053D
#define mmBRUSH_DATA30                 0x053E
#define mmBRUSH_DATA31                 0x053F
#define mmBRUSH_DATA32                 0x0540
#define mmBRUSH_DATA33                 0x0541
#define mmBRUSH_DATA34                 0x0542
#define mmBRUSH_DATA35                 0x0543
#define mmBRUSH_DATA36                 0x0544
#define mmBRUSH_DATA37                 0x0545
#define mmBRUSH_DATA38                 0x0546
#define mmBRUSH_DATA39                 0x0547
#define mmBRUSH_DATA40                 0x0548
#define mmBRUSH_DATA41                 0x0549
#define mmBRUSH_DATA42                 0x054A
#define mmBRUSH_DATA43                 0x054B
#define mmBRUSH_DATA44                 0x054C
#define mmBRUSH_DATA45                 0x054D
#define mmBRUSH_DATA46                 0x054E
#define mmBRUSH_DATA47                 0x054F
#define mmBRUSH_DATA48                 0x0550
#define mmBRUSH_DATA49                 0x0551
#define mmBRUSH_DATA50                 0x0552
#define mmBRUSH_DATA51                 0x0553
#define mmBRUSH_DATA52                 0x0554
#define mmBRUSH_DATA53                 0x0555
#define mmBRUSH_DATA54                 0x0556
#define mmBRUSH_DATA55                 0x0557
#define mmBRUSH_DATA56                 0x0558
#define mmBRUSH_DATA57                 0x0559
#define mmBRUSH_DATA58                 0x055A
#define mmBRUSH_DATA59                 0x055B
#define mmBRUSH_DATA60                 0x055C
#define mmBRUSH_DATA61                 0x055D
#define mmBRUSH_DATA62                 0x055E
#define mmBRUSH_DATA63                 0x055F
#define mmDP_BRUSH_FRGD_CLR            0x051F
#define mmDP_BRUSH_BKGD_CLR            0x051E
#define mmSRC_OFFSET                   0x056B
#define mmSRC_PITCH                    0x056C
#define mmSRC_TILE                     0x05C1
#define mmSRC_PITCH_OFFSET             0x050A
#define mmSRC_X                        0x0505
#define mmSRC_Y                        0x0506
#define mmSRC_X_Y                      0x0564
#define mmSRC_Y_X                      0x050D
#define mmSRC_CLUT_ADDRESS             0x05E0
#define mmSRC_CLUT_DATA                0x05E1
#define mmSRC_CLUT_DATA_RD             0x05E2
#define mmHOST_DATA0                   0x05F0
#define mmHOST_DATA1                   0x05F1
#define mmHOST_DATA2                   0x05F2
#define mmHOST_DATA3                   0x05F3
#define mmHOST_DATA4                   0x05F4
#define mmHOST_DATA5                   0x05F5
#define mmHOST_DATA6                   0x05F6
#define mmHOST_DATA7                   0x05F7
#define mmHOST_DATA_LAST               0x05F8
#define mmHOST_DATA_128                0x05F9
#define mmDP_SRC_ENDIAN                0x0575
#define mmDP_SRC_FRGD_CLR              0x0576
#define mmDP_SRC_BKGD_CLR              0x0577
#define mmSC_LEFT                      0x0590
#define mmSC_RIGHT                     0x0591
#define mmSC_TOP                       0x0592
#define mmSC_BOTTOM                    0x0593
#define mmSRC_SC_RIGHT                 0x0595
#define mmSRC_SC_BOTTOM                0x0597
#define mmDP_CNTL                      0x05B0
#define mmDP_CNTL_XDIR_YDIR_YMAJOR     0x05B4
#define mmDP_DATATYPE                  0x05B1
#define mmDP_MIX                       0x05B2
#define mmDP_WRITE_MSK                 0x05B3
#define mmDP_XOP                       0x05FE
#define mmCLR_CMP_CLR_SRC              0x0571
#define mmCLR_CMP_CLR_DST              0x0572
#define mmCLR_CMP_CNTL                 0x0570
#define mmCLR_CMP_MSK                  0x0573
#define mmDSTCACHE_MODE                0x05C4
#define mmDSTCACHE_CTLSTAT             0x05C5
#define mmPD2_DATA                     0x05C6
#define mmDEFAULT_PITCH_OFFSET         0x05B8
#define mmDEFAULT_SC_BOTTOM_RIGHT      0x05BA
#define mmDEFAULT2_PITCH_OFFSET        0x05BE
#define mmDEFAULT2_SC_BOTTOM_RIGHT     0x05B7
#define mmDP_GUI_MASTER_CNTL           0x051B
#define mmSC_TOP_LEFT                  0x05BB
#define mmSC_BOTTOM_RIGHT              0x05BC
#define mmSRC_SC_BOTTOM_RIGHT          0x05BD
#define mmDEBUG0                       0x05A0
#define mmDEBUG1                       0x05A1
#define mmDEBUG2                       0x05A2
#define mmDEBUG3                       0x05A3
#define mmDEBUG4                       0x05A4
#define mmDEBUG5                       0x05A5
#define mmDEBUG6                       0x05A6
#define mmDEBUG7                       0x05A7
#define mmDEBUG8                       0x05A8
#define mmDEBUG9                       0x05A9
#define mmDEBUG10                      0x05AA
#define mmDEBUG11                      0x05AB
#define mmDEBUG12                      0x05AC
#define mmDEBUG13                      0x05AD
#define mmDEBUG14                      0x05AE
#define mmDEBUG15                      0x05AF


// Registers from VAP block

#define mmVAP_PORT_DATA0               0x0800
#define mmVAP_PORT_DATA1               0x0801
#define mmVAP_PORT_DATA2               0x0802
#define mmVAP_PORT_DATA3               0x0803
#define mmVAP_PORT_DATA4               0x0804
#define mmVAP_PORT_DATA5               0x0805
#define mmVAP_PORT_DATA6               0x0806
#define mmVAP_PORT_DATA7               0x0807
#define mmVAP_PORT_DATA8               0x0808
#define mmVAP_PORT_DATA9               0x0809
#define mmVAP_PORT_DATA10              0x080A
#define mmVAP_PORT_DATA11              0x080B
#define mmVAP_PORT_DATA12              0x080C
#define mmVAP_PORT_DATA13              0x080D
#define mmVAP_PORT_DATA14              0x080E
#define mmVAP_PORT_DATA15              0x080F
#define mmVAP_PORT_IDX0                0x0810
#define mmVAP_PORT_IDX1                0x0811
#define mmVAP_PORT_IDX2                0x0812
#define mmVAP_PORT_IDX3                0x0813
#define mmVAP_PORT_IDX4                0x0814
#define mmVAP_PORT_IDX5                0x0815
#define mmVAP_PORT_IDX6                0x0816
#define mmVAP_PORT_IDX7                0x0817
#define mmVAP_PORT_IDX8                0x0818
#define mmVAP_PORT_IDX9                0x0819
#define mmVAP_PORT_IDX10               0x081A
#define mmVAP_PORT_IDX11               0x081B
#define mmVAP_PORT_IDX12               0x081C
#define mmVAP_PORT_IDX13               0x081D
#define mmVAP_PORT_IDX14               0x081E
#define mmVAP_PORT_IDX15               0x081F
#define mmVAP_CNTL                     0x0820
#define mmVAP_VF_CNTL                  0x0821
#define mmVAP_OUT_VTX_FMT_0            0x0824
#define mmVAP_OUT_VTX_FMT_1            0x0825
#define mmVAP_VPORT_XSCALE             0x0766
#define mmVAP_VPORT_XSCALE_alt_1       0x0826
#define mmVAP_VPORT_XOFFSET            0x0767
#define mmVAP_VPORT_XOFFSET_alt_1      0x0827
#define mmVAP_VPORT_YSCALE             0x0768
#define mmVAP_VPORT_YSCALE_alt_1       0x0828
#define mmVAP_VPORT_YOFFSET            0x0769
#define mmVAP_VPORT_YOFFSET_alt_1      0x0829
#define mmVAP_VPORT_ZSCALE             0x076A
#define mmVAP_VPORT_ZSCALE_alt_1       0x082A
#define mmVAP_VPORT_ZOFFSET            0x076B
#define mmVAP_VPORT_ZOFFSET_alt_1      0x082B
#define mmVAP_VTE_CNTL                 0x082C
#define mmVAP_VTX_SIZE                 0x082D
#define mmVAP_PORT_DATA_IDX_128        0x082E
#define mmVAP_VTX_NUM_ARRAYS           0x0830
#define mmVAP_VTX_AOS_ATTR01           0x0831
#define mmVAP_VTX_AOS_ADDR0            0x0832
#define mmVAP_VTX_AOS_ADDR1            0x0833
#define mmVAP_VTX_AOS_ATTR23           0x0834
#define mmVAP_VTX_AOS_ADDR2            0x0835
#define mmVAP_VTX_AOS_ADDR3            0x0836
#define mmVAP_VTX_AOS_ATTR45           0x0837
#define mmVAP_VTX_AOS_ADDR4            0x0838
#define mmVAP_VTX_AOS_ADDR5            0x0839
#define mmVAP_VTX_AOS_ATTR67           0x083A
#define mmVAP_VTX_AOS_ADDR6            0x083B
#define mmVAP_VTX_AOS_ADDR7            0x083C
#define mmVAP_VTX_AOS_ATTR89           0x083D
#define mmVAP_VTX_AOS_ADDR8            0x083E
#define mmVAP_VTX_AOS_ADDR9            0x083F
#define mmVAP_VTX_AOS_ATTR1011         0x0840
#define mmVAP_VTX_AOS_ADDR10           0x0841
#define mmVAP_VTX_AOS_ADDR11           0x0842
#define mmVAP_VTX_AOS_ATTR1213         0x0843
#define mmVAP_VTX_AOS_ADDR12           0x0844
#define mmVAP_VTX_AOS_ADDR13           0x0845
#define mmVAP_VTX_AOS_ATTR1415         0x0846
#define mmVAP_VTX_AOS_ADDR14           0x0847
#define mmVAP_VTX_AOS_ADDR15           0x0848
#define mmVAP_PERF_CNTL_0              0x0849
#define mmVAP_PERF_CNTL_1              0x084A
#define mmVAP_PERF_COUNT_0             0x084B
#define mmVAP_PERF_COUNT_1             0x084C
#define mmVAP_VF_MAX_VTX_INDX          0x084D
#define mmVAP_VF_MIN_VTX_INDX          0x084E
#define mmVAP_DEBUG                    0x084F
#define mmVAP_CNTL_STATUS              0x0850
#define mmVAP_PERF_CNTL_2              0x0851
#define mmVAP_PERF_COUNT_2             0x0852
#define mmVAP_PROG_STREAM_CNTL_0       0x0854
#define mmVAP_PROG_STREAM_CNTL_1       0x0855
#define mmVAP_PROG_STREAM_CNTL_2       0x0856
#define mmVAP_PROG_STREAM_CNTL_3       0x0857
#define mmVAP_PROG_STREAM_CNTL_4       0x0858
#define mmVAP_PROG_STREAM_CNTL_5       0x0859
#define mmVAP_PROG_STREAM_CNTL_6       0x085A
#define mmVAP_PROG_STREAM_CNTL_7       0x085B
#define mmVAP_VTX_STATE_CNTL           0x0860
#define mmVAP_VSM_VTX_ASSM             0x0861
#define mmVAP_VTX_STATE_IND_REG_0      0x0862
#define mmVAP_VTX_STATE_IND_REG_1      0x0863
#define mmVAP_VTX_STATE_IND_REG_2      0x0864
#define mmVAP_VTX_STATE_IND_REG_3      0x0865
#define mmVAP_VTX_STATE_IND_REG_4      0x0866
#define mmVAP_VTX_STATE_IND_REG_5      0x0867
#define mmVAP_VTX_STATE_IND_REG_6      0x0868
#define mmVAP_VTX_STATE_IND_REG_7      0x0869
#define mmVAP_VTX_STATE_IND_REG_8      0x086A
#define mmVAP_VTX_STATE_IND_REG_9      0x086B
#define mmVAP_VTX_STATE_IND_REG_10     0x086C
#define mmVAP_VTX_STATE_IND_REG_11     0x086D
#define mmVAP_VTX_STATE_IND_REG_12     0x086E
#define mmVAP_VTX_STATE_IND_REG_13     0x086F
#define mmVAP_VTX_STATE_IND_REG_14     0x0870
#define mmVAP_VTX_STATE_IND_REG_15     0x0871
#define mmVAP_PSC_SGN_NORM_CNTL        0x0877
#define mmVAP_PROG_STREAM_CNTL_EXT_0   0x0878
#define mmVAP_PROG_STREAM_CNTL_EXT_1   0x0879
#define mmVAP_PROG_STREAM_CNTL_EXT_2   0x087A
#define mmVAP_PROG_STREAM_CNTL_EXT_3   0x087B
#define mmVAP_PROG_STREAM_CNTL_EXT_4   0x087C
#define mmVAP_PROG_STREAM_CNTL_EXT_5   0x087D
#define mmVAP_PROG_STREAM_CNTL_EXT_6   0x087E
#define mmVAP_PROG_STREAM_CNTL_EXT_7   0x087F
#define mmVAP_PVS_VECTOR_INDX_REG      0x0880
#define mmVAP_PVS_VECTOR_DATA_REG      0x0881
#define mmVAP_PVS_VECTOR_DATA_REG_128  0x0882
#define mmVAP_CLIP_CNTL                0x0887
#define mmVAP_GB_VERT_CLIP_ADJ         0x0888
#define mmVAP_GB_VERT_DISC_ADJ         0x0889
#define mmVAP_GB_HORZ_CLIP_ADJ         0x088A
#define mmVAP_GB_HORZ_DISC_ADJ         0x088B
#define mmVAP_PVS_FLOW_CNTL_ADDRS_0    0x088C
#define mmVAP_PVS_FLOW_CNTL_ADDRS_1    0x088D
#define mmVAP_PVS_FLOW_CNTL_ADDRS_2    0x088E
#define mmVAP_PVS_FLOW_CNTL_ADDRS_3    0x088F
#define mmVAP_PVS_FLOW_CNTL_ADDRS_4    0x0890
#define mmVAP_PVS_FLOW_CNTL_ADDRS_5    0x0891
#define mmVAP_PVS_FLOW_CNTL_ADDRS_6    0x0892
#define mmVAP_PVS_FLOW_CNTL_ADDRS_7    0x0893
#define mmVAP_PVS_FLOW_CNTL_ADDRS_8    0x0894
#define mmVAP_PVS_FLOW_CNTL_ADDRS_9    0x0895
#define mmVAP_PVS_FLOW_CNTL_ADDRS_10   0x0896
#define mmVAP_PVS_FLOW_CNTL_ADDRS_11   0x0897
#define mmVAP_PVS_FLOW_CNTL_ADDRS_12   0x0898
#define mmVAP_PVS_FLOW_CNTL_ADDRS_13   0x0899
#define mmVAP_PVS_FLOW_CNTL_ADDRS_14   0x089A
#define mmVAP_PVS_FLOW_CNTL_ADDRS_15   0x089B
#define mmVAP_PVS_DEBUG_0              0x08A0
#define mmVAP_PVS_STATE_FLUSH_REG      0x08A1
#define mmVAP_PVS_VTX_TIMEOUT_REG      0x08A2
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_0 0x08A4
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_1 0x08A5
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_2 0x08A6
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_3 0x08A7
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_4 0x08A8
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_5 0x08A9
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_6 0x08AA
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_7 0x08AB
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_8 0x08AC
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_9 0x08AD
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_10 0x08AE
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_11 0x08AF
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_12 0x08B0
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_13 0x08B1
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_14 0x08B2
#define mmVAP_PVS_FLOW_CNTL_LOOP_INDEX_15 0x08B3
#define mmVAP_PVS_CODE_CNTL_0          0x08B4
#define mmVAP_PVS_CONST_CNTL           0x08B5
#define mmVAP_PVS_CODE_CNTL_1          0x08B6
#define mmVAP_PVS_FLOW_CNTL_OPC        0x08B7
#define mmVAP_VTX_ST_POS_0_X_4         0x08C0
#define mmVAP_VTX_ST_POS_0_Y_4         0x08C1
#define mmVAP_VTX_ST_POS_0_Z_4         0x08C2
#define mmVAP_VTX_ST_POS_0_W_4         0x08C3
#define mmVAP_VTX_ST_NORM_0_X          0x08C4
#define mmVAP_VTX_ST_NORM_0_Y          0x08C5
#define mmVAP_VTX_ST_NORM_0_Z          0x08C6
#define mmVAP_VTX_ST_PVMS              0x08C7
#define mmVAP_VTX_ST_CLR_0_R           0x08C8
#define mmVAP_VTX_ST_CLR_0_G           0x08C9
#define mmVAP_VTX_ST_CLR_0_B           0x08CA
#define mmVAP_VTX_ST_CLR_0_A           0x08CB
#define mmVAP_VTX_ST_CLR_1_R           0x08CC
#define mmVAP_VTX_ST_CLR_1_G           0x08CD
#define mmVAP_VTX_ST_CLR_1_B           0x08CE
#define mmVAP_VTX_ST_CLR_1_A           0x08CF
#define mmVAP_VTX_ST_CLR_2_R           0x08D0
#define mmVAP_VTX_ST_CLR_2_G           0x08D1
#define mmVAP_VTX_ST_CLR_2_B           0x08D2
#define mmVAP_VTX_ST_CLR_2_A           0x08D3
#define mmVAP_VTX_ST_CLR_3_R           0x08D4
#define mmVAP_VTX_ST_CLR_3_G           0x08D5
#define mmVAP_VTX_ST_CLR_3_B           0x08D6
#define mmVAP_VTX_ST_CLR_3_A           0x08D7
#define mmVAP_VTX_ST_CLR_4_R           0x08D8
#define mmVAP_VTX_ST_CLR_4_G           0x08D9
#define mmVAP_VTX_ST_CLR_4_B           0x08DA
#define mmVAP_VTX_ST_CLR_4_A           0x08DB
#define mmVAP_VTX_ST_CLR_5_R           0x08DC
#define mmVAP_VTX_ST_CLR_5_G           0x08DD
#define mmVAP_VTX_ST_CLR_5_B           0x08DE
#define mmVAP_VTX_ST_CLR_5_A           0x08DF
#define mmVAP_VTX_ST_CLR_6_R           0x08E0
#define mmVAP_VTX_ST_CLR_6_G           0x08E1
#define mmVAP_VTX_ST_CLR_6_B           0x08E2
#define mmVAP_VTX_ST_CLR_6_A           0x08E3
#define mmVAP_VTX_ST_CLR_7_R           0x08E4
#define mmVAP_VTX_ST_CLR_7_G           0x08E5
#define mmVAP_VTX_ST_CLR_7_B           0x08E6
#define mmVAP_VTX_ST_CLR_7_A           0x08E7
#define mmVAP_VTX_ST_TEX_0_S           0x08E8
#define mmVAP_VTX_ST_TEX_0_T           0x08E9
#define mmVAP_VTX_ST_TEX_0_R           0x08EA
#define mmVAP_VTX_ST_TEX_0_Q           0x08EB
#define mmVAP_VTX_ST_TEX_1_S           0x08EC
#define mmVAP_VTX_ST_TEX_1_T           0x08ED
#define mmVAP_VTX_ST_TEX_1_R           0x08EE
#define mmVAP_VTX_ST_TEX_1_Q           0x08EF
#define mmVAP_VTX_ST_TEX_2_S           0x08F0
#define mmVAP_VTX_ST_TEX_2_T           0x08F1
#define mmVAP_VTX_ST_TEX_2_R           0x08F2
#define mmVAP_VTX_ST_TEX_2_Q           0x08F3
#define mmVAP_VTX_ST_TEX_3_S           0x08F4
#define mmVAP_VTX_ST_TEX_3_T           0x08F5
#define mmVAP_VTX_ST_TEX_3_R           0x08F6
#define mmVAP_VTX_ST_TEX_3_Q           0x08F7
#define mmVAP_VTX_ST_TEX_4_S           0x08F8
#define mmVAP_VTX_ST_TEX_4_T           0x08F9
#define mmVAP_VTX_ST_TEX_4_R           0x08FA
#define mmVAP_VTX_ST_TEX_4_Q           0x08FB
#define mmVAP_VTX_ST_TEX_5_S           0x08FC
#define mmVAP_VTX_ST_TEX_5_T           0x08FD
#define mmVAP_VTX_ST_TEX_5_R           0x08FE
#define mmVAP_VTX_ST_TEX_5_Q           0x08FF
#define mmVAP_VTX_ST_TEX_6_S           0x0900
#define mmVAP_VTX_ST_TEX_6_T           0x0901
#define mmVAP_VTX_ST_TEX_6_R           0x0902
#define mmVAP_VTX_ST_TEX_6_Q           0x0903
#define mmVAP_VTX_ST_TEX_7_S           0x0904
#define mmVAP_VTX_ST_TEX_7_T           0x0905
#define mmVAP_VTX_ST_TEX_7_R           0x0906
#define mmVAP_VTX_ST_TEX_7_Q           0x0907
#define mmVAP_VTX_ST_PNT_SPRT_SZ       0x0908
#define mmVAP_VTX_ST_DISC_FOG          0x0909
#define mmVAP_VTX_ST_SHININESS_0       0x090A
#define mmVAP_VTX_ST_SHININESS_1       0x090B
#define mmVAP_VTX_ST_BLND_WT_0         0x090C
#define mmVAP_VTX_ST_BLND_WT_1         0x090D
#define mmVAP_VTX_ST_BLND_WT_2         0x090E
#define mmVAP_VTX_ST_BLND_WT_3         0x090F
#define mmVAP_VTX_ST_POS_1_X           0x0910
#define mmVAP_VTX_ST_POS_1_Y           0x0911
#define mmVAP_VTX_ST_POS_1_Z           0x0912
#define mmVAP_VTX_ST_POS_1_W           0x0913
#define mmVAP_VTX_ST_NORM_1_X          0x0914
#define mmVAP_VTX_ST_NORM_1_Y          0x0915
#define mmVAP_VTX_ST_NORM_1_Z          0x0916
#define mmVAP_VTX_ST_EDGE_FLAGS        0x0917
#define mmVAP_VTX_ST_USR_CLR_R         0x0918
#define mmVAP_VTX_ST_USR_CLR_G         0x0919
#define mmVAP_VTX_ST_USR_CLR_B         0x091A
#define mmVAP_VTX_ST_USR_CLR_A         0x091B
#define mmVAP_VTX_ST_CLR_0_PKD         0x091C
#define mmVAP_VTX_ST_CLR_1_PKD         0x091D
#define mmVAP_VTX_ST_CLR_2_PKD         0x091E
#define mmVAP_VTX_ST_CLR_3_PKD         0x091F
#define mmVAP_VTX_ST_CLR_4_PKD         0x0920
#define mmVAP_VTX_ST_CLR_5_PKD         0x0921
#define mmVAP_VTX_ST_CLR_6_PKD         0x0922
#define mmVAP_VTX_ST_CLR_7_PKD         0x0923
#define mmVAP_VTX_ST_POS_0_X_2         0x0924
#define mmVAP_VTX_ST_POS_0_Y_2         0x0925
#define mmVAP_VTX_ST_NORM_0_PKD        0x0926
#define mmVAP_VTX_ST_USR_CLR_PKD       0x0927
#define mmVAP_VTX_ST_POS_0_X_3         0x0928
#define mmVAP_VTX_ST_POS_0_Y_3         0x0929
#define mmVAP_VTX_ST_POS_0_Z_3         0x092A
#define mmVAP_VTX_ST_END_OF_PKT        0x092B


// Registers from MC block

#define mmMC_CNTL                      0x0050
#define mmMC_TIMING_CNTL               0x0051
#define mmMC_AGP_LOCATION              0x0053
#define mmMC_REFRESH_CNTL              0x005E
#define mmMC_IOPAD_CNTL                0x0061
#define mmMC_INIT_MISC_LAT_TIMER       0x0060
#define mmMC_INIT_GFX_LAT_TIMER        0x0055
#define mmMC_SDRAM_MODE_REG            0x0056
#define mmAGP_BASE                     0x005C
#define mmMC_READ_CNTL_AB              0x005F
#define mmMC_DEBUG                     0x0062
#define mmMC_STATUS                    0x0054
#define mmMC_CHP_IO_OE_CNTL_AB         0x0063
#define mmAGP_BASE_2                   0x0057
#define mmMC_IND_INDEX                 0x007E
#define mmMC_IND_DATA                  0x007F
#define mmMC_FB_LOCATION               0x0052


// Registers from RBBM block

#define mmWAIT_UNTIL                   0x05C8
#define mmISYNC_CNTL                   0x05C9
#define mmRBBM_GUICNTL                 0x05CB
#define mmRBBM_STATUS                  0x0390
#define mmRBBM_STATUS_alt_1            0x05D0
#define mmRBBM_CNTL                    0x003B
#define mmRBBM_CNTL_alt_1              0x0391
#define mmRBBM_SOFT_RESET              0x003C
#define mmRBBM_SOFT_RESET_alt_1        0x0392
#define mmNQWAIT_UNTIL                 0x0394
#define mmRBBM_DEBUG                   0x039B
#define mmRBBM_CMDFIFO_ADDR            0x039C
#define mmRBBM_CMDFIFO_DATA            0x039D
#define mmRBBM_CMDFIFO_STAT            0x039F
#define mmRBBM_PERF_CNTL               0x0398
#define mmRBBM_PERF_COUNT1             0x0399
#define mmRBBM_PERF_COUNT2             0x039A
#define mmGEN_INT_CNTL                 0x0010
#define mmGEN_INT_STATUS               0x0011
#define ioRBBM_CNTL                    0x003B
#define ioRBBM_SOFT_RESET              0x003C
#define ioGEN_INT_CNTL                 0x0010
#define ioGEN_INT_STATUS               0x0011


// Registers from BIF block

#define mmMM_INDEX                     0x0000
#define mmMM_DATA                      0x0001
#define mmBUS_CNTL                     0x000C
#define mmHI_STAT                      0x0013
#define mmBUS_CNTL1                    0x000D
#define mmCONFIG_CNTL                  0x0038
#define mmCONFIG_MEMSIZE               0x003E
#define mmCONFIG_APER_0_BASE           0x0040
#define mmCONFIG_APER_1_BASE           0x0041
#define mmCONFIG_APER_SIZE             0x0042
#define mmCONFIG_REG_1_BASE            0x0043
#define mmCONFIG_REG_APER_SIZE         0x0044
#define mmFW_CNTL                      0x0046
#define mmFW_STATUS                    0x0047
#define mmPAD_AGPINPUT_DELAY           0x0059
#define mmPAD_CTLR_STRENGTH            0x005A
#define mmPAD_CTLR_MISC                0x02A8
#define mmPAD_CTLR_UPDATE              0x005B
#define mmAGP_CNTL                     0x005D
#define mmBM_STATUS                    0x0058
#define mmPAD_CTLR_STRENGTH2           0x02A4
#define mmPAMAC0_DLY_CNTL              0x02A5
#define mmPAMAC1_DLY_CNTL              0x02A6
#define mmPAMAC2_DLY_CNTL              0x02A7
#define mmAIC_CTRL                     0x0074
#define mmAIC_STAT                     0x0075
#define mmAIC_PT_BASE_LO               0x02AC
#define mmAIC_PT_BASE_HI               0x02AD
#define mmAIC_LO_ADDR                  0x0077
#define mmAIC_HI_ADDR                  0x0078
#define mmAIC_TLB_ADDR                 0x0079
#define mmAIC_TLB_DATA_LO              0x02AE
#define mmAIC_TLB_DATA_HI              0x02AF
#define mmAIC_RESYNC_CNTL              0x02B0
#define mmAGP_FENCE_CNTL               0x02B2
#define mmAGP_FLUSH_CNTL               0x02B3
#define mmAIC_PT_BASE                  0x0076
#define mmAIC_TLB_DATA                 0x007A
#define mmVENDOR_ID                    0x03C0
#define mmDEVICE_ID                    0x03C0
#define mmCOMMAND                      0x03C1
#define mmSTATUS                       0x03C1
#define mmREVISION_ID                  0x03C2
#define mmREGPROG_INF                  0x03C2
#define mmSUB_CLASS                    0x03C2
#define mmBASE_CODE                    0x03C2
#define mmCACHE_LINE                   0x03C3
#define mmLATENCY                      0x03C3
#define mmHEADER                       0x03C3
#define mmBIST                         0x03C3
#define mmMEM_BASE_LO                  0x03C4
#define mmMEM_BASE_HI                  0x03C5
#define mmREG_BASE_LO                  0x03C6
#define mmREG_BASE_HI                  0x03C7
#define mmIO_BASE_WS                   0x03C8
#define mmMEM_BASE                     0x03C4
#define mmIO_BASE                      0x03C5
#define mmREG_BASE                     0x03C6
#define mmADAPTER_ID                   0x03CB
#define mmBIOS_ROM                     0x03CC
#define mmCAPABILITIES_PTR             0x03CD
#define mmINTERRUPT_LINE               0x03CF
#define mmINTERRUPT_PIN                0x03CF
#define mmMIN_GRANT                    0x03CF
#define mmMAX_LATENCY                  0x03CF
#define mmADAPTER_ID_W                 0x03D3
#define mmPMI_CAP_ID                   0x03D4
#define mmPMI_NXT_CAP_PTR              0x03D4
#define mmPMI_PMC_REG                  0x03D4
#define mmPM_STATUS                    0x03D5
#define mmPMI_DATA                     0x03D5
#define mmAGP_CAP_ID                   0x03D6
#define mmAGP_STATUS                   0x03D7
#define mmAGP_COMMAND                  0x03D8
#define mmMSI_CAP_ID                   0x03E0
#define mmMSI_NXT_CAP_PTR              0x03E0
#define mmMSI_MSG_CNTL                 0x03E0
#define mmMSI_MSG_ADDR_LO              0x03E1
#define mmMSI_MSG_ADDR_HI              0x03E2
#define mmMSI_MSG_DATA_64              0x03E3
#define mmMSI_MSG_ADDR                 0x03E1
#define mmMSI_MSG_DATA                 0x03E2
#define mmF1_VENDOR_ID_R3              0x1400
#define mmF1_DEVICE_ID_R3              0x1400
#define mmF1_COMMAND_R3                0x1401
#define mmF1_STATUS_R3                 0x1401
#define mmF1_REVISION_ID_R3            0x1402
#define mmF1_REGPROG_INF_R3            0x1402
#define mmF1_SUB_CLASS_R3              0x1402
#define mmF1_BASE_CODE_R3              0x1402
#define mmF1_CACHE_LINE_R3             0x1403
#define mmF1_LATENCY_R3                0x1403
#define mmF1_HEADER_R3                 0x1403
#define mmF1_BIST_R3                   0x1403
#define mmF1_MEM_BASE_LO               0x1404
#define mmF1_MEM_BASE_HI               0x1405
#define mmF1_REG_BASE_LO               0x1406
#define mmF1_REG_BASE_HI               0x1407
#define mmF1_MEM_BASE_R3               0x1404
#define mmF1_REG_BASE_R3               0x1405
#define mmF1_ADAPTER_ID_R3             0x140B
#define mmF1_CAPABILITIES_PTR_R3       0x140D
#define mmF1_INTERRUPT_LINE_R3         0x140F
#define mmF1_INTERRUPT_PIN_R3          0x140F
#define mmF1_MIN_GRANT_R3              0x140F
#define mmF1_MAX_LATENCY_R3            0x140F
#define mmF1_PMI_CAP_ID_R3             0x1414
#define mmF1_PMI_NXT_CAP_PTR_R3        0x1414
#define mmF1_PMI_PMC_REG_R3            0x1414
#define mmF1_PM_STATUS_R3              0x1415
#define mmF1_PMI_DATA_R3               0x1415
#define mmF1_AGP_CAP_ID_R3             0x1416
#define mmF1_AGP_STATUS_R3             0x1417
#define mmF1_AGP_COMMAND_R3            0x1418
#define mmCRTC_GEN_CNTL                0x0014
#define mmDAC_CNTL                     0x0016
#define ioGENENB                       0x00F0
#define ioMM_INDEX                     0x0000
#define ioMM_DATA                      0x0001
#define ioBUS_CNTL                     0x000C
#define ioHI_STAT                      0x0013
#define ioBUS_CNTL1                    0x000D
#define ioCONFIG_CNTL                  0x0038
#define ioCONFIG_MEMSIZE               0x003E
#define ioGENMO_WT                     0x00F0
#define ioGENMO_RD                     0x00F3
#define ioCRTC_GEN_CNTL                0x0014
#define ioDAC_CNTL                     0x0016
#define pciVENDOR_ID                   0x0000
#define cfgVENDOR_ID                   0x0000
#define pciDEVICE_ID                   0x0000
#define cfgDEVICE_ID                   0x0000
#define pciCOMMAND                     0x0001
#define cfgCOMMAND                     0x0001
#define pciSTATUS                      0x0001
#define cfgSTATUS                      0x0001
#define pciREVISION_ID                 0x0002
#define cfgREVISION_ID                 0x0002
#define pciREGPROG_INF                 0x0002
#define cfgREGPROG_INF                 0x0002
#define pciSUB_CLASS                   0x0002
#define cfgSUB_CLASS                   0x0002
#define pciBASE_CODE                   0x0002
#define cfgBASE_CODE                   0x0002
#define pciCACHE_LINE                  0x0003
#define cfgCACHE_LINE                  0x0003
#define pciLATENCY                     0x0003
#define cfgLATENCY                     0x0003
#define pciHEADER                      0x0003
#define cfgHEADER                      0x0003
#define pciBIST                        0x0003
#define cfgBIST                        0x0003
#define pciMEM_BASE_LO                 0x0004
#define cfgMEM_BASE_LO                 0x0004
#define pciMEM_BASE_HI                 0x0005
#define cfgMEM_BASE_HI                 0x0005
#define pciREG_BASE_LO                 0x0006
#define cfgREG_BASE_LO                 0x0006
#define pciREG_BASE_HI                 0x0007
#define cfgREG_BASE_HI                 0x0007
#define pciIO_BASE_WS                  0x0008
#define cfgIO_BASE_WS                  0x0008
#define pciMEM_BASE                    0x0004
#define cfgMEM_BASE                    0x0004
#define pciIO_BASE                     0x0005
#define cfgIO_BASE                     0x0005
#define pciREG_BASE                    0x0006
#define cfgREG_BASE                    0x0006
#define pciADAPTER_ID                  0x000B
#define cfgADAPTER_ID                  0x000B
#define pciBIOS_ROM                    0x000C
#define cfgBIOS_ROM                    0x000C
#define pciCAPABILITIES_PTR            0x000D
#define cfgCAPABILITIES_PTR            0x000D
#define pciINTERRUPT_LINE              0x000F
#define cfgINTERRUPT_LINE              0x000F
#define pciINTERRUPT_PIN               0x000F
#define cfgINTERRUPT_PIN               0x000F
#define pciMIN_GRANT                   0x000F
#define cfgMIN_GRANT                   0x000F
#define pciMAX_LATENCY                 0x000F
#define cfgMAX_LATENCY                 0x000F
#define pciADAPTER_ID_W                0x0013
#define cfgADAPTER_ID_W                0x0013
#define pciPMI_CAP_ID                  0x0014
#define cfgPMI_CAP_ID                  0x0014
#define pciPMI_NXT_CAP_PTR             0x0014
#define cfgPMI_NXT_CAP_PTR             0x0014
#define pciPMI_PMC_REG                 0x0014
#define cfgPMI_PMC_REG                 0x0014
#define pciPM_STATUS                   0x0015
#define cfgPM_STATUS                   0x0015
#define pciPMI_DATA                    0x0015
#define cfgPMI_DATA                    0x0015
#define pciAGP_CAP_ID                  0x0016
#define cfgAGP_CAP_ID                  0x0016
#define pciAGP_STATUS                  0x0017
#define cfgAGP_STATUS                  0x0017
#define pciAGP_COMMAND                 0x0018
#define cfgAGP_COMMAND                 0x0018
#define pciMSI_CAP_ID                  0x0020
#define cfgMSI_CAP_ID                  0x0020
#define pciMSI_NXT_CAP_PTR             0x0020
#define cfgMSI_NXT_CAP_PTR             0x0020
#define pciMSI_MSG_CNTL                0x0020
#define cfgMSI_MSG_CNTL                0x0020
#define pciMSI_MSG_ADDR_LO             0x0021
#define cfgMSI_MSG_ADDR_LO             0x0021
#define pciMSI_MSG_ADDR_HI             0x0022
#define cfgMSI_MSG_ADDR_HI             0x0022
#define pciMSI_MSG_DATA_64             0x0023
#define cfgMSI_MSG_DATA_64             0x0023
#define pciMSI_MSG_ADDR                0x0021
#define cfgMSI_MSG_ADDR                0x0021
#define pciMSI_MSG_DATA                0x0022
#define cfgMSI_MSG_DATA                0x0022
#define pciF1_VENDOR_ID_R3             0x0040
#define cfgF1_VENDOR_ID_R3             0x0040
#define pciF1_DEVICE_ID_R3             0x0040
#define cfgF1_DEVICE_ID_R3             0x0040
#define pciF1_COMMAND_R3               0x0041
#define cfgF1_COMMAND_R3               0x0041
#define pciF1_STATUS_R3                0x0041
#define cfgF1_STATUS_R3                0x0041
#define pciF1_REVISION_ID_R3           0x0042
#define cfgF1_REVISION_ID_R3           0x0042
#define pciF1_REGPROG_INF_R3           0x0042
#define cfgF1_REGPROG_INF_R3           0x0042
#define pciF1_SUB_CLASS_R3             0x0042
#define cfgF1_SUB_CLASS_R3             0x0042
#define pciF1_BASE_CODE_R3             0x0042
#define cfgF1_BASE_CODE_R3             0x0042
#define pciF1_CACHE_LINE_R3            0x0043
#define cfgF1_CACHE_LINE_R3            0x0043
#define pciF1_LATENCY_R3               0x0043
#define cfgF1_LATENCY_R3               0x0043
#define pciF1_HEADER_R3                0x0043
#define cfgF1_HEADER_R3                0x0043
#define pciF1_BIST_R3                  0x0043
#define cfgF1_BIST_R3                  0x0043
#define pciF1_MEM_BASE_LO              0x0044
#define cfgF1_MEM_BASE_LO              0x0044
#define pciF1_MEM_BASE_HI              0x0045
#define cfgF1_MEM_BASE_HI              0x0045
#define pciF1_REG_BASE_LO              0x0046
#define cfgF1_REG_BASE_LO              0x0046
#define pciF1_REG_BASE_HI              0x0047
#define cfgF1_REG_BASE_HI              0x0047
#define pciF1_MEM_BASE_R3              0x0044
#define cfgF1_MEM_BASE_R3              0x0044
#define pciF1_REG_BASE_R3              0x0045
#define cfgF1_REG_BASE_R3              0x0045
#define pciF1_ADAPTER_ID_R3            0x004B
#define cfgF1_ADAPTER_ID_R3            0x004B
#define pciF1_CAPABILITIES_PTR_R3      0x004D
#define cfgF1_CAPABILITIES_PTR_R3      0x004D
#define pciF1_INTERRUPT_LINE_R3        0x004F
#define cfgF1_INTERRUPT_LINE_R3        0x004F
#define pciF1_INTERRUPT_PIN_R3         0x004F
#define cfgF1_INTERRUPT_PIN_R3         0x004F
#define pciF1_MIN_GRANT_R3             0x004F
#define cfgF1_MIN_GRANT_R3             0x004F
#define pciF1_MAX_LATENCY_R3           0x004F
#define cfgF1_MAX_LATENCY_R3           0x004F
#define pciF1_PMI_CAP_ID_R3            0x0054
#define cfgF1_PMI_CAP_ID_R3            0x0054
#define pciF1_PMI_NXT_CAP_PTR_R3       0x0054
#define cfgF1_PMI_NXT_CAP_PTR_R3       0x0054
#define pciF1_PMI_PMC_REG_R3           0x0054
#define cfgF1_PMI_PMC_REG_R3           0x0054
#define pciF1_PM_STATUS_R3             0x0055
#define cfgF1_PM_STATUS_R3             0x0055
#define pciF1_PMI_DATA_R3              0x0055
#define cfgF1_PMI_DATA_R3              0x0055
#define pciF1_AGP_CAP_ID_R3            0x0056
#define cfgF1_AGP_CAP_ID_R3            0x0056
#define pciF1_AGP_STATUS_R3            0x0057
#define cfgF1_AGP_STATUS_R3            0x0057
#define pciF1_AGP_COMMAND_R3           0x0058
#define cfgF1_AGP_COMMAND_R3           0x0058


// Registers from HDP block

#define mmHOST_PATH_CNTL               0x004C
#define mmMEM_VGA_WP_SEL               0x000E
#define mmMEM_VGA_RP_SEL               0x000F
#define mmHDP_DEBUG                    0x004E
#define mmSW_SEMAPHORE                 0x004F
#define mmSURFACE_CNTL                 0x02C0
#define mmSURFACE0_LOWER_BOUND         0x02C1
#define mmSURFACE1_LOWER_BOUND         0x02C5
#define mmSURFACE2_LOWER_BOUND         0x02C9
#define mmSURFACE3_LOWER_BOUND         0x02CD
#define mmSURFACE4_LOWER_BOUND         0x02D1
#define mmSURFACE5_LOWER_BOUND         0x02D5
#define mmSURFACE6_LOWER_BOUND         0x02D9
#define mmSURFACE7_LOWER_BOUND         0x02DD
#define mmSURFACE0_UPPER_BOUND         0x02C2
#define mmSURFACE1_UPPER_BOUND         0x02C6
#define mmSURFACE2_UPPER_BOUND         0x02CA
#define mmSURFACE3_UPPER_BOUND         0x02CE
#define mmSURFACE4_UPPER_BOUND         0x02D2
#define mmSURFACE5_UPPER_BOUND         0x02D6
#define mmSURFACE6_UPPER_BOUND         0x02DA
#define mmSURFACE7_UPPER_BOUND         0x02DE
#define mmSURFACE0_INFO                0x02C3
#define mmSURFACE1_INFO                0x02C7
#define mmSURFACE2_INFO                0x02CB
#define mmSURFACE3_INFO                0x02CF
#define mmSURFACE4_INFO                0x02D3
#define mmSURFACE5_INFO                0x02D7
#define mmSURFACE6_INFO                0x02DB
#define mmSURFACE7_INFO                0x02DF
#define mmSURFACE_ACCESS_FLAGS         0x02FE
#define mmSURFACE_ACCESS_CLR           0x02FF
#define mmCRTC_EXT_CNTL                0x0015
#define ioMEM_VGA_WP_SEL               0x000E
#define ioMEM_VGA_RP_SEL               0x000F
#define ioGRPH8_IDX                    0x00F3
#define ioGRPH8_DATA                   0x00F3
#define ioSEQ8_IDX                     0x00F1
#define ioSEQ8_DATA                    0x00F1
#define ioCRTC8_IDX                    0x00ED
#define ioCRTC8_IDX_alt_1              0x00F5
#define ioCRTC8_DATA                   0x00ED
#define ioCRTC8_DATA_alt_1             0x00F5
#define ioCRTC_EXT_CNTL                0x0015


// Registers from DISPLAY block

#define mmCRTC_STATUS                  0x0017
#define mmGPIO_DDC1                    0x0018
#define mmGPIO_DDC2                    0x0019
#define mmPALETTE_INDEX                0x002C
#define mmPALETTE_DATA                 0x002D
#define mmPALETTE_30_DATA              0x002E
#define mmTIMER_INT_CNTL               0x007B
#define mmCRTC_H_TOTAL_DISP            0x0080
#define mmCRTC_H_SYNC_STRT_WID         0x0081
#define mmCRTC_V_TOTAL_DISP            0x0082
#define mmCRTC_V_SYNC_STRT_WID         0x0083
#define mmCRTC_VLINE_CRNT_VLINE        0x0084
#define mmCRTC_CRNT_FRAME              0x0085
#define mmCRTC_GUI_TRIG_VLINE          0x0086
#define mmCRTC_DEBUG                   0x0087
#define mmCRTC_OFFSET_RIGHT            0x0088
#define mmCRTC_OFFSET                  0x0089
#define mmCRTC_OFFSET_CNTL             0x008A
#define mmCRTC_PITCH                   0x008B
#define mmOVR_CLR                      0x008C
#define mmOVR_WID_LEFT_RIGHT           0x008D
#define mmOVR_WID_TOP_BOTTOM           0x008E
#define mmDISPLAY_BASE_ADDR            0x008F
#define mmSNAPSHOT_VH_COUNTS           0x0090
#define mmSNAPSHOT_F_COUNT             0x0091
#define mmN_VIF_COUNT                  0x0092
#define mmSNAPSHOT_VIF_COUNT           0x0093
#define mmFP_CRTC_H_TOTAL_DISP         0x0094
#define mmFP_CRTC_V_TOTAL_DISP         0x0095
#define mmCRT_CRTC_H_SYNC_STRT_WID     0x0096
#define mmCRT_CRTC_V_SYNC_STRT_WID     0x0097
#define mmCUR_OFFSET                   0x0098
#define mmCUR_HORZ_VERT_POSN           0x0099
#define mmCUR_HORZ_VERT_OFF            0x009A
#define mmCUR_CLR0                     0x009B
#define mmCUR_CLR1                     0x009C
#define mmGRPH_BUFFER_STATUS           0x009D
#define mmFP_HORZ_VERT_ACTIVE          0x009E
#define mmCRTC_MORE_CNTL               0x009F
#define mmDAC_EXT_CNTL                 0x00A0
#define mmFP_GEN_CNTL                  0x00A1
#define mmFP2_GEN_CNTL                 0x00A2
#define mmFP_HORZ_STRETCH              0x00A3
#define mmFP_VERT_STRETCH              0x00A4
#define mmTMDS_CNTL                    0x00A5
#define mmTMDS_SYNC_CHAR_SETA          0x00A6
#define mmTMDS_SYNC_CHAR_SETB          0x00A7
#define mmTMDS_CRC                     0x00A8
#define mmTMDS_TRANSMITTER_CNTL        0x00A9
#define mmTMDS_PLL_CNTL                0x00AA
#define mmTMDS_PATTERN_GEN_SEED        0x00AB
#define mmICON_OFFSET                  0x00AC
#define mmICON_HORZ_VERT_POSN          0x00AD
#define mmICON_HORZ_VERT_OFF           0x00AE
#define mmICON_CLR0                    0x00AF
#define mmICON_CLR1                    0x00B0
#define mmFP_H_SYNC_STRT_WID           0x00B1
#define mmFP_V_SYNC_STRT_WID           0x00B2
#define mmLVDS_DVO_CRC                 0x00B3
#define mmLVDS_GEN_CNTL                0x00B4
#define mmLVDS_PLL_CNTL                0x00B5
#define mmAUX_WINDOW_HORZ_CNTL         0x00B6
#define mmAUX_WINDOW_VERT_CNTL         0x00B7
#define mmDVI_I2C_CNTL_0               0x00B8
#define mmDVI_I2C_CNTL_1               0x00B9
#define mmDVI_I2C_DATA                 0x00BA
#define mmLVDS_SS_GEN_CNTL             0x00BB
#define mmGRPH_BUFFER_CNTL             0x00BC
#define mmVGA_BUFFER_CNTL              0x00BD
#define mmCRTC2_H_TOTAL_DISP           0x00C0
#define mmCRTC2_H_SYNC_STRT_WID        0x00C1
#define mmCRTC2_V_TOTAL_DISP           0x00C2
#define mmCRTC2_V_SYNC_STRT_WID        0x00C3
#define mmCRTC2_VLINE_CRNT_VLINE       0x00C4
#define mmCRTC2_CRNT_FRAME             0x00C5
#define mmCRTC2_GUI_TRIG_VLINE         0x00C6
#define mmCRTC2_DEBUG                  0x00C7
#define mmCRTC2_OFFSET_RIGHT           0x00C8
#define mmCRTC2_OFFSET                 0x00C9
#define mmCRTC2_OFFSET_CNTL            0x00CA
#define mmCRTC2_PITCH                  0x00CB
#define mmOVR2_CLR                     0x00CC
#define mmOVR2_WID_LEFT_RIGHT          0x00CD
#define mmOVR2_WID_TOP_BOTTOM          0x00CE
#define mmCRTC2_DISPLAY_BASE_ADDR      0x00CF
#define mmSNAPSHOT2_VH_COUNTS          0x00D0
#define mmSNAPSHOT2_F_COUNT            0x00D1
#define mmN_VIF2_COUNT                 0x00D2
#define mmSNAPSHOT2_VIF_COUNT          0x00D3
#define mmCRTC_TILE_X0_Y0              0x00D4
#define mmCRTC_TILE_X0_Y0_RIGHT        0x00D5
#define mmCRTC2_TILE_X0_Y0             0x00D6
#define mmCRTC2_TILE_X0_Y0_RIGHT       0x00D7
#define mmCUR2_OFFSET                  0x00D8
#define mmCUR2_HORZ_VERT_POSN          0x00D9
#define mmCUR2_HORZ_VERT_OFF           0x00DA
#define mmCUR2_CLR0                    0x00DB
#define mmCUR2_CLR1                    0x00DC
#define mmICON2_OFFSET                 0x00EC
#define mmICON2_HORZ_VERT_POSN         0x00ED
#define mmICON2_HORZ_VERT_OFF          0x00EE
#define mmICON2_CLR0                   0x00EF
#define mmICON2_CLR1                   0x00F0
#define mmFP_H2_SYNC_STRT_WID          0x00F1
#define mmFP_V2_SYNC_STRT_WID          0x00F2
#define mmDVO_STRENGTH_CNTL            0x00FA
#define mmTVO_STRENGTH_CNTL            0x00FB
#define mmGRPH2_BUFFER_CNTL            0x00FC
#define mmCRTC2_GEN_CNTL               0x00FE
#define mmCRTC2_STATUS                 0x00FF
#define mmOV0_Y_X_START                0x0100
#define mmOV0_Y_X_END                  0x0101
#define mmOV0_PIPELINE_CNTL            0x0102
#define mmOV0_REG_LOAD_CNTL            0x0104
#define mmOV0_SCALE_CNTL               0x0108
#define mmOV0_V_INC                    0x0109
#define mmOV0_P1_V_ACCUM_INIT          0x010A
#define mmOV0_P23_V_ACCUM_INIT         0x010B
#define mmOV0_P1_BLANK_LINES_AT_TOP    0x010C
#define mmOV0_P23_BLANK_LINES_AT_TOP   0x010D
#define mmOV0_BASE_ADDR                0x010F
#define mmOV0_VID_BUF0_BASE_ADRS       0x0110
#define mmOV0_VID_BUF1_BASE_ADRS       0x0111
#define mmOV0_VID_BUF2_BASE_ADRS       0x0112
#define mmOV0_VID_BUF3_BASE_ADRS       0x0113
#define mmOV0_VID_BUF4_BASE_ADRS       0x0114
#define mmOV0_VID_BUF5_BASE_ADRS       0x0115
#define mmOV0_VID_BUF_PITCH0_VALUE     0x0118
#define mmOV0_VID_BUF_PITCH1_VALUE     0x0119
#define mmOV0_AUTO_FLIP_CNTRL          0x011C
#define mmOV0_DEINTERLACE_PATTERN      0x011D
#define mmOV0_SUBMIT_HISTORY           0x011E
#define mmOV0_H_INC                    0x0120
#define mmOV0_STEP_BY                  0x0121
#define mmOV0_P1_H_ACCUM_INIT          0x0122
#define mmOV0_P23_H_ACCUM_INIT         0x0123
#define mmOV0_P1_X_START_END           0x0125
#define mmOV0_P2_X_START_END           0x0126
#define mmOV0_P3_X_START_END           0x0127
#define mmOV0_FILTER_CNTL              0x0128
#define mmOV0_FOUR_TAP_COEF_0          0x012C
#define mmOV0_FOUR_TAP_COEF_1          0x012D
#define mmOV0_FOUR_TAP_COEF_2          0x012E
#define mmOV0_FOUR_TAP_COEF_3          0x012F
#define mmOV0_FOUR_TAP_COEF_4          0x0130
#define mmOV0_FLAG_CNTRL               0x0137
#define mmOV0_SLICE_CNTL               0x0138
#define mmOV0_VID_KEY_CLR_LOW          0x0139
#define mmOV0_VID_KEY_CLR_HIGH         0x013A
#define mmOV0_GRPH_KEY_CLR_LOW         0x013B
#define mmOV0_GRPH_KEY_CLR_HIGH        0x013C
#define mmOV0_KEY_CNTL                 0x013D
#define mmOV0_TEST                     0x013E
#define mmOV0_32PULLDOWN_ACCUM         0x032C
#define mmOV0_TEMPORAL_DEINT_CNTL      0x032D
#define mmOV0_DTO_ACCUM_0              0x032E
#define mmOV0_DTO_ACCUM_1              0x032F
#define mmOV0_DTO_ACCUM_2              0x0330
#define mmOV0_DTO_INC                  0x0331
#define mmOV0_ADAPTIVE_DEINT_OFFSET    0x0332
#define mmOV1_Y_X_START                0x0180
#define mmOV1_Y_X_END                  0x0181
#define mmOV1_PIPELINE_CNTL            0x0182
#define mmDISP_MISC_CNTL               0x0340
#define mmDAC_MACRO_CNTL               0x0341
#define mmDISP_PWR_MAN                 0x0342
#define mmDISP_TEST_DEBUG_CNTL         0x0344
#define mmDISP_HW_DEBUG                0x0345
#define mmDAC_CRC_SIG1                 0x0346
#define mmDAC_CRC_SIG2                 0x0347
#define mmOV0_LIN_TRANS_A              0x0348
#define mmOV0_LIN_TRANS_B              0x0349
#define mmOV0_LIN_TRANS_C              0x034A
#define mmOV0_LIN_TRANS_D              0x034B
#define mmOV0_LIN_TRANS_E              0x034C
#define mmOV0_LIN_TRANS_F              0x034D
#define mmOV0_GAMMA_0_F                0x0350
#define mmOV0_GAMMA_10_1F              0x0351
#define mmOV0_GAMMA_20_3F              0x0352
#define mmOV0_GAMMA_40_7F              0x0353
#define mmOV0_GAMMA_380_3BF            0x0354
#define mmOV0_GAMMA_3C0_3FF            0x0355
#define mmDAC_CRC2_SIG1                0x035C
#define mmDAC_CRC2_SIG2                0x035D
#define mmOV0_GAMMA_80_BF              0x0380
#define mmOV0_GAMMA_C0_FF              0x0381
#define mmOV0_GAMMA_100_13F            0x0382
#define mmOV0_GAMMA_140_17F            0x0383
#define mmOV0_GAMMA_180_1BF            0x0384
#define mmOV0_GAMMA_1C0_1FF            0x0385
#define mmOV0_GAMMA_200_23F            0x0386
#define mmOV0_GAMMA_240_27F            0x0387
#define mmOV0_GAMMA_280_2BF            0x0388
#define mmOV0_GAMMA_2C0_2FF            0x0389
#define mmOV0_GAMMA_300_33F            0x038A
#define mmOV0_GAMMA_340_37F            0x038B
#define mmDISP_MERGE_CNTL              0x0358
#define mmDISP_OUTPUT_CNTL             0x0359
#define mmDISP2_MERGE_CNTL             0x035A
#define mmDISP_TV_OUT_CNTL             0x035B
#define mmDISP_LIN_TRANS_GRPH_A        0x0360
#define mmDISP_LIN_TRANS_GRPH_B        0x0361
#define mmDISP_LIN_TRANS_GRPH_C        0x0362
#define mmDISP_LIN_TRANS_GRPH_D        0x0363
#define mmDISP_LIN_TRANS_GRPH_E        0x0364
#define mmDISP_LIN_TRANS_GRPH_F        0x0365
#define mmDISP_LIN_TRANS_VID_A         0x0366
#define mmDISP_LIN_TRANS_VID_B         0x0367
#define mmDISP_LIN_TRANS_VID_C         0x0368
#define mmDISP_LIN_TRANS_VID_D         0x0369
#define mmDISP_LIN_TRANS_VID_E         0x036A
#define mmDISP_LIN_TRANS_VID_F         0x036B
#define mmRMX_HORZ_PHASE               0x036F
#define mmDAC_EMBEDDED_SYNC_CNTL       0x0370
#define mmDAC_BROAD_PULSE              0x0371
#define mmDAC_INCR                     0x0373
#define mmDAC_NEG_SYNC_LEVEL           0x0374
#define mmDAC_POS_SYNC_LEVEL           0x0375
#define mmDAC_BLANK_LEVEL              0x0376
#define mmDAC_SYNC_EQUALIZATION        0x0377
#define mmDAC_MV_CNTL                  0x0334
#define mmDAC_MV_AGC_PULSE_LINES       0x0335
#define mmDAC_MV_AGC_PULSE_POS         0x0336
#define mmDAC_MV_AGC_PULSE_WIDTH       0x0337
#define mmDAC_MV_AGC_PULSE_LEVELS      0x0338
#define mmDAC_MV_AGC_CYCLE             0x0339
#define mmDAC_MV_BLANK_LINES           0x033A
#define mmDAC_MV_BLANK_LEVEL           0x033B
#define mmDAC_MV_BP_PULSE_LINES        0x033C
#define mmDAC_MV_BP_PULSE              0x033D
#define mmDAC_CGMS_LINES               0x033E
#define mmDAC_CGMS_TIMING              0x033F
#define mmDAC_CGMS_DATA                0x0333
#define mmHDCP_CONTROL                 0x037C
#define mmHDCP_DATA                    0x037D
#define mmHDCP_DEBUG_R2                0x037E
#define mmCLOCK_CNTL_INDEX             0x0002
#define mmCLOCK_CNTL_DATA              0x0003
#define mmDAC_CNTL2                    0x001F
#define mmHDCP_GEN_CNTL                0x037B
#define ioGENFC_RD                     0x00F2
#define ioGENFC_WT                     0x00EE
#define ioGENFC_WT_alt_1               0x00F6
#define ioGENS0                        0x00F0
#define ioGENS1                        0x00EE
#define ioGENS1_alt_1                  0x00F6
#define ioDAC_DATA                     0x00F2
#define ioDAC_MASK                     0x00F1
#define ioDAC_R_INDEX                  0x00F1
#define ioDAC_W_INDEX                  0x00F2
#define ioATTRX                        0x00F0
#define ioATTRDW                       0x00F0
#define ioATTRDR                       0x00F0
#define ioCRTC_STATUS                  0x0017
#define ioGPIO_DDC1                    0x0018
#define ioGPIO_DDC2                    0x0019
#define ioPALETTE_INDEX                0x002C
#define ioPALETTE_DATA                 0x002D
#define ioPALETTE_30_DATA              0x002E
#define ioCLOCK_CNTL_INDEX             0x0002
#define ioCLOCK_CNTL_DATA              0x0003
#define ioDAC_CNTL2                    0x001F


// Registers from CP block

#define mmCP_RB_BASE                   0x01C0
#define mmCP_RB_CNTL                   0x01C1
#define mmCP_RB_RPTR_ADDR              0x01C3
#define mmCP_RB_RPTR                   0x01C4
#define mmCP_RB_RPTR_WR                0x01C7
#define mmCP_RB_WPTR                   0x01C5
#define mmCP_RB_WPTR_DELAY             0x01C6
#define mmCP_IB_BASE                   0x01CE
#define mmCP_IB_BUFSZ                  0x01CF
#define mmCP_IB2_BASE                  0x01CC
#define mmCP_IB2_BUFSZ                 0x01CD
#define mmCP_RESYNC_ADDR               0x01DE
#define mmCP_RESYNC_DATA               0x01DF
#define mmCP_CSQ_CNTL                  0x01D0
#define mmCP_CSQ_AVAIL                 0x01EE
#define mmCP_CSQ_APER_PRIMARY          0x0400
#define mmCP_CSQ_APER_INDIRECT         0x04C0
#define mmCP_CSQ_APER_INDIRECT2        0x0480
#define mmCP_CSQ_MODE                  0x01D1
#define mmCP_ME_CNTL                   0x01F4
#define mmCP_ME_RAM_ADDR               0x01F5
#define mmCP_ME_RAM_RADDR              0x01F6
#define mmCP_ME_RAM_DATAH              0x01F7
#define mmCP_ME_RAM_DATAL              0x01F8
#define mmCP_DEBUG                     0x01FB
#define mmSCRATCH_REG0                 0x0578
#define mmGUI_SCRATCH_REG0             0x0578
#define mmSCRATCH_REG1                 0x0579
#define mmGUI_SCRATCH_REG1             0x0579
#define mmSCRATCH_REG2                 0x057A
#define mmGUI_SCRATCH_REG2             0x057A
#define mmSCRATCH_REG3                 0x057B
#define mmGUI_SCRATCH_REG3             0x057B
#define mmSCRATCH_REG4                 0x057C
#define mmGUI_SCRATCH_REG4             0x057C
#define mmSCRATCH_REG5                 0x057D
#define mmGUI_SCRATCH_REG5             0x057D
#define mmSCRATCH_REG6                 0x057E
#define mmGUI_SCRATCH_REG6             0x057E
#define mmSCRATCH_REG7                 0x057F
#define mmGUI_SCRATCH_REG7             0x057F
#define mmSCRATCH_UMSK                 0x01DC
#define mmSCRATCH_ADDR                 0x01DD
#define mmDMA_GUI_TABLE_ADDR           0x01E0
#define mmDMA_GUI_SRC_ADDR             0x01E1
#define mmDMA_GUI_DST_ADDR             0x01E2
#define mmDMA_GUI_COMMAND              0x01E3
#define mmDMA_GUI_STATUS               0x01E4
#define mmDMA_GUI_ACT_DSCRPTR          0x01E5
#define mmCP_GUI_SRC_ADDR              0x01C8
#define mmCP_GUI_DST_ADDR              0x01C9
#define mmCP_GUI_COMMAND               0x01CA
#define mmDMA_VID_TABLE_ADDR           0x01E8
#define mmDMA_VID_SRC_ADDR             0x01E9
#define mmDMA_VID_DST_ADDR             0x01EA
#define mmDMA_VID_COMMAND              0x01EB
#define mmDMA_VID_STATUS               0x01EC
#define mmDMA_VID_ACT_DSCRPTR          0x01ED
#define mmCP_VID_SRC_ADDR              0x01F1
#define mmCP_VID_DST_ADDR              0x01F2
#define mmCP_VID_COMMAND               0x01F3
#define mmCP_CSQ2_STAT                 0x01FF
#define mmCP_CSQ_ADDR                  0x01FC
#define mmCP_CSQ_DATA                  0x01FD
#define mmCP_CSQ_STAT                  0x01FE
#define mmCP_STAT                      0x01F0


// Registers from VIP block

#define mmBIOS_0_SCRATCH               0x0004
#define mmBIOS_1_SCRATCH               0x0005
#define mmBIOS_2_SCRATCH               0x0006
#define mmBIOS_3_SCRATCH               0x0007
#define mmBIOS_4_SCRATCH               0x0008
#define mmBIOS_5_SCRATCH               0x0009
#define mmBIOS_6_SCRATCH               0x000A
#define mmBIOS_7_SCRATCH               0x000B
#define mmTVOUT_0_SCRATCH              0x0022
#define mmTVOUT_1_SCRATCH              0x0023
#define mmI2C_CNTL_0                   0x0024
#define mmI2C_CNTL_1                   0x0025
#define mmI2C_DATA                     0x0026
#define mmCONFIG_XSTRAP                0x0039
#define mmCONFIG_XSTRAP2_R3            0x003A
#define mmTEST_DEBUG_CNTL              0x0048
#define mmTEST_DEBUG_MUX               0x0049
#define mmTEST_DEBUG_OUT               0x004B
#define mmVIDEOMUX_CNTL                0x0064
#define mmVIPPAD_STRENGTH              0x0065
#define mmVIPPAD_MASK                  0x0066
#define mmVIPPAD_A                     0x0067
#define mmVIPPAD_EN                    0x0068
#define mmVIPPAD_Y                     0x0069
#define mmVIPPAD1_MASK                 0x006A
#define mmVIPPAD1_A                    0x006B
#define mmVIPPAD1_EN                   0x006C
#define mmVIPPAD1_Y                    0x006D
#define mmMAXX_PWM                     0x006E
#define mmEXTERN_TRIG_CNTL             0x006F
#define mmROM_INDEX                    0x002A
#define mmROM_DATA                     0x002B
#define mmSEPROM_CNTL1                 0x0070
#define mmSEPROM_CNTL2                 0x0071
#define mmVIP_HW_DEBUG                 0x0073
#define mmMEDIA_0_SCRATCH              0x007C
#define mmMEDIA_1_SCRATCH              0x007D
#define mmVID_BUFFER_CONTROL           0x0240
#define mmCAP_INT_CNTL                 0x0242
#define mmCAP_INT_STATUS               0x0243
#define mmFCP_CNTL                     0x0244
#define mmCAP0_BUF0_OFFSET             0x0248
#define mmCAP0_BUF1_OFFSET             0x0249
#define mmCAP0_BUF0_EVEN_OFFSET        0x024A
#define mmCAP0_BUF1_EVEN_OFFSET        0x024B
#define mmCAP0_BUF_PITCH               0x024C
#define mmCAP0_V_WINDOW                0x024D
#define mmCAP0_H_WINDOW                0x024E
#define mmCAP0_VBI0_OFFSET             0x024F
#define mmCAP0_VBI1_OFFSET             0x0250
#define mmCAP0_VBI_V_WINDOW            0x0251
#define mmCAP0_VBI_H_WINDOW            0x0252
#define mmCAP0_PORT_MODE_CNTL          0x0253
#define mmCAP0_TRIG_CNTL               0x0254
#define mmCAP0_DEBUG                   0x0255
#define mmCAP0_CONFIG                  0x0256
#define mmCAP0_ANC0_OFFSET             0x0257
#define mmCAP0_ANC1_OFFSET             0x0258
#define mmCAP0_ANC_H_WINDOW            0x0259
#define mmCAP0_VIDEO_SYNC_TEST         0x025A
#define mmCAP0_ONESHOT_BUF_OFFSET      0x025B
#define mmCAP0_BUF_STATUS              0x025C
#define mmCAP0_ANC_BUF01_BLOCK_CNT     0x025D
#define mmCAP0_ANC_BUF23_BLOCK_CNT     0x025F
#define mmCAP0_VBI2_OFFSET             0x0260
#define mmCAP0_VBI3_OFFSET             0x0261
#define mmCAP0_ANC2_OFFSET             0x0262
#define mmCAP0_ANC3_OFFSET             0x0263
#define mmDMA_VIPH0_COMMAND            0x0280
#define mmDMA_VIPH1_COMMAND            0x0281
#define mmDMA_VIPH2_COMMAND            0x0282
#define mmDMA_VIPH3_COMMAND            0x0283
#define mmDMA_VIPH_STATUS              0x0284
#define mmDMA_VIPH_MISC_CNTL           0x0285
#define mmDMA_VIPH_CHUNK_0             0x0286
#define mmDMA_VIPH_CHUNK_1_VAL         0x0287
#define mmDMA_VIP0_TABLE_ADDR          0x0288
#define mmDMA_VIP1_TABLE_ADDR          0x028C
#define mmDMA_VIP2_TABLE_ADDR          0x0290
#define mmDMA_VIP3_TABLE_ADDR          0x0294
#define mmDMA_VIPH0_ACTIVE             0x0289
#define mmDMA_VIPH1_ACTIVE             0x028D
#define mmDMA_VIPH2_ACTIVE             0x0291
#define mmDMA_VIPH3_ACTIVE             0x0295
#define mmDMA_VIPH_ABORT               0x02A2
#define mmVIPH_REG_ADDR                0x0020
#define mmVIPH_REG_DATA                0x0021
#define mmVIPH_CH0_DATA                0x0300
#define mmVIPH_CH1_DATA                0x0301
#define mmVIPH_CH2_DATA                0x0302
#define mmVIPH_CH3_DATA                0x0303
#define mmVIPH_CH0_ADDR                0x0304
#define mmVIPH_CH1_ADDR                0x0305
#define mmVIPH_CH2_ADDR                0x0306
#define mmVIPH_CH3_ADDR                0x0307
#define mmVIPH_CH0_SBCNT               0x0308
#define mmVIPH_CH1_SBCNT               0x0309
#define mmVIPH_CH2_SBCNT               0x030A
#define mmVIPH_CH3_SBCNT               0x030B
#define mmVIPH_CH0_ABCNT               0x030C
#define mmVIPH_CH1_ABCNT               0x030D
#define mmVIPH_CH2_ABCNT               0x030E
#define mmVIPH_CH3_ABCNT               0x030F
#define mmVIPH_CONTROL                 0x0310
#define mmVIPH_DV_LAT                  0x0311
#define mmVIPH_DMA_CHUNK               0x0312
#define mmVIPH_DV_INT                  0x0313
#define mmVIPH_TIMEOUT_STAT            0x0314
#define ioBIOS_0_SCRATCH               0x0004
#define ioBIOS_1_SCRATCH               0x0005
#define ioBIOS_2_SCRATCH               0x0006
#define ioBIOS_3_SCRATCH               0x0007
#define ioBIOS_4_SCRATCH               0x0008
#define ioBIOS_5_SCRATCH               0x0009
#define ioBIOS_6_SCRATCH               0x000A
#define ioBIOS_7_SCRATCH               0x000B
#define ioTVOUT_0_SCRATCH              0x0022
#define ioTVOUT_1_SCRATCH              0x0023
#define ioI2C_CNTL_0                   0x0024
#define ioI2C_CNTL_1                   0x0025
#define ioI2C_DATA                     0x0026
#define ioCONFIG_XSTRAP                0x0039
#define ioCONFIG_XSTRAP2_R3            0x003A
#define ioROM_INDEX                    0x002A
#define ioROM_DATA                     0x002B
#define ioVIPH_REG_ADDR                0x0020
#define ioVIPH_REG_DATA                0x0021


// Registers from CG block



// Registers from CGM block



// Registers from IDCT block

#define mmIDCT_CSQ_CONTROL             0x07E0
#define mmIDCT_SCRATCH                 0x07E1
#define mmIDCT_SPAN                    0x07E3
#define mmIDCT_RB_BASE                 0x07E4
#define mmIDCT_RB_CONTROL              0x07E5
#define mmIDCT_RB_RPTR_ADDR            0x07E6
#define mmIDCT_RB_RPTR                 0x07E7
#define mmIDCT_RB_WPTR                 0x07E8
#define mmIDCT_RB_TIMESTAMP            0x07EA
#define mmIDCT_RB_SEMAPHORE            0x07EB
#define mmIDCT_COEF_DATA               0x07EC
#define mmIDCT_STATUS                  0x07ED
#define mmIDCT_COEF_BASE               0x07EE
#define mmIDCT_CONTROL                 0x07EF
#define mmIDCT_AUTH_CONTROL0           0x07F0
#define mmIDCT_AUTH0                   0x07F1
#define mmIDCT_AUTH_CONTROL1           0x07F2
#define mmIDCT_AUTH1                   0x07F3
#define mmIDCT_AUTH_CONTROL2           0x07F4
#define mmIDCT_AUTH2                   0x07F5
#define mmIDCT_AUTH_CONTROL3           0x07F6
#define mmIDCT_AUTH3                   0x07F7
#define mmIDCT_MEM_ADDR_YPLANE         0x07F8
#define mmIDCT_MEM_ADDR_UPLANE         0x07F9
#define mmIDCT_MEM_ADDR_VPLANE         0x07FA
#define mmIDCT_YSIZE                   0x07FB
#define mmIDCT_USIZE                   0x07FC
#define mmIDCT_INITIAL_XY              0x07FD
#define mmIDCT_SURFACE_PITCH           0x07FE
#define mmIDCT_SURFACE_WIDTH           0x07FF


// Registers from TVOUT block

#define mmTV_MASTER_CNTL               0x0200
#define mmTV_RGB_CNTL                  0x0201
#define mmTV_SYNC_CNTL                 0x0202
#define mmTV_HTOTAL                    0x0203
#define mmTV_HDISP                     0x0204
#define mmTV_HSTART                    0x0206
#define mmTV_HCOUNT                    0x0207
#define mmTV_VTOTAL                    0x0208
#define mmTV_VDISP                     0x0209
#define mmTV_VCOUNT                    0x020A
#define mmTV_FTOTAL                    0x020B
#define mmTV_FCOUNT                    0x020C
#define mmTV_FRESTART                  0x020D
#define mmTV_HRESTART                  0x020E
#define mmTV_VRESTART                  0x020F
#define mmTV_HOST_READ_DATA            0x0210
#define mmTV_HOST_WRITE_DATA           0x0211
#define mmTV_HOST_RD_WT_CNTL           0x0212
#define mmTV_VSCALER_CNTL1             0x0213
#define mmTV_TIMING_CNTL               0x0214
#define mmTV_VSCALER_CNTL2             0x0215
#define mmTV_Y_FALL_CNTL               0x0216
#define mmTV_Y_RISE_CNTL               0x0217
#define mmTV_Y_SAW_TOOTH_CNTL          0x0218
#define mmTV_UPSAMP_AND_GAIN_CNTL      0x0219
#define mmTV_GAIN_LIMIT_SETTINGS       0x021A
#define mmTV_LINEAR_GAIN_SETTINGS      0x021B
#define mmTV_MODULATOR_CNTL1           0x021C
#define mmTV_MODULATOR_CNTL2           0x021D
#define mmTV_MV_MODE_CNTL              0x021E
#define mmTV_MV_STRIPE_CNTL            0x021F
#define mmTV_MV_LEVEL_CNTL             0x0220
#define mmTV_MV_LEVEL_CNTL2            0x0221
#define mmTV_PRE_DAC_MUX_CNTL          0x0222
#define mmTV_DAC_CNTL                  0x0223
#define mmTV_CRC_CNTL                  0x0224
#define mmTV_VIDEO_PORT_SIG            0x0225
#define mmTV_VBI_CC_CNTL               0x0226
#define mmTV_VBI_EDS_CNTL              0x0227
#define mmTV_VBI_20BIT_CNTL            0x0228
#define mmTV_VBI_DTO_CNTL              0x0229
#define mmTV_VBI_LEVEL_CNTL            0x022A
#define mmTV_UV_ADR                    0x022B
#define mmTV_VSYNC_DIFF_CNTL           0x023D
#define mmTV_VSYNC_DIFF_LIMITS         0x023E
#define mmTV_VSYNC_DIFF_RD_DATA        0x023F
#endif

