{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705408240636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705408240641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 13:30:40 2024 " "Processing started: Tue Jan 16 13:30:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705408240641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408240641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408240641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705408241279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705408241279 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab3.qsys " "Elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408250545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:54 Progress: Loading Ndiaye_lab3/lab3.qsys " "2024.01.16.13:30:54 Progress: Loading Ndiaye_lab3/lab3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408254513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:55 Progress: Reading input file " "2024.01.16.13:30:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408255268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:55 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.16.13:30:55 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408255351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module clk_0 " "2024.01.16.13:30:56 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.16.13:30:56 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module jtag_uart_0 " "2024.01.16.13:30:56 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.16.13:30:56 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module nios2_gen2_0 " "2024.01.16.13:30:56 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.16.13:30:56 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module onchip_memory2_0 " "2024.01.16.13:30:56 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2024.01.16.13:30:56 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module opencores_i2c_0 " "2024.01.16.13:30:56 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.01.16.13:30:56 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module pio_0 " "2024.01.16.13:30:56 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2024.01.16.13:30:56 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module pio_1 " "2024.01.16.13:30:56 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding pio_2 \[altera_avalon_pio 18.1\] " "2024.01.16.13:30:56 Progress: Adding pio_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module pio_2 " "2024.01.16.13:30:56 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding pio_3 \[altera_avalon_pio 18.1\] " "2024.01.16.13:30:56 Progress: Adding pio_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module pio_3 " "2024.01.16.13:30:56 Progress: Parameterizing module pio_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.01.16.13:30:56 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Parameterizing module timer_0 " "2024.01.16.13:30:56 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:56 Progress: Building connections " "2024.01.16.13:30:56 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408256971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:57 Progress: Parameterizing connections " "2024.01.16.13:30:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408257014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:57 Progress: Validating " "2024.01.16.13:30:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408257018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.16.13:30:57 Progress: Done reading input file " "2024.01.16.13:30:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408257962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408259250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab3.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408259251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH " "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408259884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab3_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408266202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0002_jtag_uart_0_gen//lab3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0002_jtag_uart_0_gen//lab3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408266203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab3_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408266516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408266530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab3_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory2_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0003_onchip_memory2_0_gen//lab3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory2_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0003_onchip_memory2_0_gen//lab3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab3_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"lab3\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"lab3\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'lab3_pio_0' " "Pio_0: Starting RTL generation for module 'lab3_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0005_pio_0_gen//lab3_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0005_pio_0_gen//lab3_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'lab3_pio_0' " "Pio_0: Done RTL generation for module 'lab3_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"lab3\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"lab3\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'lab3_pio_1' " "Pio_1: Starting RTL generation for module 'lab3_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_1 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0006_pio_1_gen//lab3_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_1 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0006_pio_1_gen//lab3_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408267904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'lab3_pio_1' " "Pio_1: Done RTL generation for module 'lab3_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"lab3\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"lab3\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'lab3_pio_2' " "Pio_2: Starting RTL generation for module 'lab3_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_2 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0007_pio_2_gen//lab3_pio_2_component_configuration.pl  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_2 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0007_pio_2_gen//lab3_pio_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'lab3_pio_2' " "Pio_2: Done RTL generation for module 'lab3_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"lab3\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"lab3\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab3_timer_0' " "Timer_0: Starting RTL generation for module 'lab3_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0008_timer_0_gen//lab3_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0008_timer_0_gen//lab3_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab3_timer_0' " "Timer_0: Done RTL generation for module 'lab3_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab3\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab3\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408268571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408274990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408275525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408276021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408276516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408276977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408277450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408277930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408278461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408278936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408283769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408283775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408283781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab3_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408283795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_nios2_gen2_0_cpu --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0011_cpu_gen//lab3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_nios2_gen2_0_cpu --dir=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9738_1282487255773643143.dir/0011_cpu_gen//lab3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408283795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*) Starting Nios II generation " "Cpu: # 2024.01.16 13:31:24 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   Checking for plaintext license. " "Cpu: # 2024.01.16 13:31:24 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.16 13:31:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.16 13:31:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.16 13:31:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   Plaintext license not found. " "Cpu: # 2024.01.16 13:31:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.16 13:31:24 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.16 13:31:24 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:24 (*)   Creating all objects for CPU " "Cpu: # 2024.01.16 13:31:24 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:25 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.16 13:31:25 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:25 (*)   Creating plain-text RTL " "Cpu: # 2024.01.16 13:31:25 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.16 13:31:26 (*) Done Nios II generation " "Cpu: # 2024.01.16 13:31:26 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab3_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408286744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408287640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408287646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Done \"lab3\" with 31 modules, 48 files " "Lab3: Done \"lab3\" with 31 modules, 48 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408287647 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab3.qsys " "Finished elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408288816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_vhd-rtl " "Found design unit 1: lab3_vhd-rtl" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289462 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_vhd " "Found entity 1: lab3_vhd" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_seg-Behavioral " "Found design unit 1: bin_to_7_seg-Behavioral" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/bin_to_7_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289466 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_seg " "Found entity 1: bin_to_7_seg" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/bin_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "db/ip/lab3/lab3.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289500 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab3/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab3/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289579 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/lab3/submodules/i2c_master_bit_ctrl.v(181) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/lab3/submodules/i2c_master_bit_ctrl.v(181)" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "db/ip/lab3/submodules/lab3_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab3/submodules/lab3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab3_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289655 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_jtag_uart_0_scfifo_w " "Found entity 2: lab3_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289655 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab3_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289655 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_jtag_uart_0_scfifo_r " "Found entity 4: lab3_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289655 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_jtag_uart_0 " "Found entity 5: lab3_jtag_uart_0" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab3_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab3_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289766 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router " "Found entity 2: lab3_mm_interconnect_0_router" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289772 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_001 " "Found entity 2: lab3_mm_interconnect_0_router_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289779 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_002 " "Found entity 2: lab3_mm_interconnect_0_router_002" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705408289782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289785 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_004 " "Found entity 2: lab3_mm_interconnect_0_router_004" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab3_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0 " "Found entity 1: lab3_nios2_gen2_0" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab3_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab3_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab3_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab3_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab3_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab3_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab3_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab3_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab3_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab3_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab3_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab3_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab3_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab3_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab3_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab3_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab3_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3_nios2_gen2_0_cpu " "Found entity 21: lab3_nios2_gen2_0_cpu" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab3_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_onchip_memory2_0 " "Found entity 1: lab3_onchip_memory2_0" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_0 " "Found entity 1: lab3_pio_0" {  } { { "db/ip/lab3/submodules/lab3_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_1 " "Found entity 1: lab3_pio_1" {  } { { "db/ip/lab3/submodules/lab3_pio_1.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_2 " "Found entity 1: lab3_pio_2" {  } { { "db/ip/lab3/submodules/lab3_pio_2.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_timer_0 " "Found entity 1: lab3_timer_0" {  } { { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/lab3/submodules/opencores_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408289970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408289973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_vhd " "Elaborating entity \"lab3_vhd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705408290110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "lab3_vhd.vhd" "u0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab3_jtag_uart_0\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/lab3/lab3.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0_scfifo_w lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w " "Elaborating entity \"lab3_jtag_uart_0_scfifo_w\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "the_lab3_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408290391 ""}  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408290391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408290444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408290444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408290474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408290474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408290505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408290505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408290565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408290565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408290631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408290631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408290693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408290693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0_scfifo_r lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r " "Elaborating entity \"lab3_jtag_uart_0_scfifo_r\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "the_lab3_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408290726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "lab3_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291137 ""}  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408291137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab3_nios2_gen2_0\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab3/lab3.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab3_nios2_gen2_0_cpu\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_test_bench lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_test_bench:the_lab3_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab3_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_test_bench:the_lab3_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_register_bank_a_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab3_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408291811 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408291811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408291874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408291874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_register_bank_b_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab3_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_debug lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408291977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292031 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408292031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_break lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_break:the_lab3_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_break:the_lab3_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_xbrk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_dbrk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_itrace lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_dtrace lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_td_mode lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab3_nios2_gen2_0_cpu_nios2_oci_td_mode:lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab3_nios2_gen2_0_cpu_nios2_oci_td_mode:lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_pib lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_pib:the_lab3_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_pib:the_lab3_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_im lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_im:the_lab3_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_im:the_lab3_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_avalon_reg lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_ocimem lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_ociram_sp_ram_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab3_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292365 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408292365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408292428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408292428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_wrapper lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_tck lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_tck:the_lab3_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_tck:the_lab3_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_sysclk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab3_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292628 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408292628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_onchip_memory2_0 lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab3_onchip_memory2_0\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab3/lab3.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705408292726 ""}  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705408292726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knc1 " "Found entity 1: altsyncram_knc1" {  } { { "db/altsyncram_knc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_knc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408292795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408292795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knc1 lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated " "Elaborating entity \"altsyncram_knc1\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408292868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408292868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_knc1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_knc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408292927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408292927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_knc1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/altsyncram_knc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opencores_i2c lab3:u0\|opencores_i2c:opencores_i2c_0 " "Elaborating entity \"opencores_i2c\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\"" {  } { { "db/ip/lab3/lab3.v" "opencores_i2c_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/lab3/submodules/opencores_i2c.v" "i2c_master_top_inst" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/opencores_i2c.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 i2c_master_top.v(213) " "Verilog HDL assignment warning at i2c_master_top.v(213): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705408292964 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "byte_controller" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408292992 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(361): ignoring full_case attribute on case statement with explicit default case item" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1705408292993 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705408292994 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(357) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(357): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 357 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1705408292994 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_0 lab3:u0\|lab3_pio_0:pio_0 " "Elaborating entity \"lab3_pio_0\" for hierarchy \"lab3:u0\|lab3_pio_0:pio_0\"" {  } { { "db/ip/lab3/lab3.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_1 lab3:u0\|lab3_pio_1:pio_1 " "Elaborating entity \"lab3_pio_1\" for hierarchy \"lab3:u0\|lab3_pio_1:pio_1\"" {  } { { "db/ip/lab3/lab3.v" "pio_1" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_2 lab3:u0\|lab3_pio_2:pio_2 " "Elaborating entity \"lab3_pio_2\" for hierarchy \"lab3:u0\|lab3_pio_2:pio_2\"" {  } { { "db/ip/lab3/lab3.v" "pio_2" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_timer_0 lab3:u0\|lab3_timer_0:timer_0 " "Elaborating entity \"lab3_timer_0\" for hierarchy \"lab3:u0\|lab3_timer_0:timer_0\"" {  } { { "db/ip/lab3/lab3.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab3/lab3.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "opencores_i2c_0_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router " "Elaborating entity \"lab3_mm_interconnect_0_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab3_mm_interconnect_0_router_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab3_mm_interconnect_0_router_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab3_mm_interconnect_0_router_004\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab3/lab3.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab3/lab3.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/lab3.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408293998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408294009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408294018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7_seg bin_to_7_seg:v0 " "Elaborating entity \"bin_to_7_seg\" for hierarchy \"bin_to_7_seg:v0\"" {  } { { "lab3_vhd.vhd" "v0" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408294026 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705408295324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.16.13:31:39 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2024.01.16.13:31:39 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408299897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408303039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408303191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408307154 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408307295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408307423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408307552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408307560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408307560 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705408308283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408308576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408308576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408308692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408308692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408308714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408308714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408308804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408308804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408308917 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408308917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408308917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705408309016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408309016 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705408313084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 398 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 167 -1 0 } } { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 176 -1 0 } } { "db/ip/lab3/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705408313208 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705408313209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] VCC " "Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705408314133 "|lab3_vhd|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] VCC " "Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705408314133 "|lab3_vhd|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Ndiaye_lab3/lab3_vhd.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705408314133 "|lab3_vhd|seg1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705408314133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408314304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705408315794 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705408315878 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705408315879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408316024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Ndiaye_lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Ndiaye_lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408316985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705408318343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705408318343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2633 " "Implemented 2633 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705408318625 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705408318625 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705408318625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2423 " "Implemented 2423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705408318625 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705408318625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705408318625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705408318684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 13:31:58 2024 " "Processing ended: Tue Jan 16 13:31:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705408318684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705408318684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705408318684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705408318684 ""}
