(State,Connect:,Connect( @[FPU.scala 697:56],Reference(io_fcsr_flags_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_1138,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1128,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 700:46],Reference(io_fcsr_flags_bits,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_1145,UIntType(IntWidth(5)),NodeKind,SourceFlow), Reference(_T_1148,UIntType(IntWidth(5)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 591:17],Reference(io_store_data,UIntType(IntWidth(64)),PortKind,SinkFlow),SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out_bits_store,UIntType(IntWidth(64)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 592:17],Reference(io_toint_data,UIntType(IntWidth(64)),PortKind,SinkFlow),SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out_bits_toint,UIntType(IntWidth(64)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 704:18],Reference(io_fcsr_rdy,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(not,List(Reference(_T_1165,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 705:48],Reference(io_nack_mem,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_1168,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(divSqrt_in_flight,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 712:32],Reference(io_illegal_rm,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_1192,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1198,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_cmd,UIntType(IntWidth(5)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_cmd,UIntType(IntWidth(5)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_ldst,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ldst,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_wen,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_wen,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_ren1,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ren1,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_ren2,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ren2,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_ren3,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ren3,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_swap12,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_swap12,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_swap23,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_swap23,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_single,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_single,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_fromint,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_fromint,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_toint,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_toint,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_fastpipe,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_fastpipe,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_fma,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_fma,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_div,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_div,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_sqrt,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 706:10],Reference(io_dec_wflags,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_wflags,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 708:49],Reference(io_sboard_set,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_1172,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1180,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 709:33],Reference(io_sboard_clr,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_1171,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1190,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 668:18],Reference(io_sboard_clra,UIntType(IntWidth(5)),PortKind,SinkFlow),Mux(Reference(divSqrt_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(divSqrt_waddr,UIntType(IntWidth(5)),RegKind,SourceFlow),Reference(wbInfo_0_rd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 693:22],Reference(io_cp_req_ready,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(not,List(Reference(ex_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow)),List(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 689:33 FPU.scala 691:22],Reference(io_cp_resp_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,List(Reference(_T_1133,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_870,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 689:33 FPU.scala 690:26],Reference(io_cp_resp_bits_data,UIntType(IntWidth(65)),PortKind,SinkFlow),Mux(Reference(_T_1133,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(wdata,UIntType(IntWidth(65)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_GEN_95,UIntType(IntWidth(64)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,Reference(io_cp_resp_bits_exc,UIntType(IntWidth(5)),PortKind,SinkFlow),UIntLiteral(0,IntWidth(5))))
(State,Connect:,Connect( @[FPU.scala 509:25 FPU.scala 509:25 FPU.scala 509:25],Reference(ex_reg_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(ex_reg_inst,UIntType(IntWidth(32)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_inst,UIntType(IntWidth(32)),PortKind,SourceFlow),Reference(ex_reg_inst,UIntType(IntWidth(32)),RegKind,SourceFlow),UIntType(IntWidth(32)))))
(State,Connect:,Connect( @[FPU.scala 513:26 FPU.scala 513:26 FPU.scala 513:26],Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_T_217,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_reg_inst,UIntType(IntWidth(32)),RegKind,SinkFlow),Mux(Reference(ex_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(ex_reg_inst,UIntType(IntWidth(32)),RegKind,SourceFlow),Reference(mem_reg_inst,UIntType(IntWidth(32)),RegKind,SourceFlow),UIntType(IntWidth(32)))))
(State,Connect:,Connect( @[FPU.scala 515:25 FPU.scala 515:25 FPU.scala 515:25],Reference(mem_cp_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 517:25 FPU.scala 517:25 FPU.scala 517:25],Reference(wb_reg_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_T_227,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 518:24 FPU.scala 518:24 FPU.scala 518:24],Reference(wb_cp_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(mem_cp_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect(,SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 521:22],SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_inst,UIntType(IntWidth(32)),SinkFlow),Reference(io_inst,UIntType(IntWidth(32)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_cmd,UIntType(IntWidth(5)),SourceFlow),Reference(_T_282_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ldst,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_wen,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ren1,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ren2,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_ren3,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_swap12,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_swap23,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_single,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_fromint,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_toint,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_fastpipe,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_fma,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_div,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_sqrt,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_282_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),SubField(Reference(fp_decoder,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inst,Flip,UIntType(IntWidth(32))), Field(io_sigs_cmd,Default,UIntType(IntWidth(5))), Field(io_sigs_ldst,Default,UIntType(IntWidth(1))), Field(io_sigs_wen,Default,UIntType(IntWidth(1))), Field(io_sigs_ren1,Default,UIntType(IntWidth(1))), Field(io_sigs_ren2,Default,UIntType(IntWidth(1))), Field(io_sigs_ren3,Default,UIntType(IntWidth(1))), Field(io_sigs_swap12,Default,UIntType(IntWidth(1))), Field(io_sigs_swap23,Default,UIntType(IntWidth(1))), Field(io_sigs_single,Default,UIntType(IntWidth(1))), Field(io_sigs_fromint,Default,UIntType(IntWidth(1))), Field(io_sigs_toint,Default,UIntType(IntWidth(1))), Field(io_sigs_fastpipe,Default,UIntType(IntWidth(1))), Field(io_sigs_fma,Default,UIntType(IntWidth(1))), Field(io_sigs_div,Default,UIntType(IntWidth(1))), Field(io_sigs_sqrt,Default,UIntType(IntWidth(1))), Field(io_sigs_wflags,Default,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_sigs_wflags,UIntType(IntWidth(1)),SourceFlow),Reference(_T_282_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_cmd,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(mem_ctrl_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_ldst,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_ren1,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_ren2,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_ren3,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_swap12,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_swap23,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_toint,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_fma,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(mem_ctrl_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ex_ctrl_wflags,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),Reference(wb_ctrl_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_single,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_div,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_ctrl_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_reg_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mem_ctrl_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(wb_ctrl_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 534:20],Reference(load_wb,UIntType(IntWidth(1)),RegKind,SinkFlow),Reference(io_dmem_resp_val,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(load_wb_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_dmem_resp_val,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_T_383,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(load_wb_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(load_wb_data,UIntType(IntWidth(64)),RegKind,SinkFlow),Mux(Reference(io_dmem_resp_val,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_dmem_resp_data,UIntType(IntWidth(64)),PortKind,SourceFlow),Reference(load_wb_data,UIntType(IntWidth(64)),RegKind,SourceFlow),UIntType(IntWidth(64)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(load_wb_tag,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_dmem_resp_val,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_dmem_resp_tag,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(load_wb_tag,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 555:19 FPU.scala 554:53],Reference(ex_ra1,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_65,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(ex_ra1,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 555:19 FPU.scala 554:53],Reference(ex_ra2,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_67,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(ex_ra2,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 555:19 FPU.scala 554:53],Reference(ex_ra3,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_68,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(ex_ra3,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect(,SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 585:48],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_valid,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_859,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_cmd,UIntType(IntWidth(5)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(ex_ctrl_cmd,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ldst,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ldst,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wen,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren1,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren1,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren2,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren2,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren3,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren3,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap12,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap12,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap23,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap23,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_single,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fromint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_toint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_toint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fastpipe,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fma,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fma,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_div,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_sqrt,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wflags,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wflags,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 571:10],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_rm,UIntType(IntWidth(3)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(ex_rm,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 575:11],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_typ,UIntType(IntWidth(2)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(_T_858,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 572:11],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in1,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 573:11],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in2,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_72,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 574:11],SubField(Reference(sfma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in3,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_73,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 589:33],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_valid,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_867,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_cmd,UIntType(IntWidth(5)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(ex_ctrl_cmd,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ldst,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ldst,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wen,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren1,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren1,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren2,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren2,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren3,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren3,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap12,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap12,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap23,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap23,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_single,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fromint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_toint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_toint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fastpipe,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fma,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fma,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_div,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_sqrt,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wflags,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wflags,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 571:10],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_rm,UIntType(IntWidth(3)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(ex_rm,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 575:11],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_typ,UIntType(IntWidth(2)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(_T_858,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 572:11],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in1,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 573:11],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in2,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_72,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 574:11],SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in3,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_73,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 599:33],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_valid,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_cmd,UIntType(IntWidth(5)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(ex_ctrl_cmd,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ldst,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ldst,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wen,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren1,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren1,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren2,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren2,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren3,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren3,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap12,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap12,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap23,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap23,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_single,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fromint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_toint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_toint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fastpipe,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fma,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fma,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_div,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_sqrt,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wflags,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wflags,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 571:10],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_rm,UIntType(IntWidth(3)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(ex_rm,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 575:11],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_typ,UIntType(IntWidth(2)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(_T_858,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 601:29],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in1,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),DoPrim(pad,List(Reference(io_fromint_data,UIntType(IntWidth(64)),PortKind,SourceFlow)),List(65),UIntType(IntWidth(65))),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 573:11],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in2,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_72,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 574:11],SubField(Reference(ifpu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in3,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_73,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 604:33],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_valid,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_cmd,UIntType(IntWidth(5)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(ex_ctrl_cmd,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_ldst,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ldst,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_wen,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_ren1,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren1,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_ren2,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren2,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_ren3,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren3,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_swap12,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap12,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_swap23,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap23,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_single,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_fromint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_toint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_toint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_fastpipe,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_fma,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fma,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_div,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_sqrt,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_wflags,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wflags,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 571:10],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_rm,UIntType(IntWidth(3)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(ex_rm,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 575:11],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_typ,UIntType(IntWidth(2)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(_T_858,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 572:11],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_in1,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 573:11],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_in2,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_72,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 574:11],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_in_bits_in3,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_73,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 606:14],SubField(Reference(fpmu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))), Field(io_lt,Flip,UIntType(IntWidth(1))))),InstanceKind,SourceFlow),io_lt,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out_bits_lt,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 739:29 FPU.scala 740:19 FPU.scala 608:24],Reference(divSqrt_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),DoPrim(and,List(Reference(_T_1209,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1219,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 731:50 FPU.scala 735:21 FPU.scala 610:26],Reference(divSqrt_waddr,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(_T_1215,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1045,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(divSqrt_waddr,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 731:50 FPU.scala 734:22 FPU.scala 611:27],Reference(divSqrt_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(_T_1215,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mem_ctrl_single,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(divSqrt_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 614:30 FPU.scala 614:30],Reference(divSqrt_in_flight,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_GEN_147,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 731:50 FPU.scala 733:22 FPU.scala 615:27],Reference(divSqrt_killed,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(_T_1215,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(killm,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(divSqrt_killed,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect(,SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 625:56],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_valid,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_859,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_885,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_cmd,UIntType(IntWidth(5)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(ex_ctrl_cmd,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ldst,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ldst,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wen,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren1,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren1,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren2,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren2,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_ren3,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_ren3,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap12,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap12,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_swap23,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_swap23,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_single,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_single,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fromint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fromint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_toint,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_toint,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fastpipe,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fastpipe,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_fma,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_fma,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_div,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_sqrt,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 570:7],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_wflags,UIntType(IntWidth(1)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(ex_ctrl_wflags,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 571:10],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_rm,UIntType(IntWidth(3)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(ex_rm,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 575:11],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_typ,UIntType(IntWidth(2)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(_T_858,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 577:9 FPU.scala 572:11],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in1,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 573:11],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in2,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_72,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 576:22 FPU.scala 574:11],SubField(Reference(FPUFMAPipe,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_data,Default,UIntType(IntWidth(65))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_bits_in3,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_73,UIntType(IntWidth(65)),NodeKind,SourceFlow),SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),data,UIntType(IntWidth(65)),SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 645:16 FPU.scala 645:16],Reference(wen,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(3)),Reference(_GEN_119,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_0_rd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_110,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_GEN_98,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_0_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_108,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_99,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_0_cp,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_107,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_100,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_0_pipeid,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_109,UIntType(IntWidth(2)),NodeKind,SourceFlow),Reference(_GEN_101,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_1_rd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_114,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_GEN_102,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_1_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_112,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_103,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_1_cp,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_111,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_104,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 654:18],Reference(wbInfo_1_pipeid,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_113,UIntType(IntWidth(2)),NodeKind,SourceFlow),Reference(_GEN_105,UIntType(IntWidth(2)),NodeKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 654:18 FPU.scala 646:19],Reference(wbInfo_2_rd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_118,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(wbInfo_2_rd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 654:18 FPU.scala 646:19],Reference(wbInfo_2_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_116,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(wbInfo_2_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 654:18 FPU.scala 646:19],Reference(wbInfo_2_cp,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_115,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(wbInfo_2_cp,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 654:18 FPU.scala 646:19],Reference(wbInfo_2_pipeid,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_117,UIntType(IntWidth(2)),NodeKind,SourceFlow),Reference(wbInfo_2_pipeid,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(write_port_busy,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(req_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1013,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(write_port_busy,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(wb_toint_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(mem_ctrl_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out_bits_exc,UIntType(IntWidth(5)),SourceFlow),Reference(wb_toint_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 708:112],Reference(_T_1180,UIntType(IntWidth(1)),RegKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_1178,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(mem_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 731:50 FPU.scala 736:18 FPU.scala 718:25],Reference(_T_1203,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(_T_1215,UIntType(IntWidth(1)),NodeKind,SourceFlow),SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SinkFlow),io_roundingMode,UIntType(IntWidth(2)),SourceFlow),Reference(_T_1203,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 739:29 FPU.scala 743:28 FPU.scala 719:35],Reference(_T_1205,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(_T_1209,UIntType(IntWidth(1)),NodeKind,SourceFlow),SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_exceptionFlags,UIntType(IntWidth(5)),SourceFlow),Reference(_T_1205,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 739:29 FPU.scala 741:28 FPU.scala 720:35],Reference(_T_1207,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(_T_1209,UIntType(IntWidth(1)),NodeKind,SourceFlow),SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(65)),SourceFlow),Reference(_T_1207,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 725:76],SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_inValid,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_1151,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1213,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 726:23],SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_sqrtOp,UIntType(IntWidth(1)),SinkFlow),Reference(mem_ctrl_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 727:18],SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(65)),SinkFlow),SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_as_double_in1,UIntType(IntWidth(65)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 728:18],SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(65)),SinkFlow),SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_as_double_in2,UIntType(IntWidth(65)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 729:29],SubField(Reference(DivSqrtRecF64,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(SubField(Reference(fpiu,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in_valid,Flip,UIntType(IntWidth(1))), Field(io_in_bits_cmd,Flip,UIntType(IntWidth(5))), Field(io_in_bits_ldst,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wen,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren1,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren2,Flip,UIntType(IntWidth(1))), Field(io_in_bits_ren3,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap12,Flip,UIntType(IntWidth(1))), Field(io_in_bits_swap23,Flip,UIntType(IntWidth(1))), Field(io_in_bits_single,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fromint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_toint,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fastpipe,Flip,UIntType(IntWidth(1))), Field(io_in_bits_fma,Flip,UIntType(IntWidth(1))), Field(io_in_bits_div,Flip,UIntType(IntWidth(1))), Field(io_in_bits_sqrt,Flip,UIntType(IntWidth(1))), Field(io_in_bits_wflags,Flip,UIntType(IntWidth(1))), Field(io_in_bits_rm,Flip,UIntType(IntWidth(3))), Field(io_in_bits_typ,Flip,UIntType(IntWidth(2))), Field(io_in_bits_in1,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in2,Flip,UIntType(IntWidth(65))), Field(io_in_bits_in3,Flip,UIntType(IntWidth(65))), Field(io_as_double_cmd,Default,UIntType(IntWidth(5))), Field(io_as_double_ldst,Default,UIntType(IntWidth(1))), Field(io_as_double_wen,Default,UIntType(IntWidth(1))), Field(io_as_double_ren1,Default,UIntType(IntWidth(1))), Field(io_as_double_ren2,Default,UIntType(IntWidth(1))), Field(io_as_double_ren3,Default,UIntType(IntWidth(1))), Field(io_as_double_swap12,Default,UIntType(IntWidth(1))), Field(io_as_double_swap23,Default,UIntType(IntWidth(1))), Field(io_as_double_single,Default,UIntType(IntWidth(1))), Field(io_as_double_fromint,Default,UIntType(IntWidth(1))), Field(io_as_double_toint,Default,UIntType(IntWidth(1))), Field(io_as_double_fastpipe,Default,UIntType(IntWidth(1))), Field(io_as_double_fma,Default,UIntType(IntWidth(1))), Field(io_as_double_div,Default,UIntType(IntWidth(1))), Field(io_as_double_sqrt,Default,UIntType(IntWidth(1))), Field(io_as_double_wflags,Default,UIntType(IntWidth(1))), Field(io_as_double_rm,Default,UIntType(IntWidth(3))), Field(io_as_double_typ,Default,UIntType(IntWidth(2))), Field(io_as_double_in1,Default,UIntType(IntWidth(65))), Field(io_as_double_in2,Default,UIntType(IntWidth(65))), Field(io_as_double_in3,Default,UIntType(IntWidth(65))), Field(io_out_valid,Default,UIntType(IntWidth(1))), Field(io_out_bits_lt,Default,UIntType(IntWidth(1))), Field(io_out_bits_store,Default,UIntType(IntWidth(64))), Field(io_out_bits_toint,Default,UIntType(IntWidth(64))), Field(io_out_bits_exc,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_as_double_rm,UIntType(IntWidth(3)),SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect(,SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 747:28],SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(65)),SinkFlow),Reference(_T_1207,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 748:38],SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),Reference(_T_1203,UIntType(IntWidth(2)),RegKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),en,UIntType(IntWidth(1)),SinkFlow),UIntLiteral(1,IntWidth(1))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),addr,UIntType(IntWidth(5)),SinkFlow),Reference(ex_ra1,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_849,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),clk,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),en,UIntType(IntWidth(1)),SinkFlow),UIntLiteral(1,IntWidth(1))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),addr,UIntType(IntWidth(5)),SinkFlow),Reference(ex_ra2,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_853,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),clk,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),en,UIntType(IntWidth(1)),SinkFlow),UIntLiteral(1,IntWidth(1))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),addr,UIntType(IntWidth(5)),SinkFlow),Reference(ex_ra3,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_857,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65))))),SinkFlow),clk,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_782,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),en,UIntType(IntWidth(1)),SinkFlow),Reference(load_wb,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_782,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),addr,UIntType(IntWidth(5)),SinkFlow),Reference(load_wb_tag,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_782,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),mask,UIntType(IntWidth(1)),SinkFlow),UIntLiteral(1,IntWidth(1))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_782,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),data,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(load_wb_single,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_779,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(_T_777,UIntType(IntWidth(65)),NodeKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_782,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),clk,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_1131,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),en,UIntType(IntWidth(1)),SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_1129,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(divSqrt_wen,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_1131,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),addr,UIntType(IntWidth(5)),SinkFlow),Mux(Reference(divSqrt_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(divSqrt_waddr,UIntType(IntWidth(5)),RegKind,SourceFlow),Reference(wbInfo_0_rd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_1131,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),mask,UIntType(IntWidth(1)),SinkFlow),UIntLiteral(1,IntWidth(1))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_1131,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),data,UIntType(IntWidth(65)),SinkFlow),Mux(Reference(wsingle,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1111,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(wdata0,UIntType(IntWidth(65)),NodeKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(SubField(Reference(regfile,BundleType(ArrayBuffer(Field(_T_849,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_853,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_857,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Flip,UIntType(IntWidth(65)))))), Field(_T_782,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))), Field(_T_1131,Flip,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1)))))))),MemKind,SourceFlow),_T_1131,BundleType(List(Field(addr,Default,UIntType(IntWidth(5))), Field(en,Default,UIntType(IntWidth(1))), Field(clk,Default,ClockType), Field(data,Default,UIntType(IntWidth(65))), Field(mask,Default,UIntType(IntWidth(1))))),SinkFlow),clk,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(ready2delete:,(_T_413,DefNode( @[CircuitMath.scala 32:10],_T_413,Mux(Reference(_T_410,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_412,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_412,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_420,DefNode( @[CircuitMath.scala 32:10],_T_420,Mux(Reference(_T_417,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_419,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_419,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_433,DefNode( @[CircuitMath.scala 32:10],_T_433,Mux(Reference(_T_430,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_432,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_432,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_440,DefNode( @[CircuitMath.scala 32:10],_T_440,Mux(Reference(_T_437,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_439,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(_T_439,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_459,DefNode( @[CircuitMath.scala 32:10],_T_459,Mux(Reference(_T_456,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_458,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(_T_458,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_466,DefNode( @[CircuitMath.scala 32:10],_T_466,Mux(Reference(_T_463,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_465,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_465,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_479,DefNode( @[CircuitMath.scala 32:10],_T_479,Mux(Reference(_T_476,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_478,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(_T_478,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_486,DefNode( @[CircuitMath.scala 32:10],_T_486,Mux(Reference(_T_483,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_485,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_485,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_505,DefNode( @[recFNFromFN.scala 61:16],_T_505,Mux(Reference(_T_391,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_504,UIntType(IntWidth(9)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_388,UIntType(IntWidth(8)),NodeKind,SourceFlow)),List(9),UIntType(IntWidth(9))),UIntType(IntWidth(9))))))
DefNode(,_Mux_op_8,DoPrim(pad,List(Reference(_T_388,UIntType(IntWidth(8)),NodeKind,SourceFlow)),List(9),UIntType(IntWidth(9))))
(ready2delete:,(_T_560,DefNode( @[CircuitMath.scala 32:10],_T_560,Mux(Reference(_T_557,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_559,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_9,DoPrim(pad,List(Reference(_T_559,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_567,DefNode( @[CircuitMath.scala 32:10],_T_567,Mux(Reference(_T_564,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_566,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_10,DoPrim(pad,List(Reference(_T_566,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_580,DefNode( @[CircuitMath.scala 32:10],_T_580,Mux(Reference(_T_577,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_579,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_11,DoPrim(pad,List(Reference(_T_579,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_587,DefNode( @[CircuitMath.scala 32:10],_T_587,Mux(Reference(_T_584,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_586,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_12,DoPrim(pad,List(Reference(_T_586,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_606,DefNode( @[CircuitMath.scala 32:10],_T_606,Mux(Reference(_T_603,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_605,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_13,DoPrim(pad,List(Reference(_T_605,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_613,DefNode( @[CircuitMath.scala 32:10],_T_613,Mux(Reference(_T_610,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_612,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_14,DoPrim(pad,List(Reference(_T_612,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_626,DefNode( @[CircuitMath.scala 32:10],_T_626,Mux(Reference(_T_623,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_625,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_15,DoPrim(pad,List(Reference(_T_625,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_633,DefNode( @[CircuitMath.scala 32:10],_T_633,Mux(Reference(_T_630,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_632,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_16,DoPrim(pad,List(Reference(_T_632,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_658,DefNode( @[CircuitMath.scala 32:10],_T_658,Mux(Reference(_T_655,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_657,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_17,DoPrim(pad,List(Reference(_T_657,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_665,DefNode( @[CircuitMath.scala 32:10],_T_665,Mux(Reference(_T_662,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_664,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_18,DoPrim(pad,List(Reference(_T_664,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_678,DefNode( @[CircuitMath.scala 32:10],_T_678,Mux(Reference(_T_675,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_677,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_19,DoPrim(pad,List(Reference(_T_677,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_685,DefNode( @[CircuitMath.scala 32:10],_T_685,Mux(Reference(_T_682,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_684,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_20,DoPrim(pad,List(Reference(_T_684,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_704,DefNode( @[CircuitMath.scala 32:10],_T_704,Mux(Reference(_T_701,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_703,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_21,DoPrim(pad,List(Reference(_T_703,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_711,DefNode( @[CircuitMath.scala 32:10],_T_711,Mux(Reference(_T_708,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_710,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_22,DoPrim(pad,List(Reference(_T_710,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_724,DefNode( @[CircuitMath.scala 32:10],_T_724,Mux(Reference(_T_721,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_723,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_23,DoPrim(pad,List(Reference(_T_723,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_731,DefNode( @[CircuitMath.scala 32:10],_T_731,Mux(Reference(_T_728,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_730,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_24,DoPrim(pad,List(Reference(_T_730,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_752,DefNode( @[recFNFromFN.scala 61:16],_T_752,Mux(Reference(_T_534,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_751,UIntType(IntWidth(12)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_531,UIntType(IntWidth(11)),NodeKind,SourceFlow)),List(12),UIntType(IntWidth(12))),UIntType(IntWidth(12))))))
DefNode(,_Mux_op_25,DoPrim(pad,List(Reference(_T_531,UIntType(IntWidth(11)),NodeKind,SourceFlow)),List(12),UIntType(IntWidth(12))))
(ready2delete:,(_T_873,DefNode( @[FPU.scala 601:29],_T_873,Mux(Reference(ex_cp_valid,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_cp_req_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),DoPrim(pad,List(Reference(io_fromint_data,UIntType(IntWidth(64)),PortKind,SourceFlow)),List(65),UIntType(IntWidth(65))),UIntType(IntWidth(65))))))
DefNode(,_Mux_op_26,DoPrim(pad,List(Reference(io_fromint_data,UIntType(IntWidth(64)),PortKind,SourceFlow)),List(65),UIntType(IntWidth(65))))
(ready2delete:,(_GEN_106,DefNode( @[FPU.scala 655:19 FPU.scala 656:11 FPU.scala 653:7],_GEN_106,Mux(Reference(_T_225,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1021,UIntType(IntWidth(3)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_1017,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(3),UIntType(IntWidth(3))),UIntType(IntWidth(3))))))
DefNode(,_Mux_op_27,DoPrim(pad,List(Reference(_T_1017,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(3),UIntType(IntWidth(3))))
(ready2delete:,(_GEN_119,DefNode( @[FPU.scala 654:18 FPU.scala 653:7],_GEN_119,Mux(Reference(mem_wen,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_106,UIntType(IntWidth(3)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_1017,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(3),UIntType(IntWidth(3))),UIntType(IntWidth(3))))))
DefNode(,_Mux_op_28,DoPrim(pad,List(Reference(_T_1017,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(3),UIntType(IntWidth(3))))
(ready2delete:,(divSqrt_wdata,DefNode( @[FPU.scala 749:25],divSqrt_wdata,Mux(Reference(divSqrt_single,UIntType(IntWidth(1)),RegKind,SourceFlow),DoPrim(pad,List(SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(33)),SourceFlow)),List(65),UIntType(IntWidth(65))),Reference(_T_1207,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65))))))
DefNode(,_Mux_op_29,DoPrim(pad,List(SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(33)),SourceFlow)),List(65),UIntType(IntWidth(65))))
(ready2delete:,(_GEN_137,DefNode( @[FPU.scala 689:33 FPU.scala 690:26],_GEN_137,Mux(Reference(_T_1133,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(wdata,UIntType(IntWidth(65)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_GEN_95,UIntType(IntWidth(64)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))),UIntType(IntWidth(65))))))
DefNode(,_Mux_op_30,DoPrim(pad,List(Reference(_GEN_95,UIntType(IntWidth(64)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_sigs_cmd,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_69,UIntType(IntWidth(3)),NodeKind,SourceFlow), Reference(_T_67,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Decode.scala 13:121],Reference(io_sigs_ldst,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_44,UIntType(IntWidth(32)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(32))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_wen,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_85,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_82,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_ren1,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_100,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(decoder_5,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_ren2,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_111,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(decoder_5,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 13:121],Reference(io_sigs_ren3,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_95,UIntType(IntWidth(32)),NodeKind,SourceFlow), UIntLiteral(64,IntWidth(32))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_swap12,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(decoder_1,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_116,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 13:121],Reference(io_sigs_swap23,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_120,UIntType(IntWidth(32)),NodeKind,SourceFlow), UIntLiteral(16,IntWidth(32))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_single,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_127,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_131,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 13:121],Reference(io_sigs_fromint,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_135,UIntType(IntWidth(32)),NodeKind,SourceFlow), UIntLiteral(2415919120,IntWidth(32))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_toint,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_108,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_142,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_fastpipe,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_148,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_152,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_fma,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_165,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(decoder_5,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 13:121],Reference(io_sigs_div,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_167,UIntType(IntWidth(32)),NodeKind,SourceFlow), UIntLiteral(402653200,IntWidth(32))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 13:121],Reference(io_sigs_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_150,UIntType(IntWidth(32)),NodeKind,SourceFlow), UIntLiteral(1342177296,IntWidth(32))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Decode.scala 14:30],Reference(io_sigs_wflags,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_191,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_187,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 43:17],Reference(io_out_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(_T_201,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_data,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(_T_205_data,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_exc,UIntType(IntWidth(5)),PortKind,SinkFlow),Reference(_T_205_exc,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 482:18],Reference(valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 488:12 FPU.scala 483:15],Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(_T_181,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))),Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_rm,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_typ,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(in_typ,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_in1,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 483:15],Reference(in_in2,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_0,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 483:15],Reference(in_in3,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_1,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(in_in3,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 494:13],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_op,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 496:12],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(33)),SinkFlow),DoPrim(bits,List(Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)),List(32, 0),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[FPU.scala 497:12],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(33)),SinkFlow),DoPrim(bits,List(Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow)),List(32, 0),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[FPU.scala 498:12],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_c,UIntType(IntWidth(33)),SinkFlow),DoPrim(bits,List(Reference(in_in3,UIntType(IntWidth(65)),RegKind,SourceFlow)),List(32, 0),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[FPU.scala 495:23],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_192,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_196_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(res_data,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(_T_196_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_196_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(res_exc,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_T_196_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_201,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_T_192,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_205_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(_T_192,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_196_data,UIntType(IntWidth(65)),RegKind,SourceFlow),Reference(_T_205_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_205_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(_T_192,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_196_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),Reference(_T_205_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(ready2delete:,(_GEN_1,DefNode( @[Conditional.scala 19:15 FPU.scala 490:45 FPU.scala 485:8],_GEN_1,Mux(Reference(_T_184,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(zero,UIntType(IntWidth(33)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))),Reference(io_in_bits_in3,UIntType(IntWidth(65)),PortKind,SourceFlow),UIntType(IntWidth(65))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(zero,UIntType(IntWidth(33)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))))
(ready2delete:,(_GEN_2,DefNode( @[FPU.scala 484:22 FPU.scala 488:12 FPU.scala 483:15],_GEN_2,Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(_T_181,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))),Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_181,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_cmd,UIntType(IntWidth(5)),PortKind,SinkFlow),Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_ldst,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_wen,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_wen,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_ren1,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_ren2,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_ren3,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_swap12,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_swap23,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_single,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_single,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_fromint,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_toint,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_toint,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_fastpipe,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_fma,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_fma,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_div,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_div,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_wflags,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_rm,UIntType(IntWidth(3)),PortKind,SinkFlow),Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_typ,UIntType(IntWidth(2)),PortKind,SinkFlow),Reference(in_typ,UIntType(IntWidth(2)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_in1,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_in2,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 349:16],Reference(io_as_double_in3,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(in_in3,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 347:16],Reference(io_out_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 348:18],Reference(io_out_bits_lt,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(dcmp,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_signaling,Flip,UIntType(IntWidth(1))), Field(io_lt,Default,UIntType(IntWidth(1))), Field(io_eq,Default,UIntType(IntWidth(1))), Field(io_gt,Default,UIntType(IntWidth(1))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_lt,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 304:10],Reference(io_out_bits_store,UIntType(IntWidth(64)),PortKind,SinkFlow),Mux(Reference(in_single,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(unrec_s,UIntType(IntWidth(64)),NodeKind,SourceFlow),Reference(_T_393,UIntType(IntWidth(64)),NodeKind,SourceFlow),UIntType(IntWidth(64)))))
(State,Connect:,Connect( @[FPU.scala 332:33],Reference(io_out_bits_toint,UIntType(IntWidth(64)),PortKind,SinkFlow),Mux(Reference(_T_539,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_27,UIntType(IntWidth(64)),NodeKind,SourceFlow),Reference(_GEN_23,UIntType(IntWidth(64)),NodeKind,SourceFlow),UIntType(IntWidth(64)))))
(State,Connect:,Connect( @[FPU.scala 332:33],Reference(io_out_bits_exc,UIntType(IntWidth(5)),PortKind,SinkFlow),Mux(Reference(_T_539,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_GEN_28,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_GEN_24,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_rm,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_typ,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(in_typ,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 286:15],Reference(in_in1,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_0,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 286:15],Reference(in_in2,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_1,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 291:22 FPU.scala 292:8 FPU.scala 286:15],Reference(in_in3,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in3,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_in3,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 287:18],Reference(valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(dcmp,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_signaling,Flip,UIntType(IntWidth(1))), Field(io_lt,Default,UIntType(IntWidth(1))), Field(io_eq,Default,UIntType(IntWidth(1))), Field(io_gt,Default,UIntType(IntWidth(1))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(dcmp,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_signaling,Flip,UIntType(IntWidth(1))), Field(io_lt,Default,UIntType(IntWidth(1))), Field(io_eq,Default,UIntType(IntWidth(1))), Field(io_gt,Default,UIntType(IntWidth(1))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 320:13],SubField(Reference(dcmp,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_signaling,Flip,UIntType(IntWidth(1))), Field(io_lt,Default,UIntType(IntWidth(1))), Field(io_eq,Default,UIntType(IntWidth(1))), Field(io_gt,Default,UIntType(IntWidth(1))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(65)),SinkFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 321:13],SubField(Reference(dcmp,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_signaling,Flip,UIntType(IntWidth(1))), Field(io_lt,Default,UIntType(IntWidth(1))), Field(io_eq,Default,UIntType(IntWidth(1))), Field(io_gt,Default,UIntType(IntWidth(1))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(65)),SinkFlow),Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 322:24],SubField(Reference(dcmp,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_signaling,Flip,UIntType(IntWidth(1))), Field(io_lt,Default,UIntType(IntWidth(1))), Field(io_eq,Default,UIntType(IntWidth(1))), Field(io_gt,Default,UIntType(IntWidth(1))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_signaling,UIntType(IntWidth(1)),SinkFlow),DoPrim(not,List(Reference(_T_521,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(),UIntType(IntWidth(1)))))
(State,Connect:,Connect(,SubField(Reference(RecFNToIN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(32))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RecFNToIN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(32))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 337:18],SubField(Reference(RecFNToIN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(32))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(65)),SinkFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 338:28],SubField(Reference(RecFNToIN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(32))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 339:28],SubField(Reference(RecFNToIN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(32))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),io_signedOut,UIntType(IntWidth(1)),SinkFlow),DoPrim(not,ArrayBuffer(Reference(_T_540,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect(,SubField(Reference(RecFNToIN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(64))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RecFNToIN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(64))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 337:18],SubField(Reference(RecFNToIN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(64))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(65)),SinkFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 338:28],SubField(Reference(RecFNToIN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(64))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 339:28],SubField(Reference(RecFNToIN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_signedOut,Flip,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(64))), Field(io_intExceptionFlags,Default,UIntType(IntWidth(3))))),InstanceKind,SourceFlow),io_signedOut,UIntType(IntWidth(1)),SinkFlow),DoPrim(not,ArrayBuffer(Reference(_T_540,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(ready2delete:,(_T_525,DefNode( @[FPU.scala 324:27],_T_525,Mux(Reference(_T_524,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(classify_out,UIntType(IntWidth(10)),NodeKind,SourceFlow)),List(64),UIntType(IntWidth(64))),Reference(unrec_int,UIntType(IntWidth(64)),NodeKind,SourceFlow),UIntType(IntWidth(64))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(classify_out,UIntType(IntWidth(10)),NodeKind,SourceFlow)),List(64),UIntType(IntWidth(64))))
(ready2delete:,(_GEN_23,DefNode( @[FPU.scala 328:30 FPU.scala 329:23 FPU.scala 324:21],_GEN_23,Mux(Reference(_T_530,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_535,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(64),UIntType(IntWidth(64))),Reference(_T_525,UIntType(IntWidth(64)),NodeKind,SourceFlow),UIntType(IntWidth(64))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_535,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(64),UIntType(IntWidth(64))))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 43:17],Reference(io_out_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(_T_694,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_data,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(_T_698_data,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_exc,UIntType(IntWidth(5)),PortKind,SinkFlow),Reference(_T_698_exc,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(in_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(in_bits_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_typ,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(in_bits_typ,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_in1,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_bits_in1,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_in2,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in2,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_bits_in2,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_in3,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in3,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_bits_in3,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(INToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(INToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 382:24],SubField(Reference(INToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_signedIn,UIntType(IntWidth(1)),SinkFlow),DoPrim(not,ArrayBuffer(Reference(_T_676,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 383:15],SubField(Reference(INToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(64)),SinkFlow),DoPrim(bits,List(Reference(intValue,UIntType(IntWidth(65)),NodeKind,SourceFlow)),List(63, 0),UIntType(IntWidth(64)))))
(State,Connect:,Connect( @[FPU.scala 384:25],SubField(Reference(INToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect(,SubField(Reference(INToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(INToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 392:28],SubField(Reference(INToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_signedIn,UIntType(IntWidth(1)),SinkFlow),DoPrim(not,ArrayBuffer(Reference(_T_676,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 393:19],SubField(Reference(INToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(64)),SinkFlow),DoPrim(bits,List(Reference(intValue,UIntType(IntWidth(65)),NodeKind,SourceFlow)),List(63, 0),UIntType(IntWidth(64)))))
(State,Connect:,Connect( @[FPU.scala 394:29],SubField(Reference(INToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_signedIn,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(64))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_694,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(in_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_698_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(in_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mux_data,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(_T_698_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_698_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(in_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mux_exc,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_T_698_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(ready2delete:,(_T_302,DefNode( @[CircuitMath.scala 32:10],_T_302,Mux(Reference(_T_299,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_301,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_301,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_309,DefNode( @[CircuitMath.scala 32:10],_T_309,Mux(Reference(_T_306,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_308,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_308,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_322,DefNode( @[CircuitMath.scala 32:10],_T_322,Mux(Reference(_T_319,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_321,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_321,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_329,DefNode( @[CircuitMath.scala 32:10],_T_329,Mux(Reference(_T_326,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_328,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(_T_328,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_348,DefNode( @[CircuitMath.scala 32:10],_T_348,Mux(Reference(_T_345,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_347,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(_T_347,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_355,DefNode( @[CircuitMath.scala 32:10],_T_355,Mux(Reference(_T_352,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_354,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_354,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_368,DefNode( @[CircuitMath.scala 32:10],_T_368,Mux(Reference(_T_365,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_367,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(_T_367,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_375,DefNode( @[CircuitMath.scala 32:10],_T_375,Mux(Reference(_T_372,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_374,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_374,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_394,DefNode( @[recFNFromFN.scala 61:16],_T_394,Mux(Reference(_T_280,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_393,UIntType(IntWidth(9)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_277,UIntType(IntWidth(8)),NodeKind,SourceFlow)),List(9),UIntType(IntWidth(9))),UIntType(IntWidth(9))))))
DefNode(,_Mux_op_8,DoPrim(pad,List(Reference(_T_277,UIntType(IntWidth(8)),NodeKind,SourceFlow)),List(9),UIntType(IntWidth(9))))
(ready2delete:,(_T_452,DefNode( @[CircuitMath.scala 32:10],_T_452,Mux(Reference(_T_449,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_451,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_9,DoPrim(pad,List(Reference(_T_451,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_459,DefNode( @[CircuitMath.scala 32:10],_T_459,Mux(Reference(_T_456,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_458,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_10,DoPrim(pad,List(Reference(_T_458,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_472,DefNode( @[CircuitMath.scala 32:10],_T_472,Mux(Reference(_T_469,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_471,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_11,DoPrim(pad,List(Reference(_T_471,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_479,DefNode( @[CircuitMath.scala 32:10],_T_479,Mux(Reference(_T_476,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_478,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_12,DoPrim(pad,List(Reference(_T_478,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_498,DefNode( @[CircuitMath.scala 32:10],_T_498,Mux(Reference(_T_495,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_497,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_13,DoPrim(pad,List(Reference(_T_497,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_505,DefNode( @[CircuitMath.scala 32:10],_T_505,Mux(Reference(_T_502,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_504,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_14,DoPrim(pad,List(Reference(_T_504,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_518,DefNode( @[CircuitMath.scala 32:10],_T_518,Mux(Reference(_T_515,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_517,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_15,DoPrim(pad,List(Reference(_T_517,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_525,DefNode( @[CircuitMath.scala 32:10],_T_525,Mux(Reference(_T_522,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_524,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_16,DoPrim(pad,List(Reference(_T_524,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_550,DefNode( @[CircuitMath.scala 32:10],_T_550,Mux(Reference(_T_547,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_549,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_17,DoPrim(pad,List(Reference(_T_549,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_557,DefNode( @[CircuitMath.scala 32:10],_T_557,Mux(Reference(_T_554,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_556,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_18,DoPrim(pad,List(Reference(_T_556,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_570,DefNode( @[CircuitMath.scala 32:10],_T_570,Mux(Reference(_T_567,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_569,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_19,DoPrim(pad,List(Reference(_T_569,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_577,DefNode( @[CircuitMath.scala 32:10],_T_577,Mux(Reference(_T_574,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_576,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_20,DoPrim(pad,List(Reference(_T_576,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_596,DefNode( @[CircuitMath.scala 32:10],_T_596,Mux(Reference(_T_593,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_595,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_21,DoPrim(pad,List(Reference(_T_595,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_603,DefNode( @[CircuitMath.scala 32:10],_T_603,Mux(Reference(_T_600,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_602,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_22,DoPrim(pad,List(Reference(_T_602,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_616,DefNode( @[CircuitMath.scala 32:10],_T_616,Mux(Reference(_T_613,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_615,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_23,DoPrim(pad,List(Reference(_T_615,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_623,DefNode( @[CircuitMath.scala 32:10],_T_623,Mux(Reference(_T_620,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_622,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_24,DoPrim(pad,List(Reference(_T_622,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_644,DefNode( @[recFNFromFN.scala 61:16],_T_644,Mux(Reference(_T_426,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_643,UIntType(IntWidth(12)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_423,UIntType(IntWidth(11)),NodeKind,SourceFlow)),List(12),UIntType(IntWidth(12))),UIntType(IntWidth(12))))))
DefNode(,_Mux_op_25,DoPrim(pad,List(Reference(_T_423,UIntType(IntWidth(11)),NodeKind,SourceFlow)),List(12),UIntType(IntWidth(12))))
(ready2delete:,(_GEN_21,DefNode( @[FPU.scala 363:41 FPU.scala 364:14 FPU.scala 362:12],_GEN_21,Mux(Reference(_T_421,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_669,UIntType(IntWidth(65)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_419,UIntType(IntWidth(33)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))),UIntType(IntWidth(65))))))
DefNode(,_Mux_op_26,DoPrim(pad,List(Reference(_T_419,UIntType(IntWidth(33)),NodeKind,SourceFlow)),List(65),UIntType(IntWidth(65))))
(ready2delete:,(_T_679,DefNode( @[FPU.scala 374:19],_T_679,Mux(Reference(_T_676,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_677,SIntType(IntWidth(33)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_678,SIntType(IntWidth(32)),NodeKind,SourceFlow)),List(33),SIntType(IntWidth(33))),SIntType(IntWidth(33))))))
DefNode(,_Mux_op_27,DoPrim(pad,List(Reference(_T_678,SIntType(IntWidth(32)),NodeKind,SourceFlow)),List(33),SIntType(IntWidth(33))))
(ready2delete:,(_GEN_22,DefNode( @[FPU.scala 373:56 FPU.scala 374:13],_GEN_22,Mux(Reference(_T_675,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_679,SIntType(IntWidth(33)),NodeKind,SourceFlow)),List(65),SIntType(IntWidth(65))),Reference(_T_670,SIntType(IntWidth(65)),NodeKind,SourceFlow),SIntType(IntWidth(65))))))
DefNode(,_Mux_op_28,DoPrim(pad,List(Reference(_T_679,SIntType(IntWidth(33)),NodeKind,SourceFlow)),List(65),SIntType(IntWidth(65))))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 43:17],Reference(io_out_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(_T_382,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_data,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(_T_386_data,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_exc,UIntType(IntWidth(5)),PortKind,SinkFlow),Reference(_T_386_exc,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(in_valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_cmd,UIntType(IntWidth(5)),PortKind,SourceFlow),Reference(in_bits_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_bits_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_typ,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(in_bits_typ,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_in1,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_bits_in1,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_in2,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in2,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_bits_in2,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(in_bits_in3,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in3,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_bits_in3,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(65)),SinkFlow),Reference(in_bits_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 453:29],SubField(Reference(RecFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect(,SubField(Reference(RecFNToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RecFNToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 456:19],SubField(Reference(RecFNToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in,UIntType(IntWidth(33)),SinkFlow),DoPrim(bits,List(Reference(in_bits_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)),List(32, 0),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[FPU.scala 457:29],SubField(Reference(RecFNToRecFN_1,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_in,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_bits_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_382,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(in_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_386_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(in_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mux_data,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(_T_386_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_386_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(in_valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(mux_exc,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_T_386_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 43:17],Reference(io_out_valid,UIntType(IntWidth(1)),PortKind,SinkFlow),Reference(_T_210,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_data,UIntType(IntWidth(65)),PortKind,SinkFlow),Reference(_T_214_data,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[Valid.scala 42:21 Valid.scala 44:16],Reference(io_out_bits_exc,UIntType(IntWidth(5)),PortKind,SinkFlow),Reference(_T_214_exc,UIntType(IntWidth(5)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 482:18],Reference(valid,UIntType(IntWidth(1)),RegKind,SinkFlow),Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 488:12 FPU.scala 483:15],Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(_T_181,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))),Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ldst,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ldst,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_wen,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wen,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_wen,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren1,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren1,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren2,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren2,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_ren3,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_ren3,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap12,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_swap12,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_swap23,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_swap23,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_single,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_single,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_single,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fromint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fromint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_toint,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_toint,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_toint,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fastpipe,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fastpipe,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_fma,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_fma,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_fma,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_div,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_sqrt,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_sqrt,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_wflags,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(in_wflags,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_rm,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_rm,UIntType(IntWidth(3)),PortKind,SourceFlow),Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_typ,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_typ,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(in_typ,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 485:8 FPU.scala 483:15],Reference(in_in1,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(io_in_bits_in1,UIntType(IntWidth(65)),PortKind,SourceFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 483:15],Reference(in_in2,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_0,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[FPU.scala 484:22 FPU.scala 483:15],Reference(in_in3,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_1,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(in_in3,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect(,SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 494:13],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_op,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[FPU.scala 496:12],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(65)),SinkFlow),Reference(in_in1,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 497:12],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(65)),SinkFlow),Reference(in_in2,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 498:12],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_c,UIntType(IntWidth(65)),SinkFlow),Reference(in_in3,UIntType(IntWidth(65)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[FPU.scala 495:23],SubField(Reference(fma,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),DoPrim(bits,List(Reference(in_rm,UIntType(IntWidth(3)),RegKind,SourceFlow)),List(1, 0),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_192,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_196_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(res_data,UIntType(IntWidth(65)),NodeKind,SourceFlow),Reference(_T_196_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_196_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(valid,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(res_exc,UIntType(IntWidth(5)),NodeKind,SourceFlow),Reference(_T_196_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_201,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_T_192,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_205_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(_T_192,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_196_data,UIntType(IntWidth(65)),RegKind,SourceFlow),Reference(_T_205_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_205_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(_T_192,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_196_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),Reference(_T_205_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Valid.scala 47:18 Valid.scala 47:18 Valid.scala 47:18],Reference(_T_210,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_T_201,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_214_data,UIntType(IntWidth(65)),RegKind,SinkFlow),Mux(Reference(_T_201,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_205_data,UIntType(IntWidth(65)),RegKind,SourceFlow),Reference(_T_214_data,UIntType(IntWidth(65)),RegKind,SourceFlow),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Reg.scala 35:19 Reg.scala 35:23 Reg.scala 34:16],Reference(_T_214_exc,UIntType(IntWidth(5)),RegKind,SinkFlow),Mux(Reference(_T_201,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_205_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),Reference(_T_214_exc,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5)))))
(ready2delete:,(_GEN_2,DefNode( @[FPU.scala 484:22 FPU.scala 488:12 FPU.scala 483:15],_GEN_2,Mux(Reference(io_in_valid,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(_T_181,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))),Reference(in_cmd,UIntType(IntWidth(5)),RegKind,SourceFlow),UIntType(IntWidth(5))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_181,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 61:20],Reference(io_inReady_div,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_inReady_div,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 62:21],Reference(io_inReady_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_inReady_sqrt,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 68:21],Reference(io_outValid_div,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_outValid_div,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 69:22],Reference(io_outValid_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_outValid_sqrt,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 70:12],Reference(io_out,UIntType(IntWidth(65)),PortKind,SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(65)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 71:23],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_exceptionFlags,UIntType(IntWidth(5)),SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 63:19],SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_inValid,UIntType(IntWidth(1)),SinkFlow),Reference(io_inValid,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 64:18],SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_sqrtOp,UIntType(IntWidth(1)),SinkFlow),Reference(io_sqrtOp,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 65:13],SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(65)),SinkFlow),Reference(io_a,UIntType(IntWidth(65)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 66:13],SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(65)),SinkFlow),Reference(io_b,UIntType(IntWidth(65)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 67:24],SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 81:26],SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_mulAddResult_3,UIntType(IntWidth(105)),SinkFlow),SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_result_s3,UIntType(IntWidth(105)),SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 75:39],SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_val_s0,UIntType(IntWidth(1)),SinkFlow),DoPrim(bits,ArrayBuffer(SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_usingMulAdd,UIntType(IntWidth(4)),SourceFlow)),ArrayBuffer(0, 0),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 76:23],SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_latch_a_s0,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_latchMulAddA_0,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 77:17],SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_a_s0,UIntType(IntWidth(54)),SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_mulAddA_0,UIntType(IntWidth(54)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 78:23],SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_latch_b_s0,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_latchMulAddB_0,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 79:17],SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_b_s0,UIntType(IntWidth(54)),SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_mulAddB_0,UIntType(IntWidth(54)),SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 80:17],SubField(Reference(mul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_val_s0,Flip,UIntType(IntWidth(1))), Field(io_latch_a_s0,Flip,UIntType(IntWidth(1))), Field(io_a_s0,Flip,UIntType(IntWidth(54))), Field(io_latch_b_s0,Flip,UIntType(IntWidth(1))), Field(io_b_s0,Flip,UIntType(IntWidth(54))), Field(io_c_s2,Flip,UIntType(IntWidth(105))), Field(io_result_s3,Default,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_c_s2,UIntType(IntWidth(105)),SinkFlow),SubField(Reference(ds,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_inReady_div,Default,UIntType(IntWidth(1))), Field(io_inReady_sqrt,Default,UIntType(IntWidth(1))), Field(io_inValid,Flip,UIntType(IntWidth(1))), Field(io_sqrtOp,Flip,UIntType(IntWidth(1))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_outValid_div,Default,UIntType(IntWidth(1))), Field(io_outValid_sqrt,Default,UIntType(IntWidth(1))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))), Field(io_usingMulAdd,Default,UIntType(IntWidth(4))), Field(io_latchMulAddA_0,Default,UIntType(IntWidth(1))), Field(io_mulAddA_0,Default,UIntType(IntWidth(54))), Field(io_latchMulAddB_0,Default,UIntType(IntWidth(1))), Field(io_mulAddB_0,Default,UIntType(IntWidth(54))), Field(io_mulAddC_2,Default,UIntType(IntWidth(105))), Field(io_mulAddResult_3,Flip,UIntType(IntWidth(105))))),InstanceKind,SourceFlow),io_mulAddC_2,UIntType(IntWidth(105)),SourceFlow)))
(State,Connect:,Connect( @[RecFNToRecFN.scala 107:16],Reference(io_out,UIntType(IntWidth(33)),PortKind,SinkFlow),SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(33)),SourceFlow)))
(State,Connect:,Connect( @[RecFNToRecFN.scala 108:27],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_exceptionFlags,UIntType(IntWidth(5)),SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[RoundRawFNToRecFN.scala 61:46],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_invalidExc,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(outRawFloat_isNaN,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_85,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[RecFNToRecFN.scala 104:42],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_infiniteExc,UIntType(IntWidth(1)),SinkFlow),UIntLiteral(0,IntWidth(1))))
(State,Connect:,Connect( @[rawFNFromRecFN.scala 55:23],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_sign,UIntType(IntWidth(1)),SinkFlow),DoPrim(bits,ArrayBuffer(Reference(io_in,UIntType(IntWidth(65)),PortKind,SourceFlow)),ArrayBuffer(64, 64),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[rawFNFromRecFN.scala 56:32],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_isNaN,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_16,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_32,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[rawFNFromRecFN.scala 57:32],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_isInf,UIntType(IntWidth(1)),SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_16,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_36,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[rawFNFromRecFN.scala 51:54],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_isZero,UIntType(IntWidth(1)),SinkFlow),DoPrim(eq,ArrayBuffer(Reference(_T_11,UIntType(IntWidth(3)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(3))),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[resizeRawFN.scala 65:20],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_sExp,SIntType(IntWidth(10)),SinkFlow),DoPrim(asSInt,ArrayBuffer(Reference(_T_76,UIntType(IntWidth(10)),NodeKind,SourceFlow)),ArrayBuffer(),SIntType(IntWidth(10)))))
(State,Connect:,Connect( @[Cat.scala 30:58],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_in_sig,UIntType(IntWidth(27)),SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_78,UIntType(IntWidth(26)),NodeKind,SourceFlow), Reference(_T_81,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(27)))))
(State,Connect:,Connect( @[RecFNToRecFN.scala 106:43],SubField(Reference(RoundRawFNToRecFN,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_invalidExc,Flip,UIntType(IntWidth(1))), Field(io_infiniteExc,Flip,UIntType(IntWidth(1))), Field(io_in_sign,Flip,UIntType(IntWidth(1))), Field(io_in_isNaN,Flip,UIntType(IntWidth(1))), Field(io_in_isInf,Flip,UIntType(IntWidth(1))), Field(io_in_isZero,Flip,UIntType(IntWidth(1))), Field(io_in_sExp,Flip,SIntType(IntWidth(10))), Field(io_in_sig,Flip,UIntType(IntWidth(27))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 613:12],Reference(io_out,UIntType(IntWidth(33)),PortKind,SinkFlow),SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(33)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 614:23],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_exceptionFlags,UIntType(IntWidth(5)),SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 602:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_op,UIntType(IntWidth(2)),SinkFlow),Reference(io_op,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 603:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(33)),SinkFlow),Reference(io_a,UIntType(IntWidth(33)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 604:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(33)),SinkFlow),Reference(io_b,UIntType(IntWidth(33)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 605:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_c,UIntType(IntWidth(33)),SinkFlow),Reference(io_c,UIntType(IntWidth(33)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 606:40],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highExpA,UIntType(IntWidth(3)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highExpA,UIntType(IntWidth(3)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isNaN_isQuietNaNA,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isNaN_isQuietNaNA,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highExpB,UIntType(IntWidth(3)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highExpB,UIntType(IntWidth(3)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isNaN_isQuietNaNB,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isNaN_isQuietNaNB,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_signProd,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_signProd,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isZeroProd,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isZeroProd,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_opSignC,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_opSignC,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highExpC,UIntType(IntWidth(3)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highExpC,UIntType(IntWidth(3)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isNaN_isQuietNaNC,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isNaN_isQuietNaNC,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isCDominant,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isCDominant,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_CAlignDist_0,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_CAlignDist_0,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_CAlignDist,UIntType(IntWidth(7)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_CAlignDist,UIntType(IntWidth(7)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_bit0AlignedNegSigC,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_bit0AlignedNegSigC,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highAlignedNegSigC,UIntType(IntWidth(26)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highAlignedNegSigC,UIntType(IntWidth(26)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_sExpSum,UIntType(IntWidth(11)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_sExpSum,UIntType(IntWidth(11)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_roundingMode,UIntType(IntWidth(2)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(33))), Field(io_b,Flip,UIntType(IntWidth(33))), Field(io_c,Flip,UIntType(IntWidth(33))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(24))), Field(io_mulAddB,Default,UIntType(IntWidth(24))), Field(io_mulAddC,Default,UIntType(IntWidth(48))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(7))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(26))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(11))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_roundingMode,UIntType(IntWidth(2)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 610:71],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(7))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(26))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(11))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(49))), Field(io_out,Default,UIntType(IntWidth(33))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_mulAddResult,UIntType(IntWidth(49)),SinkFlow),DoPrim(tail,ArrayBuffer(Reference(_T_19,UIntType(IntWidth(50)),NodeKind,SourceFlow)),ArrayBuffer(1),UIntType(IntWidth(49)))))
(State,Connect:,Connect( @[CompareRecFN.scala 78:22],Reference(io_lt,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(ordered,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(ordered_lt,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[CompareRecFN.scala 79:22],Reference(io_eq,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(ordered,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(ordered_eq,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[CompareRecFN.scala 80:38],Reference(io_gt,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_134,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_136,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(invalid,UIntType(IntWidth(1)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(4))),ArrayBuffer(),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[RecFNToIN.scala 137:18],Reference(io_out,UIntType(IntWidth(32)),PortKind,SinkFlow),Mux(Reference(_T_126,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(excValue,UIntType(IntWidth(32)),NodeKind,SourceFlow),Reference(roundedInt,UIntType(IntWidth(32)),NodeKind,SourceFlow),UIntType(IntWidth(32)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_intExceptionFlags,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_128,UIntType(IntWidth(2)),NodeKind,SourceFlow), Reference(inexact,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[RecFNToIN.scala 137:18],Reference(io_out,UIntType(IntWidth(64)),PortKind,SinkFlow),Mux(Reference(_T_126,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(excValue,UIntType(IntWidth(64)),NodeKind,SourceFlow),Reference(roundedInt,UIntType(IntWidth(64)),NodeKind,SourceFlow),UIntType(IntWidth(64)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_intExceptionFlags,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_128,UIntType(IntWidth(2)),NodeKind,SourceFlow), Reference(inexact,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(33)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_268,UIntType(IntWidth(10)),NodeKind,SourceFlow), Reference(_T_267,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(UIntLiteral(0,IntWidth(3)), Reference(_T_272,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(ready2delete:,(_T_39,DefNode( @[CircuitMath.scala 32:10],_T_39,Mux(Reference(_T_36,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_38,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_38,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_46,DefNode( @[CircuitMath.scala 32:10],_T_46,Mux(Reference(_T_43,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_45,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_45,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_59,DefNode( @[CircuitMath.scala 32:10],_T_59,Mux(Reference(_T_56,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_58,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_58,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_66,DefNode( @[CircuitMath.scala 32:10],_T_66,Mux(Reference(_T_63,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_65,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(_T_65,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_85,DefNode( @[CircuitMath.scala 32:10],_T_85,Mux(Reference(_T_82,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_84,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(_T_84,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_92,DefNode( @[CircuitMath.scala 32:10],_T_92,Mux(Reference(_T_89,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_91,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_91,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_105,DefNode( @[CircuitMath.scala 32:10],_T_105,Mux(Reference(_T_102,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_104,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(_T_104,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_112,DefNode( @[CircuitMath.scala 32:10],_T_112,Mux(Reference(_T_109,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_111,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_111,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_137,DefNode( @[CircuitMath.scala 32:10],_T_137,Mux(Reference(_T_134,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_136,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_8,DoPrim(pad,List(Reference(_T_136,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_144,DefNode( @[CircuitMath.scala 32:10],_T_144,Mux(Reference(_T_141,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_143,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_9,DoPrim(pad,List(Reference(_T_143,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_157,DefNode( @[CircuitMath.scala 32:10],_T_157,Mux(Reference(_T_154,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_156,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_10,DoPrim(pad,List(Reference(_T_156,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_164,DefNode( @[CircuitMath.scala 32:10],_T_164,Mux(Reference(_T_161,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_163,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_11,DoPrim(pad,List(Reference(_T_163,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_183,DefNode( @[CircuitMath.scala 32:10],_T_183,Mux(Reference(_T_180,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_182,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_12,DoPrim(pad,List(Reference(_T_182,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_190,DefNode( @[CircuitMath.scala 32:10],_T_190,Mux(Reference(_T_187,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_189,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_13,DoPrim(pad,List(Reference(_T_189,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_203,DefNode( @[CircuitMath.scala 32:10],_T_203,Mux(Reference(_T_200,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_202,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_14,DoPrim(pad,List(Reference(_T_202,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_210,DefNode( @[CircuitMath.scala 32:10],_T_210,Mux(Reference(_T_207,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_209,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_15,DoPrim(pad,List(Reference(_T_209,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(65)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_268,UIntType(IntWidth(13)),NodeKind,SourceFlow), Reference(_T_267,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(UIntLiteral(0,IntWidth(3)), Reference(_T_272,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(ready2delete:,(_T_39,DefNode( @[CircuitMath.scala 32:10],_T_39,Mux(Reference(_T_36,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_38,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_38,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_46,DefNode( @[CircuitMath.scala 32:10],_T_46,Mux(Reference(_T_43,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_45,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_45,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_59,DefNode( @[CircuitMath.scala 32:10],_T_59,Mux(Reference(_T_56,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_58,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_58,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_66,DefNode( @[CircuitMath.scala 32:10],_T_66,Mux(Reference(_T_63,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_65,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(_T_65,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_85,DefNode( @[CircuitMath.scala 32:10],_T_85,Mux(Reference(_T_82,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_84,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(_T_84,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_92,DefNode( @[CircuitMath.scala 32:10],_T_92,Mux(Reference(_T_89,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_91,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_91,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_105,DefNode( @[CircuitMath.scala 32:10],_T_105,Mux(Reference(_T_102,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_104,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(_T_104,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_112,DefNode( @[CircuitMath.scala 32:10],_T_112,Mux(Reference(_T_109,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_111,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_111,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_137,DefNode( @[CircuitMath.scala 32:10],_T_137,Mux(Reference(_T_134,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_136,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_8,DoPrim(pad,List(Reference(_T_136,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_144,DefNode( @[CircuitMath.scala 32:10],_T_144,Mux(Reference(_T_141,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_143,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_9,DoPrim(pad,List(Reference(_T_143,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_157,DefNode( @[CircuitMath.scala 32:10],_T_157,Mux(Reference(_T_154,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_156,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_10,DoPrim(pad,List(Reference(_T_156,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_164,DefNode( @[CircuitMath.scala 32:10],_T_164,Mux(Reference(_T_161,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_163,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_11,DoPrim(pad,List(Reference(_T_163,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_183,DefNode( @[CircuitMath.scala 32:10],_T_183,Mux(Reference(_T_180,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_182,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_12,DoPrim(pad,List(Reference(_T_182,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_190,DefNode( @[CircuitMath.scala 32:10],_T_190,Mux(Reference(_T_187,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_189,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_13,DoPrim(pad,List(Reference(_T_189,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_203,DefNode( @[CircuitMath.scala 32:10],_T_203,Mux(Reference(_T_200,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_202,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_14,DoPrim(pad,List(Reference(_T_202,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_210,DefNode( @[CircuitMath.scala 32:10],_T_210,Mux(Reference(_T_207,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_209,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_15,DoPrim(pad,List(Reference(_T_209,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(65)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_93,UIntType(IntWidth(13)),NodeKind,SourceFlow), Reference(_T_92,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(invalidExc,UIntType(IntWidth(1)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(4))),ArrayBuffer(),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 613:12],Reference(io_out,UIntType(IntWidth(65)),PortKind,SinkFlow),SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_out,UIntType(IntWidth(65)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 614:23],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_exceptionFlags,UIntType(IntWidth(5)),SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 602:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_op,UIntType(IntWidth(2)),SinkFlow),Reference(io_op,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 603:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_a,UIntType(IntWidth(65)),SinkFlow),Reference(io_a,UIntType(IntWidth(65)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 604:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_b,UIntType(IntWidth(65)),SinkFlow),Reference(io_b,UIntType(IntWidth(65)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 605:30],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_c,UIntType(IntWidth(65)),SinkFlow),Reference(io_c,UIntType(IntWidth(65)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 606:40],SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_roundingMode,UIntType(IntWidth(2)),SinkFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),clock,ClockType,SinkFlow),Reference(clock,ClockType,PortKind,SourceFlow)))
(State,Connect:,Connect(,SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),reset,UIntType(IntWidth(1)),SinkFlow),Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highExpA,UIntType(IntWidth(3)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highExpA,UIntType(IntWidth(3)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isNaN_isQuietNaNA,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isNaN_isQuietNaNA,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highExpB,UIntType(IntWidth(3)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highExpB,UIntType(IntWidth(3)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isNaN_isQuietNaNB,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isNaN_isQuietNaNB,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_signProd,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_signProd,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isZeroProd,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isZeroProd,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_opSignC,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_opSignC,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highExpC,UIntType(IntWidth(3)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highExpC,UIntType(IntWidth(3)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isNaN_isQuietNaNC,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isNaN_isQuietNaNC,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_isCDominant,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_isCDominant,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_CAlignDist_0,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_CAlignDist_0,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_CAlignDist,UIntType(IntWidth(8)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_CAlignDist,UIntType(IntWidth(8)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_bit0AlignedNegSigC,UIntType(IntWidth(1)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_bit0AlignedNegSigC,UIntType(IntWidth(1)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_highAlignedNegSigC,UIntType(IntWidth(55)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_highAlignedNegSigC,UIntType(IntWidth(55)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_sExpSum,UIntType(IntWidth(14)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_sExpSum,UIntType(IntWidth(14)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 608:39],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_fromPreMul_roundingMode,UIntType(IntWidth(2)),SinkFlow),SubField(Reference(mulAddRecFN_preMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_op,Flip,UIntType(IntWidth(2))), Field(io_a,Flip,UIntType(IntWidth(65))), Field(io_b,Flip,UIntType(IntWidth(65))), Field(io_c,Flip,UIntType(IntWidth(65))), Field(io_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddA,Default,UIntType(IntWidth(53))), Field(io_mulAddB,Default,UIntType(IntWidth(53))), Field(io_mulAddC,Default,UIntType(IntWidth(106))), Field(io_toPostMul_highExpA,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNA,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpB,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNB,Default,UIntType(IntWidth(1))), Field(io_toPostMul_signProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isZeroProd,Default,UIntType(IntWidth(1))), Field(io_toPostMul_opSignC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highExpC,Default,UIntType(IntWidth(3))), Field(io_toPostMul_isNaN_isQuietNaNC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_isCDominant,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist_0,Default,UIntType(IntWidth(1))), Field(io_toPostMul_CAlignDist,Default,UIntType(IntWidth(8))), Field(io_toPostMul_bit0AlignedNegSigC,Default,UIntType(IntWidth(1))), Field(io_toPostMul_highAlignedNegSigC,Default,UIntType(IntWidth(55))), Field(io_toPostMul_sExpSum,Default,UIntType(IntWidth(14))), Field(io_toPostMul_roundingMode,Default,UIntType(IntWidth(2))))),InstanceKind,SourceFlow),io_toPostMul_roundingMode,UIntType(IntWidth(2)),SourceFlow)))
(State,Connect:,Connect( @[MulAddRecFN.scala 610:71],SubField(Reference(mulAddRecFN_postMul,BundleType(ArrayBuffer(Field(clock,Flip,ClockType), Field(reset,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpA,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNA,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpB,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNB,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_signProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isZeroProd,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_opSignC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highExpC,Flip,UIntType(IntWidth(3))), Field(io_fromPreMul_isNaN_isQuietNaNC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_isCDominant,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist_0,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_CAlignDist,Flip,UIntType(IntWidth(8))), Field(io_fromPreMul_bit0AlignedNegSigC,Flip,UIntType(IntWidth(1))), Field(io_fromPreMul_highAlignedNegSigC,Flip,UIntType(IntWidth(55))), Field(io_fromPreMul_sExpSum,Flip,UIntType(IntWidth(14))), Field(io_fromPreMul_roundingMode,Flip,UIntType(IntWidth(2))), Field(io_mulAddResult,Flip,UIntType(IntWidth(107))), Field(io_out,Default,UIntType(IntWidth(65))), Field(io_exceptionFlags,Default,UIntType(IntWidth(5))))),InstanceKind,SourceFlow),io_mulAddResult,UIntType(IntWidth(107)),SinkFlow),DoPrim(tail,ArrayBuffer(Reference(_T_19,UIntType(IntWidth(108)),NodeKind,SourceFlow)),ArrayBuffer(1),UIntType(IntWidth(107)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 199:22],Reference(io_inReady_div,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_155,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_157,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 202:26],Reference(io_inReady_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_170,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_151,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 383:36],Reference(io_outValid_div,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(leaving_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_390,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 384:36],Reference(io_outValid_sqrt,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(leaving_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(sqrtOp_PC,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(65)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_1471,UIntType(IntWidth(13)),NodeKind,SourceFlow), Reference(fractOut_E1,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_1475,UIntType(IntWidth(3)),NodeKind,SourceFlow), Reference(_T_1473,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_usingMulAdd,UIntType(IntWidth(4)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_978,UIntType(IntWidth(2)),NodeKind,SourceFlow), Reference(_T_977,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(4)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 648:35],Reference(io_latchMulAddA_0,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_887,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(cyc_C1,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 658:67],Reference(io_mulAddA_0,UIntType(IntWidth(54)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_GEN_71,UIntType(IntWidth(54)),NodeKind,SourceFlow), Reference(zComplSigT_C1_sqrt,UIntType(IntWidth(54)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(54)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 662:35],Reference(io_latchMulAddB_0,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_923,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(cyc_C1,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 669:55],Reference(io_mulAddB_0,UIntType(IntWidth(54)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_GEN_77,UIntType(IntWidth(54)),NodeKind,SourceFlow), Reference(zComplSigT_C1,UIntType(IntWidth(54)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(54)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 691:64],Reference(io_mulAddC_2,UIntType(IntWidth(105)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(_T_998,UIntType(IntWidth(105)),NodeKind,SourceFlow), Reference(_GEN_80,UIntType(IntWidth(105)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(105)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 78:30 DivSqrtRecF64_mulAddZ31.scala 78:30],Reference(valid_PA,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_GEN_0,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 243:24 DivSqrtRecF64_mulAddZ31.scala 244:25 DivSqrtRecF64_mulAddZ31.scala 79:30],Reference(sqrtOp_PA,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PA,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_sqrtOp,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(sqrtOp_PA,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 243:24 DivSqrtRecF64_mulAddZ31.scala 245:25 DivSqrtRecF64_mulAddZ31.scala 80:30],Reference(sign_PA,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PA,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sign_S,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sign_PA,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 243:24 DivSqrtRecF64_mulAddZ31.scala 246:25 DivSqrtRecF64_mulAddZ31.scala 82:30],Reference(specialCodeB_PA,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(entering_PA,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(specialCodeB_S,UIntType(IntWidth(3)),NodeKind,SourceFlow),Reference(specialCodeB_PA,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 243:24 DivSqrtRecF64_mulAddZ31.scala 247:25 DivSqrtRecF64_mulAddZ31.scala 83:30],Reference(fractB_51_PA,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PA,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_228,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractB_51_PA,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 243:24 DivSqrtRecF64_mulAddZ31.scala 248:25 DivSqrtRecF64_mulAddZ31.scala 84:30],Reference(roundingMode_PA,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(entering_PA,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow),Reference(roundingMode_PA,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 250:39 DivSqrtRecF64_mulAddZ31.scala 251:25 DivSqrtRecF64_mulAddZ31.scala 85:30],Reference(specialCodeA_PA,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(_T_231,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(specialCodeA_S,UIntType(IntWidth(3)),NodeKind,SourceFlow),Reference(specialCodeA_PA,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 250:39 DivSqrtRecF64_mulAddZ31.scala 252:25 DivSqrtRecF64_mulAddZ31.scala 86:30],Reference(fractA_51_PA,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(_T_231,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_232,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractA_51_PA,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 254:35 DivSqrtRecF64_mulAddZ31.scala 255:16 DivSqrtRecF64_mulAddZ31.scala 87:30],Reference(exp_PA,UIntType(IntWidth(14)),RegKind,SinkFlow),Mux(Reference(entering_PA_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_243,UIntType(IntWidth(14)),NodeKind,SourceFlow),Reference(exp_PA,UIntType(IntWidth(14)),RegKind,SourceFlow),UIntType(IntWidth(14)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 254:35 DivSqrtRecF64_mulAddZ31.scala 260:25 DivSqrtRecF64_mulAddZ31.scala 88:30],Reference(fractB_other_PA,UIntType(IntWidth(51)),RegKind,SinkFlow),Mux(Reference(entering_PA_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_244,UIntType(IntWidth(51)),NodeKind,SourceFlow),Reference(fractB_other_PA,UIntType(IntWidth(51)),RegKind,SourceFlow),UIntType(IntWidth(51)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 262:39 DivSqrtRecF64_mulAddZ31.scala 263:25 DivSqrtRecF64_mulAddZ31.scala 89:30],Reference(fractA_other_PA,UIntType(IntWidth(51)),RegKind,SinkFlow),Mux(Reference(cyc_A4_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_245,UIntType(IntWidth(51)),NodeKind,SourceFlow),Reference(fractA_other_PA,UIntType(IntWidth(51)),RegKind,SourceFlow),UIntType(IntWidth(51)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 91:30 DivSqrtRecF64_mulAddZ31.scala 91:30],Reference(valid_PB,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_GEN_11,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 294:25 DivSqrtRecF64_mulAddZ31.scala 92:30],Reference(sqrtOp_PB,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_281,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sqrtOp_PB,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 295:25 DivSqrtRecF64_mulAddZ31.scala 93:30],Reference(sign_PB,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_282,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sign_PB,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 296:25 DivSqrtRecF64_mulAddZ31.scala 95:30],Reference(specialCodeA_PB,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_283,UIntType(IntWidth(3)),NodeKind,SourceFlow),Reference(specialCodeA_PB,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 297:25 DivSqrtRecF64_mulAddZ31.scala 96:30],Reference(fractA_51_PB,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_285,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractA_51_PB,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 298:25 DivSqrtRecF64_mulAddZ31.scala 97:30],Reference(specialCodeB_PB,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_286,UIntType(IntWidth(3)),NodeKind,SourceFlow),Reference(specialCodeB_PB,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 299:25 DivSqrtRecF64_mulAddZ31.scala 98:30],Reference(fractB_51_PB,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_288,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractB_51_PB,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 293:24 DivSqrtRecF64_mulAddZ31.scala 300:25 DivSqrtRecF64_mulAddZ31.scala 99:30],Reference(roundingMode_PB,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(entering_PB,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_289,UIntType(IntWidth(2)),NodeKind,SourceFlow),Reference(roundingMode_PB,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 302:35 DivSqrtRecF64_mulAddZ31.scala 303:25 DivSqrtRecF64_mulAddZ31.scala 100:30],Reference(exp_PB,UIntType(IntWidth(14)),RegKind,SinkFlow),Mux(Reference(entering_PB_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(exp_PA,UIntType(IntWidth(14)),RegKind,SourceFlow),Reference(exp_PB,UIntType(IntWidth(14)),RegKind,SourceFlow),UIntType(IntWidth(14)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 302:35 DivSqrtRecF64_mulAddZ31.scala 304:25 DivSqrtRecF64_mulAddZ31.scala 101:30],Reference(fractA_0_PB,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PB_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_290,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractA_0_PB,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 302:35 DivSqrtRecF64_mulAddZ31.scala 305:25 DivSqrtRecF64_mulAddZ31.scala 102:30],Reference(fractB_other_PB,UIntType(IntWidth(51)),RegKind,SinkFlow),Mux(Reference(entering_PB_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractB_other_PA,UIntType(IntWidth(51)),RegKind,SourceFlow),Reference(fractB_other_PB,UIntType(IntWidth(51)),RegKind,SourceFlow),UIntType(IntWidth(51)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 104:30 DivSqrtRecF64_mulAddZ31.scala 104:30],Reference(valid_PC,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(1)),Reference(_GEN_22,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 332:25 DivSqrtRecF64_mulAddZ31.scala 105:30],Reference(sqrtOp_PC,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_322,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sqrtOp_PC,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 333:25 DivSqrtRecF64_mulAddZ31.scala 106:30],Reference(sign_PC,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_323,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sign_PC,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 334:25 DivSqrtRecF64_mulAddZ31.scala 108:30],Reference(specialCodeA_PC,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_324,UIntType(IntWidth(3)),NodeKind,SourceFlow),Reference(specialCodeA_PC,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 335:25 DivSqrtRecF64_mulAddZ31.scala 109:30],Reference(fractA_51_PC,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_326,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractA_51_PC,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 336:25 DivSqrtRecF64_mulAddZ31.scala 110:30],Reference(specialCodeB_PC,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_327,UIntType(IntWidth(3)),NodeKind,SourceFlow),Reference(specialCodeB_PC,UIntType(IntWidth(3)),RegKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 337:25 DivSqrtRecF64_mulAddZ31.scala 111:30],Reference(fractB_51_PC,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_329,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractB_51_PC,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 331:24 DivSqrtRecF64_mulAddZ31.scala 338:25 DivSqrtRecF64_mulAddZ31.scala 112:30],Reference(roundingMode_PC,UIntType(IntWidth(2)),RegKind,SinkFlow),Mux(Reference(entering_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_330,UIntType(IntWidth(2)),NodeKind,SourceFlow),Reference(roundingMode_PC,UIntType(IntWidth(2)),RegKind,SourceFlow),UIntType(IntWidth(2)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 340:35 DivSqrtRecF64_mulAddZ31.scala 341:25 DivSqrtRecF64_mulAddZ31.scala 113:30],Reference(exp_PC,UIntType(IntWidth(14)),RegKind,SinkFlow),Mux(Reference(entering_PC_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(exp_PB,UIntType(IntWidth(14)),RegKind,SourceFlow),Reference(exp_PC,UIntType(IntWidth(14)),RegKind,SourceFlow),UIntType(IntWidth(14)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 340:35 DivSqrtRecF64_mulAddZ31.scala 342:25 DivSqrtRecF64_mulAddZ31.scala 114:30],Reference(fractA_0_PC,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(entering_PC_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractA_0_PB,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(fractA_0_PC,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 340:35 DivSqrtRecF64_mulAddZ31.scala 343:25 DivSqrtRecF64_mulAddZ31.scala 115:30],Reference(fractB_other_PC,UIntType(IntWidth(51)),RegKind,SinkFlow),Mux(Reference(entering_PC_normalCase,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(fractB_other_PB,UIntType(IntWidth(51)),RegKind,SourceFlow),Reference(fractB_other_PC,UIntType(IntWidth(51)),RegKind,SourceFlow),UIntType(IntWidth(51)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 117:30 DivSqrtRecF64_mulAddZ31.scala 117:30],Reference(cycleNum_A,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(3)),Reference(_GEN_33,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 118:30 DivSqrtRecF64_mulAddZ31.scala 118:30],Reference(cycleNum_B,UIntType(IntWidth(4)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(4)),Reference(_GEN_34,UIntType(IntWidth(4)),NodeKind,SourceFlow),UIntType(IntWidth(4)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 119:30 DivSqrtRecF64_mulAddZ31.scala 119:30],Reference(cycleNum_C,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(3)),Reference(_GEN_35,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 120:30 DivSqrtRecF64_mulAddZ31.scala 120:30],Reference(cycleNum_E,UIntType(IntWidth(3)),RegKind,SinkFlow),Mux(Reference(reset,UIntType(IntWidth(1)),PortKind,SourceFlow),UIntLiteral(0,IntWidth(3)),Reference(_GEN_36,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 605:38 DivSqrtRecF64_mulAddZ31.scala 606:19 DivSqrtRecF64_mulAddZ31.scala 122:30],Reference(fractR0_A,UIntType(IntWidth(9)),RegKind,SinkFlow),Mux(Reference(_T_832,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_833,UIntType(IntWidth(9)),NodeKind,SourceFlow),Reference(fractR0_A,UIntType(IntWidth(9)),RegKind,SourceFlow),UIntType(IntWidth(9)))))
(State,Connect:,Connect(,Reference(hiSqrR0_A_sqrt,UIntType(IntWidth(10)),RegKind,SinkFlow),DoPrim(bits,List(Reference(_GEN_38,UIntType(IntWidth(16)),NodeKind,SourceFlow)),List(9, 0),UIntType(IntWidth(10)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 613:34 DivSqrtRecF64_mulAddZ31.scala 615:25 DivSqrtRecF64_mulAddZ31.scala 125:30],Reference(partNegSigma0_A,UIntType(IntWidth(21)),RegKind,SinkFlow),Mux(Reference(_T_835,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_838,UIntType(IntWidth(21)),NodeKind,SourceFlow),Reference(partNegSigma0_A,UIntType(IntWidth(21)),RegKind,SourceFlow),UIntType(IntWidth(21)))))
(State,Connect:,Connect(,Reference(nextMulAdd9A_A,UIntType(IntWidth(9)),RegKind,SinkFlow),DoPrim(bits,List(Reference(_GEN_40,UIntType(IntWidth(14)),NodeKind,SourceFlow)),List(8, 0),UIntType(IntWidth(9)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 630:74 DivSqrtRecF64_mulAddZ31.scala 631:24 DivSqrtRecF64_mulAddZ31.scala 127:30],Reference(nextMulAdd9B_A,UIntType(IntWidth(9)),RegKind,SinkFlow),Mux(Reference(_T_864,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_881,UIntType(IntWidth(9)),NodeKind,SourceFlow),Reference(nextMulAdd9B_A,UIntType(IntWidth(9)),RegKind,SourceFlow),UIntType(IntWidth(9)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 640:24 DivSqrtRecF64_mulAddZ31.scala 641:20 DivSqrtRecF64_mulAddZ31.scala 128:30],Reference(ER1_B_sqrt,UIntType(IntWidth(17)),RegKind,SinkFlow),Mux(Reference(cyc_A1_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ER1_A1_sqrt,UIntType(IntWidth(17)),NodeKind,SourceFlow),Reference(ER1_B_sqrt,UIntType(IntWidth(17)),RegKind,SourceFlow),UIntType(IntWidth(17)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 723:24 DivSqrtRecF64_mulAddZ31.scala 724:23 DivSqrtRecF64_mulAddZ31.scala 130:30],Reference(ESqrR1_B_sqrt,UIntType(IntWidth(32)),RegKind,SinkFlow),Mux(Reference(cyc_B8_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(ESqrR1_B8_sqrt,UIntType(IntWidth(32)),NodeKind,SourceFlow),Reference(ESqrR1_B_sqrt,UIntType(IntWidth(32)),RegKind,SourceFlow),UIntType(IntWidth(32)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 726:19 DivSqrtRecF64_mulAddZ31.scala 727:17 DivSqrtRecF64_mulAddZ31.scala 131:30],Reference(sigX1_B,UIntType(IntWidth(58)),RegKind,SinkFlow),Mux(Reference(cyc_B3,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sigXNU_B3_CX,UIntType(IntWidth(58)),NodeKind,SourceFlow),Reference(sigX1_B,UIntType(IntWidth(58)),RegKind,SourceFlow),UIntType(IntWidth(58)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 729:19 DivSqrtRecF64_mulAddZ31.scala 730:21 DivSqrtRecF64_mulAddZ31.scala 132:30],Reference(sqrSigma1_C,UIntType(IntWidth(33)),RegKind,SinkFlow),Mux(Reference(cyc_B1,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sqrSigma1_B1,UIntType(IntWidth(33)),NodeKind,SourceFlow),Reference(sqrSigma1_C,UIntType(IntWidth(33)),RegKind,SourceFlow),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 733:53 DivSqrtRecF64_mulAddZ31.scala 734:17 DivSqrtRecF64_mulAddZ31.scala 133:30],Reference(sigXN_C,UIntType(IntWidth(58)),RegKind,SinkFlow),Mux(Reference(_T_1046,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(sigXNU_B3_CX,UIntType(IntWidth(58)),NodeKind,SourceFlow),Reference(sigXN_C,UIntType(IntWidth(58)),RegKind,SourceFlow),UIntType(IntWidth(58)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 736:24 DivSqrtRecF64_mulAddZ31.scala 737:18 DivSqrtRecF64_mulAddZ31.scala 134:30],Reference(u_C_sqrt,UIntType(IntWidth(31)),RegKind,SinkFlow),Mux(Reference(cyc_C5_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1047,UIntType(IntWidth(31)),NodeKind,SourceFlow),Reference(u_C_sqrt,UIntType(IntWidth(31)),RegKind,SourceFlow),UIntType(IntWidth(31)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 739:19 DivSqrtRecF64_mulAddZ31.scala 740:18 DivSqrtRecF64_mulAddZ31.scala 135:30],Reference(E_E_div,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(cyc_C1,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(E_C1_div,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(E_E_div,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 739:19 DivSqrtRecF64_mulAddZ31.scala 741:18 DivSqrtRecF64_mulAddZ31.scala 136:30],Reference(sigT_E,UIntType(IntWidth(53)),RegKind,SinkFlow),Mux(Reference(cyc_C1,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1048,UIntType(IntWidth(53)),NodeKind,SourceFlow),Reference(sigT_E,UIntType(IntWidth(53)),RegKind,SourceFlow),UIntType(IntWidth(53)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 739:19 DivSqrtRecF64_mulAddZ31.scala 742:18 DivSqrtRecF64_mulAddZ31.scala 137:30],Reference(extraT_E,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(cyc_C1,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1049,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(extraT_E,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 745:19 DivSqrtRecF64_mulAddZ31.scala 746:21 DivSqrtRecF64_mulAddZ31.scala 138:30],Reference(isNegRemT_E,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(cyc_E2,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1052,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(isNegRemT_E,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[DivSqrtRecF64_mulAddZ31.scala 745:19 DivSqrtRecF64_mulAddZ31.scala 747:22 DivSqrtRecF64_mulAddZ31.scala 139:30],Reference(isZeroRemT_E,UIntType(IntWidth(1)),RegKind,SinkFlow),Mux(Reference(cyc_E2,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1062,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(isZeroRemT_E,UIntType(IntWidth(1)),RegKind,SourceFlow),UIntType(IntWidth(1)))))
(ready2delete:,(_T_243,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 256:16],_T_243,Mux(Reference(io_sqrtOp,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(expB_S,UIntType(IntWidth(12)),NodeKind,SourceFlow)),List(14),UIntType(IntWidth(14))),Reference(_T_242,UIntType(IntWidth(14)),NodeKind,SourceFlow),UIntType(IntWidth(14))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(expB_S,UIntType(IntWidth(12)),NodeKind,SourceFlow)),List(14),UIntType(IntWidth(14))))
(ready2delete:,(sqrR0_A5_sqrt,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 590:28],sqrR0_A5_sqrt,Mux(Reference(_T_688,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_813,UIntType(IntWidth(26)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(mulAdd9Out_A,UIntType(IntWidth(25)),NodeKind,SourceFlow)),List(26),UIntType(IntWidth(26))),UIntType(IntWidth(26))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(mulAdd9Out_A,UIntType(IntWidth(25)),NodeKind,SourceFlow)),List(26),UIntType(IntWidth(26))))
(ready2delete:,(_T_828,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 601:12],_T_828,Mux(Reference(sqrtOp_PA,UIntType(IntWidth(1)),RegKind,SourceFlow),DoPrim(pad,List(Reference(_T_826,UIntType(IntWidth(15)),NodeKind,SourceFlow)),List(16),UIntType(IntWidth(16))),Reference(_T_827,UIntType(IntWidth(16)),NodeKind,SourceFlow),UIntType(IntWidth(16))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_826,UIntType(IntWidth(15)),NodeKind,SourceFlow)),List(16),UIntType(IntWidth(16))))
(ready2delete:,(ER1_A1_sqrt,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 603:26],ER1_A1_sqrt,Mux(Reference(_T_688,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_831,UIntType(IntWidth(17)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(r1_A1,UIntType(IntWidth(16)),NodeKind,SourceFlow)),List(17),UIntType(IntWidth(17))),UIntType(IntWidth(17))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(r1_A1,UIntType(IntWidth(16)),NodeKind,SourceFlow)),List(17),UIntType(IntWidth(17))))
(ready2delete:,(_GEN_38,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 609:24 DivSqrtRecF64_mulAddZ31.scala 610:24 DivSqrtRecF64_mulAddZ31.scala 124:30],_GEN_38,Mux(Reference(cyc_A5_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_834,UIntType(IntWidth(16)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(hiSqrR0_A_sqrt,UIntType(IntWidth(10)),RegKind,SourceFlow)),List(16),UIntType(IntWidth(16))),UIntType(IntWidth(16))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(hiSqrR0_A_sqrt,UIntType(IntWidth(10)),RegKind,SourceFlow)),List(16),UIntType(IntWidth(16))))
(ready2delete:,(_T_837,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 616:16],_T_837,Mux(Reference(cyc_A4_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(mulAdd9Out_A,UIntType(IntWidth(25)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_827,UIntType(IntWidth(16)),NodeKind,SourceFlow)),List(25),UIntType(IntWidth(25))),UIntType(IntWidth(25))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_827,UIntType(IntWidth(16)),NodeKind,SourceFlow)),List(25),UIntType(IntWidth(25))))
(ready2delete:,(_GEN_40,DefNode( @[DivSqrtRecF64_mulAddZ31.scala 621:7 DivSqrtRecF64_mulAddZ31.scala 622:24 DivSqrtRecF64_mulAddZ31.scala 126:30],_GEN_40,Mux(Reference(_T_843,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_860,UIntType(IntWidth(14)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(nextMulAdd9A_A,UIntType(IntWidth(9)),RegKind,SourceFlow)),List(14),UIntType(IntWidth(14))),UIntType(IntWidth(14))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(nextMulAdd9A_A,UIntType(IntWidth(9)),RegKind,SourceFlow)),List(14),UIntType(IntWidth(14))))
(ready2delete:,(_T_1244,DefNode( @[primitives.scala 61:20],_T_1244,Mux(Reference(_T_1087,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_1218,UIntType(IntWidth(53)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_1243,UIntType(IntWidth(3)),NodeKind,SourceFlow)),List(53),UIntType(IntWidth(53))),UIntType(IntWidth(53))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_1243,UIntType(IntWidth(3)),NodeKind,SourceFlow)),List(53),UIntType(IntWidth(53))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 125:18],Reference(io_result_s3,UIntType(IntWidth(105)),PortKind,SinkFlow),Reference(reg_result_s3,UIntType(IntWidth(105)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 104:12],Reference(val_s1,UIntType(IntWidth(1)),RegKind,SinkFlow),Reference(io_val_s0,UIntType(IntWidth(1)),PortKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 105:12],Reference(val_s2,UIntType(IntWidth(1)),RegKind,SinkFlow),Reference(val_s1,UIntType(IntWidth(1)),RegKind,SourceFlow)))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 107:22 DivSqrtRecF64.scala 98:23],Reference(reg_a_s1,UIntType(IntWidth(54)),RegKind,SinkFlow),Mux(Reference(io_val_s0,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_0,UIntType(IntWidth(54)),NodeKind,SourceFlow),Reference(reg_a_s1,UIntType(IntWidth(54)),RegKind,SourceFlow),UIntType(IntWidth(54)))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 107:22 DivSqrtRecF64.scala 99:23],Reference(reg_b_s1,UIntType(IntWidth(54)),RegKind,SinkFlow),Mux(Reference(io_val_s0,UIntType(IntWidth(1)),PortKind,SourceFlow),Reference(_GEN_1,UIntType(IntWidth(54)),NodeKind,SourceFlow),Reference(reg_b_s1,UIntType(IntWidth(54)),RegKind,SourceFlow),UIntType(IntWidth(54)))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 116:19 DivSqrtRecF64.scala 117:18 DivSqrtRecF64.scala 100:23],Reference(reg_a_s2,UIntType(IntWidth(54)),RegKind,SinkFlow),Mux(Reference(val_s1,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(reg_a_s1,UIntType(IntWidth(54)),RegKind,SourceFlow),Reference(reg_a_s2,UIntType(IntWidth(54)),RegKind,SourceFlow),UIntType(IntWidth(54)))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 116:19 DivSqrtRecF64.scala 118:18 DivSqrtRecF64.scala 101:23],Reference(reg_b_s2,UIntType(IntWidth(54)),RegKind,SinkFlow),Mux(Reference(val_s1,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(reg_b_s1,UIntType(IntWidth(54)),RegKind,SourceFlow),Reference(reg_b_s2,UIntType(IntWidth(54)),RegKind,SourceFlow),UIntType(IntWidth(54)))))
(State,Connect:,Connect( @[DivSqrtRecF64.scala 121:19 DivSqrtRecF64.scala 122:23 DivSqrtRecF64.scala 102:28],Reference(reg_result_s3,UIntType(IntWidth(105)),RegKind,SinkFlow),Mux(Reference(val_s2,UIntType(IntWidth(1)),RegKind,SourceFlow),Reference(_T_26,UIntType(IntWidth(105)),NodeKind,SourceFlow),Reference(reg_result_s3,UIntType(IntWidth(105)),RegKind,SourceFlow),UIntType(IntWidth(105)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(33)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_227,UIntType(IntWidth(10)),NodeKind,SourceFlow), Reference(fractOut,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_231,UIntType(IntWidth(3)),NodeKind,SourceFlow), Reference(_T_229,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(ready2delete:,(_T_124,DefNode( @[primitives.scala 61:20],_T_124,Mux(Reference(_T_39,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_110,UIntType(IntWidth(25)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_123,UIntType(IntWidth(3)),NodeKind,SourceFlow)),List(25),UIntType(IntWidth(25))),UIntType(IntWidth(25))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_123,UIntType(IntWidth(3)),NodeKind,SourceFlow)),List(25),UIntType(IntWidth(25))))
(ready2delete:,(roundedSig,DefNode( @[RoundRawFNToRecFN.scala 116:12],roundedSig,Mux(Reference(_T_138,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_151,UIntType(IntWidth(26)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_154,UIntType(IntWidth(25)),NodeKind,SourceFlow)),List(26),UIntType(IntWidth(26))),UIntType(IntWidth(26))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_154,UIntType(IntWidth(25)),NodeKind,SourceFlow)),List(26),UIntType(IntWidth(26))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_mulAddA,UIntType(IntWidth(24)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_55,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(fractA,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(24)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_mulAddB,UIntType(IntWidth(24)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_59,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(fractB,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(24)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 161:33],Reference(io_mulAddC,UIntType(IntWidth(48)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(alignedNegSigC,UIntType(IntWidth(75)),NodeKind,SourceFlow)),ArrayBuffer(48, 1),UIntType(IntWidth(48)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 163:44],Reference(io_toPostMul_highExpA,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(expA,UIntType(IntWidth(9)),NodeKind,SourceFlow)),ArrayBuffer(8, 6),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 164:46],Reference(io_toPostMul_isNaN_isQuietNaNA,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(fractA,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(22, 22),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 165:44],Reference(io_toPostMul_highExpB,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(expB,UIntType(IntWidth(9)),NodeKind,SourceFlow)),ArrayBuffer(8, 6),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 166:46],Reference(io_toPostMul_isNaN_isQuietNaNB,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(fractB,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(22, 22),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 122:34],Reference(io_toPostMul_signProd,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(xor,ArrayBuffer(Reference(_T_66,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_67,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 123:30],Reference(io_toPostMul_isZeroProd,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(isZeroA,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(isZeroB,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 114:45],Reference(io_toPostMul_opSignC,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(xor,ArrayBuffer(Reference(_T_60,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_61,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 170:44],Reference(io_toPostMul_highExpC,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(expC,UIntType(IntWidth(9)),NodeKind,SourceFlow)),ArrayBuffer(8, 6),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 171:46],Reference(io_toPostMul_isNaN_isQuietNaNC,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(fractC,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(22, 22),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 137:19],Reference(io_toPostMul_isCDominant,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_65,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_92,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 135:26],Reference(io_toPostMul_CAlignDist_0,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_86,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 141:12],Reference(io_toPostMul_CAlignDist,UIntType(IntWidth(7)),PortKind,SinkFlow),Mux(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(0,IntWidth(7)),Reference(_T_99,UIntType(IntWidth(7)),NodeKind,SourceFlow),UIntType(IntWidth(7)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 175:54],Reference(io_toPostMul_bit0AlignedNegSigC,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(alignedNegSigC,UIntType(IntWidth(75)),NodeKind,SourceFlow)),ArrayBuffer(0, 0),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 177:23],Reference(io_toPostMul_highAlignedNegSigC,UIntType(IntWidth(26)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(alignedNegSigC,UIntType(IntWidth(75)),NodeKind,SourceFlow)),ArrayBuffer(74, 49),UIntType(IntWidth(26)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 148:22],Reference(io_toPostMul_sExpSum,UIntType(IntWidth(11)),PortKind,SinkFlow),Mux(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(expC,UIntType(IntWidth(9)),NodeKind,SourceFlow)),List(11),UIntType(IntWidth(11))),Reference(sExpAlignedProd,UIntType(IntWidth(11)),NodeKind,SourceFlow),UIntType(IntWidth(11)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 179:37],Reference(io_toPostMul_roundingMode,UIntType(IntWidth(2)),PortKind,SinkFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(ready2delete:,(sExpSum,DefNode( @[MulAddRecFN.scala 148:22],sExpSum,Mux(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(expC,UIntType(IntWidth(9)),NodeKind,SourceFlow)),List(11),UIntType(IntWidth(11))),Reference(sExpAlignedProd,UIntType(IntWidth(11)),NodeKind,SourceFlow),UIntType(IntWidth(11))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(expC,UIntType(IntWidth(9)),NodeKind,SourceFlow)),List(11),UIntType(IntWidth(11))))
(ready2delete:,(CExtraMask,DefNode( @[primitives.scala 61:20],CExtraMask,Mux(Reference(_T_100,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_143,UIntType(IntWidth(24)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_195,UIntType(IntWidth(14)),NodeKind,SourceFlow)),List(24),UIntType(IntWidth(24))),UIntType(IntWidth(24))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_195,UIntType(IntWidth(14)),NodeKind,SourceFlow)),List(24),UIntType(IntWidth(24))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(33)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_731,UIntType(IntWidth(10)),NodeKind,SourceFlow), Reference(fractOut,UIntType(IntWidth(23)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(33)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_736,UIntType(IntWidth(3)),NodeKind,SourceFlow), Reference(_T_734,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(ready2delete:,(_T_108,DefNode( @[CircuitMath.scala 32:10],_T_108,Mux(Reference(_T_105,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_107,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_107,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_115,DefNode( @[CircuitMath.scala 32:10],_T_115,Mux(Reference(_T_112,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_114,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_114,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_128,DefNode( @[CircuitMath.scala 32:10],_T_128,Mux(Reference(_T_125,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_127,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_127,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_135,DefNode( @[CircuitMath.scala 32:10],_T_135,Mux(Reference(_T_132,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_134,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(_T_134,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_141,DefNode( @[CircuitMath.scala 38:21],_T_141,Mux(Reference(_T_93,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_94,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(4),UIntType(IntWidth(4))),Reference(_T_140,UIntType(IntWidth(4)),NodeKind,SourceFlow),UIntType(IntWidth(4))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(_T_94,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(4),UIntType(IntWidth(4))))
(ready2delete:,(_T_160,DefNode( @[CircuitMath.scala 32:10],_T_160,Mux(Reference(_T_157,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_159,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_159,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_167,DefNode( @[CircuitMath.scala 32:10],_T_167,Mux(Reference(_T_164,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_166,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(_T_166,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_180,DefNode( @[CircuitMath.scala 32:10],_T_180,Mux(Reference(_T_177,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_179,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_179,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_187,DefNode( @[CircuitMath.scala 32:10],_T_187,Mux(Reference(_T_184,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_186,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_8,DoPrim(pad,List(Reference(_T_186,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_206,DefNode( @[CircuitMath.scala 32:10],_T_206,Mux(Reference(_T_203,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_205,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_9,DoPrim(pad,List(Reference(_T_205,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_213,DefNode( @[CircuitMath.scala 32:10],_T_213,Mux(Reference(_T_210,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_212,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_10,DoPrim(pad,List(Reference(_T_212,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_226,DefNode( @[CircuitMath.scala 32:10],_T_226,Mux(Reference(_T_223,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_225,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_11,DoPrim(pad,List(Reference(_T_225,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_233,DefNode( @[CircuitMath.scala 32:10],_T_233,Mux(Reference(_T_230,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_232,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_12,DoPrim(pad,List(Reference(_T_232,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(CDom_estNormDist,DefNode( @[MulAddRecFN.scala 266:12],CDom_estNormDist,Mux(Reference(_T_257,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_fromPreMul_CAlignDist,UIntType(IntWidth(7)),PortKind,SourceFlow),DoPrim(pad,List(Reference(_T_262,UIntType(IntWidth(5)),NodeKind,SourceFlow)),List(7),UIntType(IntWidth(7))),UIntType(IntWidth(7))))))
DefNode(,_Mux_op_13,DoPrim(pad,List(Reference(_T_262,UIntType(IntWidth(5)),NodeKind,SourceFlow)),List(7),UIntType(IntWidth(7))))
(ready2delete:,(_T_327,DefNode( @[MulAddRecFN.scala 345:17],_T_327,Mux(Reference(_T_312,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_309,UIntType(IntWidth(34)),NodeKind,SourceFlow)),List(42),UIntType(IntWidth(42))),Reference(_T_326,UIntType(IntWidth(42)),NodeKind,SourceFlow),UIntType(IntWidth(42))))))
DefNode(,_Mux_op_14,DoPrim(pad,List(Reference(_T_309,UIntType(IntWidth(34)),NodeKind,SourceFlow)),List(42),UIntType(IntWidth(42))))
(ready2delete:,(_T_336,DefNode( @[MulAddRecFN.scala 380:17],_T_336,Mux(Reference(_T_312,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_335,UIntType(IntWidth(43)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_331,UIntType(IntWidth(42)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))),UIntType(IntWidth(43))))))
DefNode(,_Mux_op_15,DoPrim(pad,List(Reference(_T_331,UIntType(IntWidth(42)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))))
(ready2delete:,(_T_340,DefNode( @[MulAddRecFN.scala 385:17],_T_340,Mux(Reference(_T_312,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_330,UIntType(IntWidth(33)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))),Reference(_T_339,UIntType(IntWidth(43)),NodeKind,SourceFlow),UIntType(IntWidth(43))))))
DefNode(,_Mux_op_16,DoPrim(pad,List(Reference(_T_330,UIntType(IntWidth(33)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))))
(ready2delete:,(_T_345,DefNode( @[MulAddRecFN.scala 408:16],_T_345,Mux(Reference(io_fromPreMul_isCDominant,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(CDom_firstNormAbsSigSum,UIntType(IntWidth(42)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))),Reference(notCDom_neg_cFirstNormAbsSigSum,UIntType(IntWidth(43)),NodeKind,SourceFlow),UIntType(IntWidth(43))))))
DefNode(,_Mux_op_17,DoPrim(pad,List(Reference(CDom_firstNormAbsSigSum,UIntType(IntWidth(42)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))))
(ready2delete:,(cFirstNormAbsSigSum,DefNode( @[MulAddRecFN.scala 407:12],cFirstNormAbsSigSum,Mux(Reference(notCDom_signSigSum,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_345,UIntType(IntWidth(43)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_346,UIntType(IntWidth(42)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))),UIntType(IntWidth(43))))))
DefNode(,_Mux_op_18,DoPrim(pad,List(Reference(_T_346,UIntType(IntWidth(42)),NodeKind,SourceFlow)),List(43),UIntType(IntWidth(43))))
(ready2delete:,(_T_523,DefNode( @[primitives.scala 61:20],_T_523,Mux(Reference(_T_438,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_506,UIntType(IntWidth(25)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_522,UIntType(IntWidth(4)),NodeKind,SourceFlow)),List(25),UIntType(IntWidth(25))),UIntType(IntWidth(25))))))
DefNode(,_Mux_op_19,DoPrim(pad,List(Reference(_T_522,UIntType(IntWidth(4)),NodeKind,SourceFlow)),List(25),UIntType(IntWidth(25))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_mulAddA,UIntType(IntWidth(53)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_55,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(fractA,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(53)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_mulAddB,UIntType(IntWidth(53)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_59,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(fractB,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(53)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 161:33],Reference(io_mulAddC,UIntType(IntWidth(106)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(alignedNegSigC,UIntType(IntWidth(162)),NodeKind,SourceFlow)),ArrayBuffer(106, 1),UIntType(IntWidth(106)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 163:44],Reference(io_toPostMul_highExpA,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(expA,UIntType(IntWidth(12)),NodeKind,SourceFlow)),ArrayBuffer(11, 9),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 164:46],Reference(io_toPostMul_isNaN_isQuietNaNA,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(fractA,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(51, 51),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 165:44],Reference(io_toPostMul_highExpB,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(expB,UIntType(IntWidth(12)),NodeKind,SourceFlow)),ArrayBuffer(11, 9),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 166:46],Reference(io_toPostMul_isNaN_isQuietNaNB,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(fractB,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(51, 51),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 122:34],Reference(io_toPostMul_signProd,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(xor,ArrayBuffer(Reference(_T_66,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_67,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 123:30],Reference(io_toPostMul_isZeroProd,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(isZeroA,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(isZeroB,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 114:45],Reference(io_toPostMul_opSignC,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(xor,ArrayBuffer(Reference(_T_60,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_61,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 170:44],Reference(io_toPostMul_highExpC,UIntType(IntWidth(3)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(expC,UIntType(IntWidth(12)),NodeKind,SourceFlow)),ArrayBuffer(11, 9),UIntType(IntWidth(3)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 171:46],Reference(io_toPostMul_isNaN_isQuietNaNC,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(fractC,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(51, 51),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 137:19],Reference(io_toPostMul_isCDominant,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(and,ArrayBuffer(Reference(_T_65,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_92,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 135:26],Reference(io_toPostMul_CAlignDist_0,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(or,ArrayBuffer(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_86,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 141:12],Reference(io_toPostMul_CAlignDist,UIntType(IntWidth(8)),PortKind,SinkFlow),Mux(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(0,IntWidth(8)),Reference(_T_99,UIntType(IntWidth(8)),NodeKind,SourceFlow),UIntType(IntWidth(8)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 175:54],Reference(io_toPostMul_bit0AlignedNegSigC,UIntType(IntWidth(1)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(alignedNegSigC,UIntType(IntWidth(162)),NodeKind,SourceFlow)),ArrayBuffer(0, 0),UIntType(IntWidth(1)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 177:23],Reference(io_toPostMul_highAlignedNegSigC,UIntType(IntWidth(55)),PortKind,SinkFlow),DoPrim(bits,ArrayBuffer(Reference(alignedNegSigC,UIntType(IntWidth(162)),NodeKind,SourceFlow)),ArrayBuffer(161, 107),UIntType(IntWidth(55)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 148:22],Reference(io_toPostMul_sExpSum,UIntType(IntWidth(14)),PortKind,SinkFlow),Mux(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(expC,UIntType(IntWidth(12)),NodeKind,SourceFlow)),List(14),UIntType(IntWidth(14))),Reference(sExpAlignedProd,UIntType(IntWidth(14)),NodeKind,SourceFlow),UIntType(IntWidth(14)))))
(State,Connect:,Connect( @[MulAddRecFN.scala 179:37],Reference(io_toPostMul_roundingMode,UIntType(IntWidth(2)),PortKind,SinkFlow),Reference(io_roundingMode,UIntType(IntWidth(2)),PortKind,SourceFlow)))
(ready2delete:,(sExpSum,DefNode( @[MulAddRecFN.scala 148:22],sExpSum,Mux(Reference(CAlignDist_floor,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(expC,UIntType(IntWidth(12)),NodeKind,SourceFlow)),List(14),UIntType(IntWidth(14))),Reference(sExpAlignedProd,UIntType(IntWidth(14)),NodeKind,SourceFlow),UIntType(IntWidth(14))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(expC,UIntType(IntWidth(12)),NodeKind,SourceFlow)),List(14),UIntType(IntWidth(14))))
(ready2delete:,(CExtraMask,DefNode( @[primitives.scala 61:20],CExtraMask,Mux(Reference(_T_100,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_166,UIntType(IntWidth(53)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_226,UIntType(IntWidth(20)),NodeKind,SourceFlow)),List(53),UIntType(IntWidth(53))),UIntType(IntWidth(53))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_226,UIntType(IntWidth(20)),NodeKind,SourceFlow)),List(53),UIntType(IntWidth(53))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_out,UIntType(IntWidth(65)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_1064,UIntType(IntWidth(13)),NodeKind,SourceFlow), Reference(fractOut,UIntType(IntWidth(52)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(65)))))
(State,Connect:,Connect( @[Cat.scala 30:58],Reference(io_exceptionFlags,UIntType(IntWidth(5)),PortKind,SinkFlow),DoPrim(cat,ArrayBuffer(Reference(_T_1069,UIntType(IntWidth(3)),NodeKind,SourceFlow), Reference(_T_1067,UIntType(IntWidth(2)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))))
(ready2delete:,(_T_103,DefNode( @[CircuitMath.scala 32:10],_T_103,Mux(Reference(_T_100,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_102,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_0,DoPrim(pad,List(Reference(_T_102,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_114,DefNode( @[CircuitMath.scala 32:10],_T_114,Mux(Reference(_T_111,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_113,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_1,DoPrim(pad,List(Reference(_T_113,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_121,DefNode( @[CircuitMath.scala 32:10],_T_121,Mux(Reference(_T_118,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_120,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_2,DoPrim(pad,List(Reference(_T_120,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_125,DefNode( @[CircuitMath.scala 38:21],_T_125,Mux(Reference(_T_97,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_104,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(3),UIntType(IntWidth(3))),Reference(_T_124,UIntType(IntWidth(3)),NodeKind,SourceFlow),UIntType(IntWidth(3))))))
DefNode(,_Mux_op_3,DoPrim(pad,List(Reference(_T_104,UIntType(IntWidth(2)),NodeKind,SourceFlow)),List(3),UIntType(IntWidth(3))))
(ready2delete:,(_T_144,DefNode( @[CircuitMath.scala 32:10],_T_144,Mux(Reference(_T_141,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_143,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_4,DoPrim(pad,List(Reference(_T_143,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_151,DefNode( @[CircuitMath.scala 32:10],_T_151,Mux(Reference(_T_148,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_150,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_5,DoPrim(pad,List(Reference(_T_150,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_164,DefNode( @[CircuitMath.scala 32:10],_T_164,Mux(Reference(_T_161,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_163,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_6,DoPrim(pad,List(Reference(_T_163,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_171,DefNode( @[CircuitMath.scala 32:10],_T_171,Mux(Reference(_T_168,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_170,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_7,DoPrim(pad,List(Reference(_T_170,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_190,DefNode( @[CircuitMath.scala 32:10],_T_190,Mux(Reference(_T_187,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_189,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_8,DoPrim(pad,List(Reference(_T_189,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_197,DefNode( @[CircuitMath.scala 32:10],_T_197,Mux(Reference(_T_194,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_196,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_9,DoPrim(pad,List(Reference(_T_196,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_210,DefNode( @[CircuitMath.scala 32:10],_T_210,Mux(Reference(_T_207,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_209,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_10,DoPrim(pad,List(Reference(_T_209,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_217,DefNode( @[CircuitMath.scala 32:10],_T_217,Mux(Reference(_T_214,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_216,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_11,DoPrim(pad,List(Reference(_T_216,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_225,DefNode( @[CircuitMath.scala 38:21],_T_225,Mux(Reference(_T_93,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_126,UIntType(IntWidth(4)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))),Reference(_T_224,UIntType(IntWidth(5)),NodeKind,SourceFlow),UIntType(IntWidth(5))))))
DefNode(,_Mux_op_12,DoPrim(pad,List(Reference(_T_126,UIntType(IntWidth(4)),NodeKind,SourceFlow)),List(5),UIntType(IntWidth(5))))
(ready2delete:,(_T_248,DefNode( @[CircuitMath.scala 32:10],_T_248,Mux(Reference(_T_245,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_247,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_13,DoPrim(pad,List(Reference(_T_247,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_255,DefNode( @[CircuitMath.scala 32:10],_T_255,Mux(Reference(_T_252,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_254,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_14,DoPrim(pad,List(Reference(_T_254,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_268,DefNode( @[CircuitMath.scala 32:10],_T_268,Mux(Reference(_T_265,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_267,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_15,DoPrim(pad,List(Reference(_T_267,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_275,DefNode( @[CircuitMath.scala 32:10],_T_275,Mux(Reference(_T_272,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_274,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_16,DoPrim(pad,List(Reference(_T_274,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_294,DefNode( @[CircuitMath.scala 32:10],_T_294,Mux(Reference(_T_291,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_293,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_17,DoPrim(pad,List(Reference(_T_293,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_301,DefNode( @[CircuitMath.scala 32:10],_T_301,Mux(Reference(_T_298,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_300,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_18,DoPrim(pad,List(Reference(_T_300,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_314,DefNode( @[CircuitMath.scala 32:10],_T_314,Mux(Reference(_T_311,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_313,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_19,DoPrim(pad,List(Reference(_T_313,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_321,DefNode( @[CircuitMath.scala 32:10],_T_321,Mux(Reference(_T_318,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_320,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_20,DoPrim(pad,List(Reference(_T_320,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_346,DefNode( @[CircuitMath.scala 32:10],_T_346,Mux(Reference(_T_343,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_345,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_21,DoPrim(pad,List(Reference(_T_345,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_353,DefNode( @[CircuitMath.scala 32:10],_T_353,Mux(Reference(_T_350,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_352,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_22,DoPrim(pad,List(Reference(_T_352,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_366,DefNode( @[CircuitMath.scala 32:10],_T_366,Mux(Reference(_T_363,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_365,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_23,DoPrim(pad,List(Reference(_T_365,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_373,DefNode( @[CircuitMath.scala 32:10],_T_373,Mux(Reference(_T_370,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_372,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_24,DoPrim(pad,List(Reference(_T_372,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_392,DefNode( @[CircuitMath.scala 32:10],_T_392,Mux(Reference(_T_389,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_391,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_25,DoPrim(pad,List(Reference(_T_391,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_399,DefNode( @[CircuitMath.scala 32:10],_T_399,Mux(Reference(_T_396,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_398,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_26,DoPrim(pad,List(Reference(_T_398,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_412,DefNode( @[CircuitMath.scala 32:10],_T_412,Mux(Reference(_T_409,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_411,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_27,DoPrim(pad,List(Reference(_T_411,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(_T_419,DefNode( @[CircuitMath.scala 32:10],_T_419,Mux(Reference(_T_416,UIntType(IntWidth(1)),NodeKind,SourceFlow),UIntLiteral(2,IntWidth(2)),DoPrim(pad,List(Reference(_T_418,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))),UIntType(IntWidth(2))))))
DefNode(,_Mux_op_28,DoPrim(pad,List(Reference(_T_418,UIntType(IntWidth(1)),NodeKind,SourceFlow)),List(2),UIntType(IntWidth(2))))
(ready2delete:,(CDom_estNormDist,DefNode( @[MulAddRecFN.scala 266:12],CDom_estNormDist,Mux(Reference(_T_445,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(io_fromPreMul_CAlignDist,UIntType(IntWidth(8)),PortKind,SourceFlow),DoPrim(pad,List(Reference(_T_450,UIntType(IntWidth(6)),NodeKind,SourceFlow)),List(8),UIntType(IntWidth(8))),UIntType(IntWidth(8))))))
DefNode(,_Mux_op_29,DoPrim(pad,List(Reference(_T_450,UIntType(IntWidth(6)),NodeKind,SourceFlow)),List(8),UIntType(IntWidth(8))))
(ready2delete:,(_T_506,DefNode( @[MulAddRecFN.scala 316:21],_T_506,Mux(Reference(_T_499,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_497,UIntType(IntWidth(66)),NodeKind,SourceFlow)),List(87),UIntType(IntWidth(87))),Reference(_T_505,UIntType(IntWidth(87)),NodeKind,SourceFlow),UIntType(IntWidth(87))))))
DefNode(,_Mux_op_30,DoPrim(pad,List(Reference(_T_497,UIntType(IntWidth(66)),NodeKind,SourceFlow)),List(87),UIntType(IntWidth(87))))
(ready2delete:,(_T_540,DefNode( @[MulAddRecFN.scala 365:21],_T_540,Mux(Reference(_T_499,UIntType(IntWidth(1)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_535,UIntType(IntWidth(65)),NodeKind,SourceFlow)),List(88),UIntType(IntWidth(88))),Reference(_T_539,UIntType(IntWidth(88)),NodeKind,SourceFlow),UIntType(IntWidth(88))))))
DefNode(,_Mux_op_31,DoPrim(pad,List(Reference(_T_535,UIntType(IntWidth(65)),NodeKind,SourceFlow)),List(88),UIntType(IntWidth(88))))
(ready2delete:,(_T_559,DefNode( @[MulAddRecFN.scala 408:16],_T_559,Mux(Reference(io_fromPreMul_isCDominant,UIntType(IntWidth(1)),PortKind,SourceFlow),DoPrim(pad,List(Reference(CDom_firstNormAbsSigSum,UIntType(IntWidth(87)),NodeKind,SourceFlow)),List(88),UIntType(IntWidth(88))),Reference(notCDom_neg_cFirstNormAbsSigSum,UIntType(IntWidth(88)),NodeKind,SourceFlow),UIntType(IntWidth(88))))))
DefNode(,_Mux_op_32,DoPrim(pad,List(Reference(CDom_firstNormAbsSigSum,UIntType(IntWidth(87)),NodeKind,SourceFlow)),List(88),UIntType(IntWidth(88))))
(ready2delete:,(cFirstNormAbsSigSum,DefNode( @[MulAddRecFN.scala 407:12],cFirstNormAbsSigSum,Mux(Reference(notCDom_signSigSum,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_559,UIntType(IntWidth(88)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_560,UIntType(IntWidth(87)),NodeKind,SourceFlow)),List(88),UIntType(IntWidth(88))),UIntType(IntWidth(88))))))
DefNode(,_Mux_op_33,DoPrim(pad,List(Reference(_T_560,UIntType(IntWidth(87)),NodeKind,SourceFlow)),List(88),UIntType(IntWidth(88))))
(ready2delete:,(_T_856,DefNode( @[primitives.scala 61:20],_T_856,Mux(Reference(_T_696,UIntType(IntWidth(1)),NodeKind,SourceFlow),Reference(_T_827,UIntType(IntWidth(54)),NodeKind,SourceFlow),DoPrim(pad,List(Reference(_T_855,UIntType(IntWidth(4)),NodeKind,SourceFlow)),List(54),UIntType(IntWidth(54))),UIntType(IntWidth(54))))))
DefNode(,_Mux_op_34,DoPrim(pad,List(Reference(_T_855,UIntType(IntWidth(4)),NodeKind,SourceFlow)),List(54),UIntType(IntWidth(54))))
Going to run ReportTiming on these modules...
	found fp_decoder FPUDecoder
	found sfma FPUFMAPipe
	found fpiu FPToInt
	found ifpu IntToFP
	found fpmu FPToFP
	found FPUFMAPipe FPUFMAPipe_1
	found DivSqrtRecF64 DivSqrtRecF64
	found RecFNToRecFN RecFNToRecFN_2
-W- ReportTiming: Skipping processing on hierarchical module FPU ...
Running ReportTiming on module FPUDecoder ...
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_64,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_60,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
Worst path delay to any PO or Reg: Some((io_sigs_wflags,13.0))
Worst path delay from any PI or Reg: Some((io_inst,13.0))
Finished running ReportTiming on module FPUDecoder ...
	found fma MulAddRecFN
-W- ReportTiming: Skipping processing on hierarchical module FPUFMAPipe ...
	found dcmp CompareRecFN
	found RecFNToIN RecFNToIN
	found RecFNToIN_1 RecFNToIN_1
-W- ReportTiming: Skipping processing on hierarchical module FPToInt ...
	found INToRecFN INToRecFN
	found INToRecFN_1 INToRecFN_1
-W- ReportTiming: Skipping processing on hierarchical module IntToFP ...
	found RecFNToRecFN RecFNToRecFN_2
	found RecFNToRecFN_1 RecFNToRecFN_1
-W- ReportTiming: Skipping processing on hierarchical module FPToFP ...
	found fma MulAddRecFN_1
-W- ReportTiming: Skipping processing on hierarchical module FPUFMAPipe_1 ...
	found ds DivSqrtRecF64_mulAddZ31
	found mul Mul54
-W- ReportTiming: Skipping processing on hierarchical module DivSqrtRecF64 ...
	found RoundRawFNToRecFN RoundRawFNToRecFN_1
-W- ReportTiming: Skipping processing on hierarchical module RecFNToRecFN_2 ...
	found mulAddRecFN_preMul MulAddRecFN_preMul
	found mulAddRecFN_postMul MulAddRecFN_postMul
-W- ReportTiming: Skipping processing on hierarchical module MulAddRecFN ...
Running ReportTiming on module CompareRecFN ...
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(0,IntWidth(1)), Reference(_T_46,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_47,UIntType(IntWidth(52)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(2))),ArrayBuffer(),UIntType(IntWidth(54)))
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(0,IntWidth(1)), Reference(_T_82,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_83,UIntType(IntWidth(52)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(2))),ArrayBuffer(),UIntType(IntWidth(54)))
Worst path delay to any PO or Reg: Some((io_lt,16.0))
Worst path delay from any PI or Reg: Some((io_b,16.0))
Finished running ReportTiming on module CompareRecFN ...
Running ReportTiming on module RecFNToIN ...
Worst path delay to any PO or Reg: Some((io_out,23.0))
Worst path delay from any PI or Reg: Some((io_in,23.0))
Finished running ReportTiming on module RecFNToIN ...
Running ReportTiming on module RecFNToIN_1 ...
Worst path delay to any PO or Reg: Some((io_out,23.0))
Worst path delay from any PI or Reg: Some((io_in,23.0))
Finished running ReportTiming on module RecFNToIN_1 ...
Running ReportTiming on module INToRecFN ...
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(0,IntWidth(1)), Reference(_T_257,UIntType(IntWidth(6)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(7)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_263,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(roundedExp,UIntType(IntWidth(8)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(9)))
Worst path delay to any PO or Reg: Some((io_out,31.0))
Worst path delay from any PI or Reg: Some((io_in,31.0))
Finished running ReportTiming on module INToRecFN ...
Running ReportTiming on module INToRecFN_1 ...
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(0,IntWidth(4)), Reference(_T_257,UIntType(IntWidth(6)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(10)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_263,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(roundedExp,UIntType(IntWidth(11)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(12)))
Worst path delay to any PO or Reg: Some((io_out,29.0))
Worst path delay from any PI or Reg: Some((io_in,29.0))
Finished running ReportTiming on module INToRecFN_1 ...
Running ReportTiming on module RecFNToRecFN_1 ...
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(0,IntWidth(1)), Reference(_T_41,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_42,UIntType(IntWidth(23)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(2))),ArrayBuffer(),UIntType(IntWidth(25)))
Unknown primitive shl. Assign delay to 1
Worst path delay to any PO or Reg: Some((io_out,19.0))
Worst path delay from any PI or Reg: Some((io_in,19.0))
Finished running ReportTiming on module RecFNToRecFN_1 ...
	found mulAddRecFN_preMul MulAddRecFN_preMul_1
	found mulAddRecFN_postMul MulAddRecFN_postMul_1
-W- ReportTiming: Skipping processing on hierarchical module MulAddRecFN_1 ...
Running ReportTiming on module DivSqrtRecF64_mulAddZ31 ...
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(1,IntWidth(1)), Reference(fractA_51_PA,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(1,IntWidth(1)), Reference(fractB_51_PA,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(UIntLiteral(1,IntWidth(1)), Reference(fractB_51_PC,UIntType(IntWidth(1)),RegKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(cyc_A6_sqrt,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(zComplFractK0_A6_sqrt,UIntType(IntWidth(13)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(14)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(cyc_A4_div,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(zComplFractK0_A4_div,UIntType(IntWidth(12)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(13)))
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_1198,UIntType(IntWidth(16)),NodeKind,SourceFlow), DoPrim(cat,List(Reference(_T_1200,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1201,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(18)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_1231,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_1232,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(invalid_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(infinity_PC,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
Worst path delay to any PO or Reg: Some((io_out,165.0))
Worst path delay from any PI or Reg: Some((exp_PC#ps,165.0))
Finished running ReportTiming on module DivSqrtRecF64_mulAddZ31 ...
Running ReportTiming on module Mul54 ...
Worst path delay to any PO or Reg: Some((reg_result_s3#ns,18.0))
Worst path delay from any PI or Reg: Some((reg_b_s2#ps,18.0))
Finished running ReportTiming on module Mul54 ...
Running ReportTiming on module RoundRawFNToRecFN_1 ...
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(DoPrim(cat,List(DoPrim(cat,List(Reference(_T_92,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_93,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), DoPrim(cat,List(Reference(_T_96,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_97,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(4))), DoPrim(cat,List(Reference(_T_101,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_102,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(6)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_117,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_118,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_128,UIntType(IntWidth(25)),NodeKind,SourceFlow), UIntLiteral(3,IntWidth(2))),ArrayBuffer(),UIntType(IntWidth(27)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(io_invalidExc,UIntType(IntWidth(1)),PortKind,SourceFlow), UIntLiteral(0,IntWidth(1))),ArrayBuffer(),UIntType(IntWidth(2)))
Worst path delay to any PO or Reg: Some((io_out,117.0))
Worst path delay from any PI or Reg: Some((io_in_sExp,117.0))
Finished running ReportTiming on module RoundRawFNToRecFN_1 ...
Running ReportTiming on module MulAddRecFN_preMul ...
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_136,UIntType(IntWidth(8)),NodeKind,SourceFlow), DoPrim(cat,List(Reference(_T_138,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_139,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(10)))
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(DoPrim(cat,List(DoPrim(cat,List(Reference(_T_182,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_183,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), DoPrim(cat,List(Reference(_T_186,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_187,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(4))), DoPrim(cat,List(Reference(_T_191,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_192,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(6)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(doSubMags,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(negSigC,UIntType(IntWidth(24)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(25)))
Unknown primitive dshr. Assign delay to 1
Worst path delay to any PO or Reg: Some((io_toPostMul_highAlignedNegSigC,52.0))
Worst path delay from any PI or Reg: Some((io_b,52.0))
Finished running ReportTiming on module MulAddRecFN_preMul ...
Running ReportTiming on module MulAddRecFN_postMul ...
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_75,UIntType(IntWidth(26)),NodeKind,SourceFlow), Reference(_T_76,UIntType(IntWidth(48)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(74)))
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_386,UIntType(IntWidth(8)),NodeKind,SourceFlow), DoPrim(cat,List(DoPrim(cat,List(DoPrim(cat,List(Reference(_T_390,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_391,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), DoPrim(cat,List(Reference(_T_394,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_395,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(4))), DoPrim(cat,List(DoPrim(cat,List(Reference(_T_400,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_401,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), Reference(_T_403,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(3)))),ArrayBuffer(),UIntType(IntWidth(7)))),ArrayBuffer(),UIntType(IntWidth(15)))
Unknown primitive dshr. Assign delay to 1
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(DoPrim(cat,List(DoPrim(cat,List(Reference(_T_491,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_492,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), DoPrim(cat,List(Reference(_T_495,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_496,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(4))), Reference(_T_499,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(5)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_513,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_514,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_517,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_518,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(invalid,UIntType(IntWidth(1)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(1))),ArrayBuffer(),UIntType(IntWidth(2)))
Worst path delay to any PO or Reg: Some((io_out,159.0))
Worst path delay from any PI or Reg: Some((io_fromPreMul_highAlignedNegSigC,159.0))
Finished running ReportTiming on module MulAddRecFN_postMul ...
Running ReportTiming on module MulAddRecFN_preMul_1 ...
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(DoPrim(cat,List(Reference(_T_216,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_217,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), DoPrim(cat,List(Reference(_T_220,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_221,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(4)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(doSubMags,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(negSigC,UIntType(IntWidth(53)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(54)))
Unknown primitive dshr. Assign delay to 1
Worst path delay to any PO or Reg: Some((io_toPostMul_highAlignedNegSigC,91.0))
Worst path delay from any PI or Reg: Some((io_b,91.0))
Finished running ReportTiming on module MulAddRecFN_preMul_1 ...
Running ReportTiming on module MulAddRecFN_postMul_1 ...
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_75,UIntType(IntWidth(55)),NodeKind,SourceFlow), Reference(_T_76,UIntType(IntWidth(106)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(161)))
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_610,UIntType(IntWidth(16)),NodeKind,SourceFlow), DoPrim(cat,List(Reference(_T_643,UIntType(IntWidth(8)),NodeKind,SourceFlow), DoPrim(cat,List(DoPrim(cat,List(DoPrim(cat,List(Reference(_T_647,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_648,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), DoPrim(cat,List(Reference(_T_651,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_652,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(4))), DoPrim(cat,List(DoPrim(cat,List(Reference(_T_657,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_658,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2))), Reference(_T_660,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(3)))),ArrayBuffer(),UIntType(IntWidth(7)))),ArrayBuffer(),UIntType(IntWidth(15)))),ArrayBuffer(),UIntType(IntWidth(31)))
Unknown primitive dshr. Assign delay to 1
Unknown primitive dshr. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
Unknown primitive shl. Assign delay to 1
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_807,UIntType(IntWidth(16)),NodeKind,SourceFlow), DoPrim(cat,List(Reference(_T_809,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_810,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))),ArrayBuffer(),UIntType(IntWidth(18)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_840,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_841,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(_T_844,UIntType(IntWidth(1)),NodeKind,SourceFlow), Reference(_T_845,UIntType(IntWidth(1)),NodeKind,SourceFlow)),ArrayBuffer(),UIntType(IntWidth(2)))
inSignals: Not Yet Implemented: DoPrim(cat,List(Reference(invalid,UIntType(IntWidth(1)),NodeKind,SourceFlow), UIntLiteral(0,IntWidth(1))),ArrayBuffer(),UIntType(IntWidth(2)))
Worst path delay to any PO or Reg: Some((io_out,193.0))
Worst path delay from any PI or Reg: Some((io_fromPreMul_highAlignedNegSigC,193.0))
Finished running ReportTiming on module MulAddRecFN_postMul_1 ...
