0.7
2020.2
Feb 21 2023
20:06:57
/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/impl/func/xsim/tb_RV32I_SoC_func_impl.v,1718433418,verilog,,/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v,,Addr_Decoder;GPIO;RV32I_SoC;branch_resolution;clk_wiz_0;clk_wiz_0_clk_wiz;glbl;ram_2port_2048x32;ram_2port_2048x32_blk_mem_gen_generic_cstr;ram_2port_2048x32_blk_mem_gen_prim_width;ram_2port_2048x32_blk_mem_gen_prim_width__parameterized0;ram_2port_2048x32_blk_mem_gen_prim_wrapper_init;ram_2port_2048x32_blk_mem_gen_prim_wrapper_init__parameterized0;ram_2port_2048x32_blk_mem_gen_top;ram_2port_2048x32_blk_mem_gen_v8_4_5;ram_2port_2048x32_blk_mem_gen_v8_4_5_synth;regfile;rv32i_cpu;seg7,,,../../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v,1718258696,verilog,,,,tb_RV32I_SoC,,,../../../../../2_homework.gen/sources_1/ip/clk_wiz_0,,,,,
