// Seed: 1768142755
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input supply1 id_5
);
  tri1 id_7 = -1;
  assign id_4 = (id_3);
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.type_0 = 0;
  assign id_2 = id_7;
  wire id_8;
endmodule
module module_2 (
    output supply1 id_0,
    input  supply0 id_1
);
  if (id_1) assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_3;
endmodule
