Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 04:37:19 2024
| Host         : Marvin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BBa_timing_summary_routed.rpt -pb BBa_timing_summary_routed.pb -rpx BBa_timing_summary_routed.rpx -warn_on_violation
| Design       : BBa
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: IN106/IN432476/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.307        0.000                      0                  598        0.157        0.000                      0                  598        4.500        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.307        0.000                      0                  598        0.157        0.000                      0                  598        4.500        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.738ns (35.461%)  route 3.163ns (64.539%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.785    10.224    IN105/_carry__4_n_2
    SLICE_X2Y63          FDRE                                         r  IN105/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  IN105/Count_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.732    14.530    IN105/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.738ns (36.193%)  route 3.064ns (63.807%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.686    10.125    IN105/_carry__4_n_2
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.637    14.625    IN105/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.738ns (36.193%)  route 3.064ns (63.807%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.686    10.125    IN105/_carry__4_n_2
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.637    14.625    IN105/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.738ns (36.193%)  route 3.064ns (63.807%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.686    10.125    IN105/_carry__4_n_2
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.637    14.625    IN105/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.738ns (36.193%)  route 3.064ns (63.807%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.686    10.125    IN105/_carry__4_n_2
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  IN105/Count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.637    14.625    IN105/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.738ns (36.566%)  route 3.015ns (63.434%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.637    10.076    IN105/_carry__4_n_2
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.637    14.650    IN105/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.738ns (36.566%)  route 3.015ns (63.434%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.637    10.076    IN105/_carry__4_n_2
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[6]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.637    14.650    IN105/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.738ns (36.566%)  route 3.015ns (63.434%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.637    10.076    IN105/_carry__4_n_2
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[7]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.637    14.650    IN105/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.738ns (36.566%)  route 3.015ns (63.434%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.637    10.076    IN105/_carry__4_n_2
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.600    15.023    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[8]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.637    14.650    IN105/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 IN105/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN105/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.738ns (37.442%)  route 2.904ns (62.558%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[5]/Q
                         net (fo=4, routed)           1.378     7.157    IN105/Count[5]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.281 r  IN105/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.281    IN105/_carry_i_3_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.814 r  IN105/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.814    IN105/_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.931 r  IN105/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.931    IN105/_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.048 r  IN105/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.048    IN105/_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.165 r  IN105/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.165    IN105/_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.282 r  IN105/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.282    IN105/_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.439 r  IN105/_carry__4/CO[1]
                         net (fo=64, routed)          1.526     9.965    IN105/_carry__4_n_2
    SLICE_X1Y65          FDRE                                         r  IN105/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.599    15.022    IN105/clk100_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  IN105/Count_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.637    14.624    IN105/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  4.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RPeriod_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  RPeriod_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[18]/Q
                         net (fo=2, routed)           0.127     1.782    RPeriod_reg[18]
    SLICE_X4Y113         FDRE                                         r  RPeriod_latched_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  RPeriod_latched_reg[18]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.076     1.624    RPeriod_latched_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RPeriod_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.974%)  route 0.130ns (48.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  RPeriod_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[19]/Q
                         net (fo=2, routed)           0.130     1.785    RPeriod_reg[19]
    SLICE_X4Y113         FDRE                                         r  RPeriod_latched_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  RPeriod_latched_reg[19]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.078     1.626    RPeriod_latched_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 RPeriod_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[22]/Q
                         net (fo=2, routed)           0.127     1.782    RPeriod_reg[22]
    SLICE_X4Y114         FDRE                                         r  RPeriod_latched_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  RPeriod_latched_reg[22]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.070     1.618    RPeriod_latched_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 RPeriod_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  RPeriod_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[16]/Q
                         net (fo=2, routed)           0.133     1.788    RPeriod_reg[16]
    SLICE_X4Y113         FDRE                                         r  RPeriod_latched_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  RPeriod_latched_reg[16]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.075     1.623    RPeriod_latched_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 RPeriod_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.974%)  route 0.130ns (48.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[23]/Q
                         net (fo=2, routed)           0.130     1.785    RPeriod_reg[23]
    SLICE_X4Y114         FDRE                                         r  RPeriod_latched_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  RPeriod_latched_reg[23]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.072     1.620    RPeriod_latched_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 RPeriod_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.593     1.512    clk100_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  RPeriod_reg[30]/Q
                         net (fo=2, routed)           0.127     1.781    RPeriod_reg[30]
    SLICE_X4Y116         FDRE                                         r  RPeriod_latched_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.860     2.026    clk100_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  RPeriod_latched_reg[30]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.070     1.616    RPeriod_latched_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 RPeriod_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[26]/Q
                         net (fo=2, routed)           0.127     1.782    RPeriod_reg[26]
    SLICE_X4Y115         FDRE                                         r  RPeriod_latched_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.861     2.027    clk100_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  RPeriod_latched_reg[26]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.070     1.617    RPeriod_latched_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RPeriod_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.974%)  route 0.130ns (48.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.593     1.512    clk100_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  RPeriod_reg[31]/Q
                         net (fo=2, routed)           0.130     1.784    RPeriod_reg[31]
    SLICE_X4Y116         FDRE                                         r  RPeriod_latched_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.860     2.026    clk100_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  RPeriod_latched_reg[31]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.072     1.618    RPeriod_latched_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RPeriod_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.974%)  route 0.130ns (48.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[27]/Q
                         net (fo=2, routed)           0.130     1.785    RPeriod_reg[27]
    SLICE_X4Y115         FDRE                                         r  RPeriod_latched_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.861     2.027    clk100_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  RPeriod_latched_reg[27]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.072     1.619    RPeriod_latched_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RPeriod_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RPeriod_reg[21]/Q
                         net (fo=2, routed)           0.127     1.782    RPeriod_reg[21]
    SLICE_X4Y114         FDRE                                         r  RPeriod_latched_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.862     2.028    clk100_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  RPeriod_latched_reg[21]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.066     1.614    RPeriod_latched_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    FSM_onehot_NextState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    FSM_onehot_NextState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    FSM_onehot_NextState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y109    RPeriod_latched_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    RPeriod_latched_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    RPeriod_latched_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    RPeriod_latched_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    RPeriod_latched_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    RPeriod_latched_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    FSM_onehot_NextState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    FSM_onehot_NextState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    RPeriod_latched_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    RPeriod_latched_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    RPeriod_latched_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    RPeriod_latched_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    FSM_onehot_NextState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    FSM_onehot_NextState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    FSM_onehot_NextState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    RPeriod_latched_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109    RPeriod_latched_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    RPeriod_latched_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    RPeriod_latched_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.378ns  (logic 7.250ns (41.718%)  route 10.128ns (58.282%))
  Logic Levels:           13  (CARRY4=9 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           4.998     6.465    IN105/sw_IBUF[12]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.124     6.589 r  IN105/RInput1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.589    IN105/RInput1_carry__0_i_4_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.987 r  IN105/RInput1_carry__0/CO[3]
                         net (fo=16, routed)          1.766     8.753    IN105/RInput1
    SLICE_X2Y67          LUT6 (Prop_lut6_I3_O)        0.124     8.877 r  IN105/PWM_Pulse0_carry_i_4/O
                         net (fo=1, routed)           0.471     9.348    IN105/PWM_Pulse0_carry_i_4_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.874 r  IN105/PWM_Pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.874    IN105/PWM_Pulse0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  IN105/PWM_Pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    IN105/PWM_Pulse0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  IN105/PWM_Pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    IN105/PWM_Pulse0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  IN105/PWM_Pulse0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.216    IN105/PWM_Pulse0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  IN105/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.330    IN105/PWM_Pulse0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  IN105/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.444    IN105/PWM_Pulse0_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  IN105/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.558    IN105/PWM_Pulse0_carry__5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.715 r  IN105/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           2.893    13.608    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.770    17.378 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    17.378    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 4.387ns (46.246%)  route 5.099ns (53.754%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.362     1.818    IN106/Digit[1]
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.152     1.970 r  IN106/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.738     5.707    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.486 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.486    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.377ns (48.097%)  route 4.723ns (51.903%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.354     1.810    IN106/Digit[1]
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.152     1.962 r  IN106/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.369     5.331    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.100 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.100    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 4.135ns (45.479%)  route 4.958ns (54.521%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.362     1.818    IN106/Digit[1]
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.124     1.942 r  IN106/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.596     5.538    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.093 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.093    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.510ns  (logic 4.168ns (48.971%)  route 4.343ns (51.029%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE                         0.000     0.000 r  IN106/disp_reg[6]/C
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IN106/disp_reg[6]/Q
                         net (fo=1, routed)           4.343     4.821    disp_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.690     8.510 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.510    disp[6]
    K2                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.114ns (49.991%)  route 4.115ns (50.009%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE                         0.000     0.000 r  IN106/Digit_reg[1]/C
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[1]/Q
                         net (fo=7, routed)           1.354     1.810    IN106/Digit[1]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     1.934 r  IN106/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.761     4.695    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.229 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.229    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.092ns (52.596%)  route 3.688ns (47.404%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE                         0.000     0.000 r  IN106/disp_reg[2]/C
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/disp_reg[2]/Q
                         net (fo=1, routed)           3.688     4.206    disp_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.781 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.781    disp[2]
    T9                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.205ns (54.102%)  route 3.568ns (45.898%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE                         0.000     0.000 r  IN106/disp_reg[7]/C
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IN106/disp_reg[7]/Q
                         net (fo=1, routed)           3.568     4.046    disp_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.727     7.773 r  disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.773    disp[7]
    U13                                                               r  disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 4.363ns (56.653%)  route 3.339ns (43.347%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.462     1.918    IN106/Digit[3]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.154     2.072 r  IN106/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.876     3.949    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     7.702 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.702    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 4.073ns (53.538%)  route 3.535ns (46.462%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           1.462     1.918    IN106/Digit[3]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.124     2.042 r  IN106/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.073     4.115    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.608 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.608    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN106/Location_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[3]/C
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[3]/Q
                         net (fo=6, routed)           0.110     0.251    IN106/Location_reg[3]
    SLICE_X5Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.296 r  IN106/Location[5]_i_1/O
                         net (fo=1, routed)           0.000     0.296    IN106/p_0_in__0[5]
    SLICE_X5Y109         FDRE                                         r  IN106/Location_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[1]/Q
                         net (fo=22, routed)          0.154     0.295    IN106/Q[1]
    SLICE_X4Y109         LUT4 (Prop_lut4_I1_O)        0.045     0.340 r  IN106/Location[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    IN106/p_0_in__0[3]
    SLICE_X4Y109         FDRE                                         r  IN106/Location_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.189ns (55.030%)  route 0.154ns (44.970%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[1]/Q
                         net (fo=22, routed)          0.154     0.295    IN106/Q[1]
    SLICE_X4Y109         LUT5 (Prop_lut5_I1_O)        0.048     0.343 r  IN106/Location[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    IN106/p_0_in__0[4]
    SLICE_X4Y109         FDRE                                         r  IN106/Location_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.183ns (46.132%)  route 0.214ns (53.868%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[1]/Q
                         net (fo=22, routed)          0.214     0.355    IN106/Q[1]
    SLICE_X5Y109         LUT3 (Prop_lut3_I0_O)        0.042     0.397 r  IN106/Location[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    IN106/p_0_in__0[2]
    SLICE_X5Y109         FDRE                                         r  IN106/Location_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.537%)  route 0.214ns (53.463%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[1]/Q
                         net (fo=22, routed)          0.214     0.355    IN106/Q[1]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.045     0.400 r  IN106/Location[1]_i_1/O
                         net (fo=1, routed)           0.000     0.400    IN106/p_0_in__0[1]
    SLICE_X5Y109         FDRE                                         r  IN106/Location_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[6]/C
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[6]/Q
                         net (fo=4, routed)           0.236     0.377    IN106/Location_reg[6]
    SLICE_X4Y109         LUT3 (Prop_lut3_I1_O)        0.043     0.420 r  IN106/Location[7]_i_1/O
                         net (fo=1, routed)           0.000     0.420    IN106/p_0_in__0[7]
    SLICE_X4Y109         FDRE                                         r  IN106/Location_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[6]/C
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[6]/Q
                         net (fo=4, routed)           0.236     0.377    IN106/Location_reg[6]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  IN106/Location[6]_i_1/O
                         net (fo=1, routed)           0.000     0.422    IN106/p_0_in__0[6]
    SLICE_X4Y109         FDRE                                         r  IN106/Location_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/disp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.569%)  route 0.241ns (56.431%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IN106/Location_reg[0]/Q
                         net (fo=23, routed)          0.241     0.382    IN106/Q[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.427 r  IN106/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    IN106/disp[1]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  IN106/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/disp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.467%)  route 0.242ns (56.533%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN106/Location_reg[0]/Q
                         net (fo=23, routed)          0.242     0.383    IN106/Q[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I2_O)        0.045     0.428 r  IN106/disp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    IN106/disp[0]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  IN106/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/disp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.187ns (43.599%)  route 0.242ns (56.401%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IN106/Location_reg[0]/Q
                         net (fo=23, routed)          0.242     0.383    IN106/Q[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.046     0.429 r  IN106/disp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.429    IN106/disp[5]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  IN106/disp_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN105/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 5.698ns (55.127%)  route 4.638ns (44.873%))
  Logic Levels:           10  (CARRY4=8 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.720     5.323    IN105/clk100_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  IN105/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  IN105/Count_reg[6]/Q
                         net (fo=4, routed)           1.177     6.956    IN105/Count[6]
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.080 r  IN105/PWM_Pulse0_carry_i_3/O
                         net (fo=1, routed)           0.568     7.648    IN105/PWM_Pulse0_carry_i_3_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.155 r  IN105/PWM_Pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.155    IN105/PWM_Pulse0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  IN105/PWM_Pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    IN105/PWM_Pulse0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  IN105/PWM_Pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.383    IN105/PWM_Pulse0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  IN105/PWM_Pulse0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.497    IN105/PWM_Pulse0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  IN105/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.611    IN105/PWM_Pulse0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  IN105/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.725    IN105/PWM_Pulse0_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  IN105/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.839    IN105/PWM_Pulse0_carry__5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.996 r  IN105/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           2.893    11.889    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.770    15.659 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    15.659    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 4.040ns (68.506%)  route 1.857ns (31.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.701     5.303    clk100_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  RTrig_reg/Q
                         net (fo=1, routed)           1.857     7.679    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    11.201 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000    11.201    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.976ns (70.151%)  route 1.692ns (29.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.704     5.306    clk100_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  count_reg[19]/Q
                         net (fo=5, routed)           1.692     7.454    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.975 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000    10.975    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.061ns  (logic 0.956ns (46.383%)  route 1.105ns (53.617%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.705     5.307    m0/clk100_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  m0/uint32_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  m0/uint32_o_reg[9]/Q
                         net (fo=1, routed)           1.105     6.831    m0/data2[1]
    SLICE_X5Y112         LUT6 (Prop_lut6_I1_O)        0.299     7.130 r  m0/Digit[1]_i_2/O
                         net (fo=1, routed)           0.000     7.130    m0/Digit[1]_i_2_n_0
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I0_O)      0.238     7.368 r  m0/Digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.368    IN106/D[1]
    SLICE_X5Y112         FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.923ns  (logic 0.797ns (41.439%)  route 1.126ns (58.561%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.703     5.305    m0/clk100_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  m0/uint32_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  m0/uint32_o_reg[19]/Q
                         net (fo=1, routed)           1.126     6.888    m0/data4[3]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  m0/Digit[3]_i_4/O
                         net (fo=1, routed)           0.000     7.012    m0/Digit[3]_i_4_n_0
    SLICE_X4Y112         MUXF7 (Prop_muxf7_I1_O)      0.217     7.229 r  m0/Digit_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     7.229    IN106/D[3]
    SLICE_X4Y112         FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.904ns  (logic 0.935ns (49.109%)  route 0.969ns (50.891%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.704     5.306    m0/clk100_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  m0/uint32_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.419     5.725 r  m0/uint32_o_reg[16]/Q
                         net (fo=1, routed)           0.969     6.694    m0/data4[0]
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.299     6.993 r  m0/Digit[0]_i_3/O
                         net (fo=1, routed)           0.000     6.993    m0/Digit[0]_i_3_n_0
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  m0/Digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.210    IN106/D[0]
    SLICE_X5Y112         FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.904ns  (logic 0.797ns (41.861%)  route 1.107ns (58.139%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.703     5.305    m0/clk100_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  m0/uint32_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  m0/uint32_o_reg[18]/Q
                         net (fo=1, routed)           1.107     6.868    m0/data4[2]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  m0/Digit[2]_i_3/O
                         net (fo=1, routed)           0.000     6.992    m0/Digit[2]_i_3_n_0
    SLICE_X5Y113         MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  m0/Digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.209    IN106/D[2]
    SLICE_X5Y113         FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/uint32_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.248ns (72.267%)  route 0.095ns (27.733%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.593     1.512    m0/clk100_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  m0/uint32_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  m0/uint32_o_reg[14]/Q
                         net (fo=1, routed)           0.095     1.749    m0/data3[2]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  m0/Digit[2]_i_2/O
                         net (fo=1, routed)           0.000     1.794    m0/Digit[2]_i_2_n_0
    SLICE_X5Y113         MUXF7 (Prop_muxf7_I0_O)      0.062     1.856 r  m0/Digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    IN106/D[2]
    SLICE_X5Y113         FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.248ns (72.267%)  route 0.095ns (27.733%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    m0/clk100_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  m0/uint32_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  m0/uint32_o_reg[12]/Q
                         net (fo=1, routed)           0.095     1.750    m0/data3[0]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  m0/Digit[0]_i_2/O
                         net (fo=1, routed)           0.000     1.795    m0/Digit[0]_i_2_n_0
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I0_O)      0.062     1.857 r  m0/Digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    IN106/D[0]
    SLICE_X5Y112         FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.257ns (72.926%)  route 0.095ns (27.074%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.595     1.514    m0/clk100_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  m0/uint32_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m0/uint32_o_reg[1]/Q
                         net (fo=1, routed)           0.095     1.751    m0/uint32_o_reg_n_0_[1]
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  m0/Digit[1]_i_2/O
                         net (fo=1, routed)           0.000     1.796    m0/Digit[1]_i_2_n_0
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I0_O)      0.071     1.867 r  m0/Digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    IN106/D[1]
    SLICE_X5Y112         FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/uint32_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.248ns (57.640%)  route 0.182ns (42.360%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.595     1.514    m0/clk100_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  m0/uint32_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m0/uint32_o_reg[3]/Q
                         net (fo=1, routed)           0.182     1.838    m0/uint32_o_reg_n_0_[3]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  m0/Digit[3]_i_3/O
                         net (fo=1, routed)           0.000     1.883    m0/Digit[3]_i_3_n_0
    SLICE_X4Y112         MUXF7 (Prop_muxf7_I0_O)      0.062     1.945 r  m0/Digit_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.945    IN106/D[3]
    SLICE_X4Y112         FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.362ns (79.195%)  route 0.358ns (20.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    clk100_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[19]/Q
                         net (fo=5, routed)           0.358     2.012    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.234 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000     3.234    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.387ns (77.819%)  route 0.395ns (22.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.593     1.512    clk100_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  RTrig_reg/Q
                         net (fo=1, routed)           0.395     2.072    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.295 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000     3.295    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN105/Count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.796ns (64.647%)  route 0.982ns (35.353%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.594     1.513    IN105/clk100_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IN105/Count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  IN105/Count_reg[36]/Q
                         net (fo=3, routed)           0.117     1.772    IN105/Count[36]
    SLICE_X3Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  IN105/PWM_Pulse0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     1.817    IN105/PWM_Pulse0_carry__3_i_4_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.969 r  IN105/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    IN105/PWM_Pulse0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  IN105/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.008    IN105/PWM_Pulse0_carry__4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.047 r  IN105/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.047    IN105/PWM_Pulse0_carry__5_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.092 r  IN105/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           0.865     2.956    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.335     4.291 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     4.291    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.607ns (33.105%)  route 3.247ns (66.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.835     4.854    RPeriod
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.587     5.009    clk100_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[4]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.607ns (33.105%)  route 3.247ns (66.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.835     4.854    RPeriod
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.587     5.009    clk100_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[5]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.607ns (33.105%)  route 3.247ns (66.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.835     4.854    RPeriod
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.587     5.009    clk100_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[6]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.607ns (33.105%)  route 3.247ns (66.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.835     4.854    RPeriod
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.587     5.009    clk100_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  RPeriod_reg[7]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.607ns (34.088%)  route 3.107ns (65.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.695     4.714    RPeriod
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.586     5.008    clk100_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[10]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.607ns (34.088%)  route 3.107ns (65.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.695     4.714    RPeriod
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.586     5.008    clk100_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[11]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.607ns (34.088%)  route 3.107ns (65.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.695     4.714    RPeriod
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.586     5.008    clk100_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[8]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.607ns (34.088%)  route 3.107ns (65.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.695     4.714    RPeriod
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.586     5.008    clk100_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  RPeriod_reg[9]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.607ns (34.184%)  route 3.094ns (65.816%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.682     4.701    RPeriod
    SLICE_X1Y112         FDRE                                         r  RPeriod_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  RPeriod_reg[12]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.607ns (34.184%)  route 3.094ns (65.816%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.412     3.895    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124     4.019 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.682     4.701    RPeriod
    SLICE_X1Y112         FDRE                                         r  RPeriod_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.585     5.007    clk100_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  RPeriod_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.296ns (21.205%)  route 1.099ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.145     1.394    RPeriod
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.865     2.030    clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[24]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.296ns (21.205%)  route 1.099ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.145     1.394    RPeriod
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.865     2.030    clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[25]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.296ns (21.205%)  route 1.099ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.145     1.394    RPeriod
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.865     2.030    clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[26]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.296ns (21.205%)  route 1.099ns (78.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.145     1.394    RPeriod
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.865     2.030    clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  RPeriod_reg[27]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.296ns (20.676%)  route 1.134ns (79.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.181     1.430    RPeriod
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.864     2.029    clk100_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[28]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.296ns (20.676%)  route 1.134ns (79.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.181     1.430    RPeriod
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.864     2.029    clk100_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[29]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.296ns (20.676%)  route 1.134ns (79.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.181     1.430    RPeriod
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.864     2.029    clk100_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[30]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.296ns (20.676%)  route 1.134ns (79.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.181     1.430    RPeriod
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.864     2.029    clk100_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  RPeriod_reg[31]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.296ns (20.431%)  route 1.152ns (79.569%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.198     1.447    RPeriod
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.866     2.031    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[20]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.296ns (20.431%)  route 1.152ns (79.569%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.204    Echo_IBUF
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  RPeriod[0]_i_1/O
                         net (fo=32, routed)          0.198     1.447    RPeriod
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.866     2.031    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  RPeriod_reg[21]/C





