Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot restore_rooter_test_behav xil_defaultlib.restore_rooter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'r' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.srcs/sim_1/new/restore_rooter_test.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.noRestore_root
Compiling module xil_defaultlib.restore_rooter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot restore_rooter_test_behav
