`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/31/2017 07:19:25 PM
// Design Name: 
// Module Name: block0_15
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module W0_15(output wire [31:0]w0,
             output wire [31:0]w1,
             output wire [31:0]w2,
             output wire [31:0]w3,
             output wire [31:0]w4,
             output wire [31:0]w5,
             output wire [31:0]w6,
             output wire [31:0]w7,
             output wire [31:0]w8,
             output wire [31:0]w9,
             output wire [31:0]w10,
             output wire [31:0]w11,
             output wire [31:0]w12,
             output wire [31:0]w13,
             output wire [31:0]w14,
             output wire [31:0]w15   
);
assign w0 = 32'h61626380;
assign w1 = 32'h0;
assign w2 = 32'h0;
assign w3 = 32'h0;
assign w4 = 32'h0;
assign w5 = 32'h0;
assign w6 = 32'h0;
assign w7 = 32'h0;
assign w8 = 32'h0;
assign w9 = 32'h0;
assign w10 = 32'h0;
assign w11 = 32'h0;
assign w12 = 32'h0;
assign w13 = 32'h0;
assign w14 = 32'h0;
assign w15 = 32'h18;

endmodule
