<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Python-on-a-chip: src/platform/pic24/common/pic24_configbits.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_ff1f71d793b0515fd7dbd2b1cc3fec2f.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_2c625301b0ca3cea9e351d6d9d508db6.html">platform</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c9bf31d8fd1519586bf3b2a638186d26.html">pic24</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_9c17c7b69ed2a6918c13a936796c722f.html">common</a>
  </div>
</div>
<div class="contents">
<h1>pic24_configbits.c File Reference</h1><code>#include &quot;<a class="el" href="pic24__all_8h_source.html">pic24_all.h</a>&quot;</code><br>

<p>
<a href="pic24__configbits_8c_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">PIC24H configuration bits</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#d8a0c0f02ecd4ef3fe044416c599e26e">_FBS</a> (BWRP_WRPROTECT_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#32e6e7a20e99a43bea5ab6a18435d1f6">_FGS</a> (GSS_OFF &amp;GCP_OFF &amp;GWRP_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#bdfea1dab2bccfebbaa1a9287d77330f">_FOSCSEL</a> (FNOSC_FRC &amp;IESO_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#fcccbe9e21127b58609c7a1f60d4f617">_FOSC</a> (FCKSM_CSECMD &amp;IOL1WAY_OFF &amp;OSCIOFNC_ON &amp;POSCMD_SEL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#e06ec974340b75eb61e81f8c4c440008">_FWDT</a> (FWDTEN_OFF &amp;WINDIS_OFF &amp;WDTPRE_PR128 &amp;WDTPOST_PS512)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#936ce224e2e813af5eb6a9efe3f12a35">_FPOR</a> (FPWRT_PWR16 &amp;ALTI2C_OFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#061a6bb0a4fe64995536fc7d5beb2774">_FICD</a> (JTAGEN_OFF &amp;ICS_PGD1)</td></tr>

<tr><td colspan="2"><div class="groupHeader">PIC24F configuration bits</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#ca1b6503416384b6c8cda2afdb268eb4">_CONFIG1</a> (JTAGEN_OFF &amp;GCP_OFF &amp;GWRP_OFF &amp;BKBUG_OFF &amp;COE_OFF &amp;ICS_PGx1 &amp;FWDTEN_OFF &amp;WINDIS_OFF &amp;FWPSA_PR128 &amp;WDTPS_PS512)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="pic24__configbits_8c.html#bce8eb49186f79a4ce0b023b9e1d5b5a">_CONFIG2</a> (IESO_OFF &amp;FNOSC_FRC &amp;FCKSM_CSECMD &amp;OSCIOFNC_ON &amp;IOL1WAY_OFF &amp;POSCMD_SEL)</td></tr>

</table>
<hr><h2>Detailed Description</h2>
This file contains configuration bit settings. Important points on the syntax used:<ul>
<li>The "functions" below are actually macros which set these configuration bits. For more details, see the chip-specific include file, such as <code>p24HJ12GP201.h</code> in <code>C:\Program Files\Microchip\MPLAB C30\support\h</code>, which contain macros (starting on line 2843) to ease setting configuration bits.</li><li>Instead of ORing bits, AND them: use for example <code>GSS_OFF &amp; GCP_OFF</code>, NOT <code>GSS_OFF | GCP_OFF</code>.</li><li>Only one invocation of each config register should appear in a project, at the top of a C source file (outside of any function).</li><li>All possible configuration options are listed; the option currently in use is indicated by an arrow <code>--&gt;</code> next to the setting.</li><li>This file contains configuration settings for some of the PIC24 family of chips. To change or add support for a new chip, examine the include-file documentation and read the FRM documentation on config bits plus the chip-specific documentation on config bits.</li></ul>
<p>
Note on clock choice: The processor is configured to always start up with the FRC, rather than what it will use after clock configuration. This guarantees a working clock at power-up, which can then be changed by the bootloader / user code / etc. 
<p>Definition in file <a class="el" href="pic24__configbits_8c_source.html">pic24_configbits.c</a>.</p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="ca1b6503416384b6c8cda2afdb268eb4"></a><!-- doxytag: member="pic24_configbits.c::_CONFIG1" ref="ca1b6503416384b6c8cda2afdb268eb4" args="(JTAGEN_OFF &amp;GCP_OFF &amp;GWRP_OFF &amp;BKBUG_OFF &amp;COE_OFF &amp;ICS_PGx1 &amp;FWDTEN_OFF &amp;WINDIS_OFF &amp;FWPSA_PR128 &amp;WDTPS_PS512)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_CONFIG1           </td>
          <td>(</td>
          <td class="paramtype">JTAGEN_OFF &amp;GCP_OFF &amp;GWRP_OFF &amp;BKBUG_OFF &amp;COE_OFF &amp;ICS_PGx1 &amp;FWDTEN_OFF &amp;WINDIS_OFF &amp;FWPSA_PR128 &amp;&nbsp;</td>
          <td class="paramname"> <em>WDTPS_PS512</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register CONFIG1 <div class="fragment"><pre class="fragment">   JTAG:
  --&gt;JTAGEN_OFF           Disabled
     JTAGEN_ON            Enabled

   Code Protect:
     GCP_ON               Enabled
  --&gt;GCP_OFF              Disabled

   Write Protect:
     GWRP_ON              Enabled
  --&gt;GWRP_OFF             Disabled

   Background Debugger:
     BKBUG_ON             Enabled
  --&gt;BKBUG_OFF            Disabled

   Clip-on Emulation mode:
     COE_ON               Enabled
  --&gt;COE_OFF              Disabled

   ICD pins select:
     ICS_PGx3             EMUC/EMUD share PGC3/PGD3
     ICS_PGx2             EMUC/EMUD share PGC2/PGD2
  --&gt;ICS_PGx1             EMUC/EMUD share PGC1/PGD1

   Watchdog Timer:
  --&gt;FWDTEN_OFF           Disabled
     FWDTEN_ON            Enabled

   Windowed WDT:
     WINDIS_ON            Enabled
  --&gt;WINDIS_OFF           Disabled

   Watchdog prescaler:
     FWPSA_PR32           1:32
  --&gt;FWPSA_PR128          1:128

   Watchdog postscale:
     WDTPS_PS1            1:1
     WDTPS_PS2            1:2
     WDTPS_PS4            1:4
     WDTPS_PS8            1:8
     WDTPS_PS16           1:16
     WDTPS_PS32           1:32
     WDTPS_PS64           1:64
     WDTPS_PS128          1:128
     WDTPS_PS256          1:256
  --&gt;WDTPS_PS512          1:512
     WDTPS_PS1024         1:1,024
     WDTPS_PS2048         1:2,048
     WDTPS_PS4096         1:4,096
     WDTPS_PS8192         1:8,192
     WDTPS_PS16384        1:16,384
     WDTPS_PS32768        1:32,768
      128*512 = 65536 ~ 0.5 Hz ~ 2 secs (WDT is ~ 31 KHz)
</pre></div> 
</div>
</div><p>
<a class="anchor" name="bce8eb49186f79a4ce0b023b9e1d5b5a"></a><!-- doxytag: member="pic24_configbits.c::_CONFIG2" ref="bce8eb49186f79a4ce0b023b9e1d5b5a" args="(IESO_OFF &amp;FNOSC_FRC &amp;FCKSM_CSECMD &amp;OSCIOFNC_ON &amp;IOL1WAY_OFF &amp;POSCMD_SEL)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_CONFIG2           </td>
          <td>(</td>
          <td class="paramtype">IESO_OFF &amp;FNOSC_FRC &amp;FCKSM_CSECMD &amp;OSCIOFNC_ON &amp;IOL1WAY_OFF &amp;&nbsp;</td>
          <td class="paramname"> <em>POSCMD_SEL</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register CONFIG2 <div class="fragment"><pre class="fragment">   Two Speed Start-up:
  --&gt;IESO_OFF             Disabled
     IESO_ON              Enabled

   Secondary Oscillator:
     SOSCSEL_LPSOSC       Low Power Secondary Oscillator
     SOSCSEL_SOSC         Default Secondary Oscillator

   Voltage Regulator Standby-mode Wake-up Timer:
     WUTSEL_FST           Fast Wake-up timer selected
     WUTSEL_LEG           Legacy Wake-up timer selected

   Oscillator Selection:
  --&gt;FNOSC_FRC            Fast RC oscillator
     FNOSC_FRCPLL         Fast RC oscillator w/ divide and PLL
     FNOSC_PRI            Primary oscillator (XT, HS, EC)
     FNOSC_PRIPLL         Primary oscillator (XT, HS, EC) w/ PLL
     FNOSC_SOSC           Secondary oscillator
     FNOSC_LPRC           Low power RC oscillator
     FNOSC_FRCDIV         Fast RC oscillator with divide

   Clock switching and clock monitor:
     FCKSM_CSECME         Both enabled
  --&gt;FCKSM_CSECMD         Only clock switching enabled
     FCKSM_CSDCMD         Both disabled

   OSCO/RC15 function:
  --&gt;OSCIOFNC_ON          RC15
     OSCIOFNC_OFF         OSCO or Fosc/2

   RP Register Protection:
  --&gt;IOL1WAY_OFF          Unlimited Writes To RP Registers
     IOL1WAY_ON           Write RP Registers Once

   I2C1 pins Select:
     I2C1SEL_SEC          Use Secondary I2C1 pins
  --&gt;I2C1SEL_PRI          Use Primary I2C1 pins

   Oscillator Selection:
     Taken from <a class="code" href="pic24__clockfreq_8h.html#e88e4fd6fa9afb924690935d4092baaf">POSCMD_SEL</a>
</pre></div> 
</div>
</div><p>
<a class="anchor" name="d8a0c0f02ecd4ef3fe044416c599e26e"></a><!-- doxytag: member="pic24_configbits.c::_FBS" ref="d8a0c0f02ecd4ef3fe044416c599e26e" args="(BWRP_WRPROTECT_OFF)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FBS           </td>
          <td>(</td>
          <td class="paramtype">BWRP_WRPROTECT_OFF&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FBS: Boot Code Segment Configuration Register <div class="fragment"><pre class="fragment">   Boot Segment Program Memory:
     BSS_HIGH_LARGE_BOOT_CODE  High Security Lar Boot Flash
     BSS_LARGE_FLASH_HIGH      High Security Lar Boot Flash
     BSS_HIGH_MEDIUM_BOOT_CODE High Security Med Boot Flash
     BSS_MEDIUM_FLASH_HIGH     High Security Med Boot Flash
     BSS_HIGH_SMALL_BOOT_CODE  High Security Small Boot Flash
     BSS_SMALL_FLASH_HIGH      High Security Small Boot Flash
     BSS_LARGE_FLASH_STD       Standard Security Lar Boot Flash
     BSS_STRD_LARGE_BOOT_CODE  Standard Security Lar Boot Flash
     BSS_MEDIUM_FLASH_STD      Standard Security Med Boot Flash
     BSS_STRD_MEDIUM_BOOT_CODE Standard Security Med Boot Flash
     BSS_SMALL_FLASH_STD       Standard Security Small Boot Flash
     BSS_STRD_SMALL_BOOT_CODE  Standard Security Small Boot Flash
     BSS_NO_BOOT_CODE          No Boot Segment Program Memory
     BSS_NO_FLASH              No Boot Segment Program Memory

    Write Protect :
     BWRP_WRPROTECT_ON     Enabled
  --&gt;BWRP_WRPROTECT_OFF    Disabled
      Note: since <span class="keyword">this</span> is off, size bits above don<span class="stringliteral">'t matter.</span>
</pre></div> 
</div>
</div><p>
<a class="anchor" name="32e6e7a20e99a43bea5ab6a18435d1f6"></a><!-- doxytag: member="pic24_configbits.c::_FGS" ref="32e6e7a20e99a43bea5ab6a18435d1f6" args="(GSS_OFF &amp;GCP_OFF &amp;GWRP_OFF)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FGS           </td>
          <td>(</td>
          <td class="paramtype">GSS_OFF &amp;GCP_OFF &amp;&nbsp;</td>
          <td class="paramname"> <em>GWRP_OFF</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FGS: General Code Segment Configuration Register <div class="fragment"><pre class="fragment">   Code Protect:
     GSS_HIGH              high security protect on
     GSS_STD               standard security code protect on
  --&gt;GSS_OFF              code protect off

   Code Protect:
     GCP_ON               Enabled
  --&gt;GCP_OFF              Disabled
     These bits aren<span class="stringliteral">'t mentioned in the manuals!</span>
<span class="stringliteral">     Probably a typo in the .h file.</span>
<span class="stringliteral"></span>
<span class="stringliteral">   Write Protect:</span>
<span class="stringliteral">     GWRP_ON              Enabled</span>
<span class="stringliteral">  --&gt;GWRP_OFF             Disabled</span>
</pre></div> 
</div>
</div><p>
<a class="anchor" name="061a6bb0a4fe64995536fc7d5beb2774"></a><!-- doxytag: member="pic24_configbits.c::_FICD" ref="061a6bb0a4fe64995536fc7d5beb2774" args="(JTAGEN_OFF &amp;ICS_PGD1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FICD           </td>
          <td>(</td>
          <td class="paramtype">JTAGEN_OFF &amp;&nbsp;</td>
          <td class="paramname"> <em>ICS_PGD1</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FICD: the debugger configuration word. <div class="fragment"><pre class="fragment">   JTAG Enable Bit:
  --&gt;JTAGEN_OFF           JTAG is disabled
     JTAGEN_ON            JTAG is enabled
       The one important thing in <span class="keyword">this</span>
       field <span class="keywordflow">for</span> normal use is to disable the JTAG mode. If you <span class="keywordflow">do</span> not
       disable the JTAG mode, then the TDI, TMS, TDO, TCK pins are
       not usable which severly limits the GP202/GP201 processors.

   ICD communication channel select bits:
     ICS_NONE             Reserved
     ICS_PGD3             communicate on PGC3/EMUC3 and PGD3/EMUD3
     ICS_PGD2             communicate on PGC2/EMUC2 and PGD2/EMUD2
  --&gt;ICS_PGD1             communicate on PGC1/EMUC1 and PGD1/EMUD1
</pre></div> 
</div>
</div><p>
<a class="anchor" name="fcccbe9e21127b58609c7a1f60d4f617"></a><!-- doxytag: member="pic24_configbits.c::_FOSC" ref="fcccbe9e21127b58609c7a1f60d4f617" args="(FCKSM_CSECMD &amp;IOL1WAY_OFF &amp;OSCIOFNC_ON &amp;POSCMD_SEL)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FOSC           </td>
          <td>(</td>
          <td class="paramtype">FCKSM_CSECMD &amp;IOL1WAY_OFF &amp;OSCIOFNC_ON &amp;&nbsp;</td>
          <td class="paramname"> <em>POSCMD_SEL</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FOSC: Oscillator Configuration Register <div class="fragment"><pre class="fragment">   Clock switching and clock monitor:
     FCKSM_CSECME         Both enabled
  --&gt;FCKSM_CSECMD         Only clock switching enabled
     FCKSM_CSDCMD         Both disabled
      Clock switching must be enabled to allow a <span class="keywordflow">switch</span>
      up to the PLL.

   Single configuration <span class="keywordflow">for</span> remappable I/O:
  --&gt;IOL1WAY_OFF          Disabled
     IOL1WAY_ON           Enabled

   OSC2 Pin function:
  --&gt;OSCIOFNC_ON          Digital I/O
     OSCIOFNC_OFF         OSC2 is clock O/P
      Note: <span class="keyword">this</span> frees up OSC1 <span class="keywordflow">for</span> digitial I/O when
      not in HS or XT modes (per <a class="code" href="pic24__clockfreq_8h.html#e88e4fd6fa9afb924690935d4092baaf">POSCMD_SEL</a>).

   Oscillator Selection:
     Taken from <a class="code" href="pic24__clockfreq_8h.html#e88e4fd6fa9afb924690935d4092baaf">POSCMD_SEL</a>
</pre></div> 
</div>
</div><p>
<a class="anchor" name="bdfea1dab2bccfebbaa1a9287d77330f"></a><!-- doxytag: member="pic24_configbits.c::_FOSCSEL" ref="bdfea1dab2bccfebbaa1a9287d77330f" args="(FNOSC_FRC &amp;IESO_OFF)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FOSCSEL           </td>
          <td>(</td>
          <td class="paramtype">FNOSC_FRC &amp;&nbsp;</td>
          <td class="paramname"> <em>IESO_OFF</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FOSCSEL: Oscillator Source Selection Register <div class="fragment"><pre class="fragment">   Oscillator Source Selection:
  --&gt;FNOSC_FRC            Fast RC oscillator
     FNOSC_FRCPLL         Fast RC oscillator w/ divide and PLL
     FNOSC_PRI            Primary oscillator (XT, HS, EC)
     FNOSC_PRIPLL         Primary oscillator (XT, HS, EC) w/ PLL
     FNOSC_SOSC           Secondary oscillator
     FNOSC_LPRC           Low power RC oscillator
     FNOSC_FRCDIV16       Fast RC oscillator w/ divide by 16
     FNOSC_LPRCDIVN        Low power Fast RC oscillator w/divide by N

   Two-speed Oscillator Startup :
     IESO_ON              Enabled
  --&gt;IESO_OFF             Disabled
</pre></div> 
</div>
</div><p>
<a class="anchor" name="936ce224e2e813af5eb6a9efe3f12a35"></a><!-- doxytag: member="pic24_configbits.c::_FPOR" ref="936ce224e2e813af5eb6a9efe3f12a35" args="(FPWRT_PWR16 &amp;ALTI2C_OFF)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FPOR           </td>
          <td>(</td>
          <td class="paramtype">FPWRT_PWR16 &amp;&nbsp;</td>
          <td class="paramname"> <em>ALTI2C_OFF</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FPOR: POR Configuration Register <div class="fragment"><pre class="fragment">   Power-on Reset Value:
     FPWRT_PWR1           Disabled
     FPWRT_PWR2           2ms
     FPWRT_PWR4           4ms
     FPWRT_PWR8           8ms
  --&gt;FPWRT_PWR16          16ms
     FPWRT_PWR32          32ms
     FPWRT_PWR64          64ms
     FPWRT_PWR128         128ms

   Aletrnate I2C Pins:
     ALTI2C_ON            I2C mapped to ASDA1/ASCL1
  --&gt;ALTI2C_OFF           I2C mapped to SDA1/SCL1
</pre></div> 
</div>
</div><p>
<a class="anchor" name="e06ec974340b75eb61e81f8c4c440008"></a><!-- doxytag: member="pic24_configbits.c::_FWDT" ref="e06ec974340b75eb61e81f8c4c440008" args="(FWDTEN_OFF &amp;WINDIS_OFF &amp;WDTPRE_PR128 &amp;WDTPOST_PS512)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_FWDT           </td>
          <td>(</td>
          <td class="paramtype">FWDTEN_OFF &amp;WINDIS_OFF &amp;WDTPRE_PR128 &amp;&nbsp;</td>
          <td class="paramname"> <em>WDTPOST_PS512</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FWDT: Watchdog Timer Configuration Register <div class="fragment"><pre class="fragment">   Watchdog Timer:
  --&gt;FWDTEN_OFF           Disabled
     FWDTEN_ON            Enabled

   Windowed WDT:
     WINDIS_ON            Enabled
  --&gt;WINDIS_OFF           Disabled

   Watchdog prescaler:
     WDTPRE_PR32          1:32
  --&gt;WDTPRE_PR128         1:128

   Watchdog postscaler:
     WDTPOST_PS1          1:1
     WDTPOST_PS2          1:2
     WDTPOST_PS4          1:4
     WDTPOST_PS8          1:8
     WDTPOST_PS16         1:16
     WDTPOST_PS32         1:32
     WDTPOST_PS64         1:64
     WDTPOST_PS128        1:128
     WDTPOST_PS256        1:256
  --&gt;WDTPOST_PS512        1:512
     WDTPOST_PS1024       1:1,024
     WDTPOST_PS2048       1:2,048
     WDTPOST_PS4096       1:4,096
     WDTPOST_PS8192       1:8,192
     WDTPOST_PS16384      1:16,384
     WDTPOST_PS32768      1:32,768
      128*512 = 65536 ~ 0.5 Hz ~ 2 secs (WDT is ~ 32 KHz)
</pre></div> 
</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Oct 18 07:40:48 2010 for Python-on-a-chip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
