arch	circuit	vpr_status	min_chan_width	chipSize	logicarea	routingarea	critical_path_delay	fmax	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	placementwl	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_blocks	num_clb	num_io	num_outputs	num_memories	num_mult	error
k6_frac_N10_mem32K_40nm.xml	blob_merge.v	success	74	28	2.92644e+07	6.43262e+06	10.3363	96.7469	11.97	8.45	104.24	2.38	k6_frac_N10_mem32K_40nm.xml	boundtop.v	success	60	18	1.31053e+07	2.29589e+06	6.50695	153.682	4.49	4.39	12.65	0.73	k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	success	50	8	2.54208e+06	410470.	3.95171	253.055	0.54	0.57	1.31	0.12	k6_frac_N10_mem32K_40nm.xml	diffeq1.v	success	52	14	3.92018e+06	1.18485e+06	24.6938	40.496	0.51	1.18	18.54	0.95	k6_frac_N10_mem32K_40nm.xml	mkPktMerge.v	success	46	26	9.02841e+06	3.35615e+06	4.57233	218.707	0.49	3.12	35.46	2.07	k6_frac_N10_mem32K_40nm.xml	mkSMAdapter4B.v	success	56	18	1.16325e+07	2.03551e+06	5.64516	177.143	3.49	3.16	26.28	0.82	k6_frac_N10_mem32K_40nm.xml	or1200.v	success	74	25	1.53428e+07	5.18679e+06	13.3385	74.9708	5.61	6.27	173.58	3.89	k6_frac_N10_mem32K_40nm.xml	raygentop.v	success	68	17	1.26437e+07	2.23635e+06	5.65139	176.948	4.87	3.43	17.4	1.31	k6_frac_N10_mem32K_40nm.xml	sha.v	success	50	17	1.12638e+07	1.70826e+06	13.6379	73.3252	6.57	2.58	15.49	0.49	k6_frac_N10_mem32K_40nm.xml	stereovision0.v	success	60	35	4.87746e+07	8.43139e+06	4.98874	200.451	21.17	14.86	134.2	2.13	