# Verilog Workplace

## Build

1. Move `Top.v` and UCF file out to the same directory as this readme
1. copy all files and directories at the same directory as this readme to the project folder
1. Load to the board

## Test by IVerilog

1. Move file `COMPONENT_tb.v` to this directory;
1. Run `make aCOMPONENT_tb.v`.

## License

EVERYTHING UNDER THE SAME DIRECTORY IS OWNED BY 3170106317 AND IS PRIVATE, AND SHALL NOT BE RE-DISTRIBUTED.

## Tutorial

- <https://www.fpga4student.com/>
- blocking vs non-blocking - <https://youtu.be/kwgvU2MIq1I>
