Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 866938f3a6334b54a6d3dfa34c2f7941 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot timeed_behav xil_defaultlib.timeed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port tiempo [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sim_1/new/time.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/edgeD.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/edgeD.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/countUD4L.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/countUD4L.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/countUD4L.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R [C:/Users/ghchen/Desktop/lab5/project_2/project_2.srcs/sources_1/imports/Desktop/countUD4L.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.random
Compiling module xil_defaultlib.edgeD
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.fuckingTIME
Compiling module xil_defaultlib.timeed
Compiling module xil_defaultlib.glbl
Built simulation snapshot timeed_behav
