MIF/HEX Update report for top
Tue Feb 26 20:56:35 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. MIF/HEX Update Summary
  3. MIF/HEX Update Processed Files
  4. MIF/HEX Update Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; MIF/HEX Update Summary                                        ;
+-----------------------+---------------------------------------+
; MIF/HEX Update Status ; Successful - Tue Feb 26 20:56:35 2019 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; top                                   ;
; Family                ; Stratix V                             ;
; Device                ; 5SGXEA7N2F45C2                        ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; MIF/HEX Update Processed Files                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/pll_rom.hex                                                             ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/sys_description.hex                                                     ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex        ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex      ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex        ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex      ;
; /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------+
; MIF/HEX Update Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime MIF/HEX Update
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Tue Feb 26 20:55:57 2019
Info: Command: quartus_cdb top -c top --update_mif
Info: Using INI file /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (39023): Can't find Memory Initialization File db/reconfig_map_0.mif -- skipped updates for this file
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (17) in the Memory Initialization File "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/sys_description.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/pll_rom.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/pll_rom.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/sys_description.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/sys_description.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex Line: 0
    Info (39025): Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex Line: 0
Info: Quartus Prime MIF/HEX Update was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2475 megabytes
    Info: Processing ended: Tue Feb 26 20:56:37 2019
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:40


