{"vcs1":{"timestamp_begin":1747329860.288870129, "rt":10.68, "ut":10.68, "st":0.66}}
{"vcselab":{"timestamp_begin":1747329871.051822253, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747329871.485427269, "rt":0.43, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747329859.661363779}
{"VCS_COMP_START_TIME": 1747329859.661363779}
{"VCS_COMP_END_TIME": 1747329872.059162418}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486032}}
{"vcselab": {"peak_mem": 183884}}
