INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:44:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 buffer20/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.299ns (24.271%)  route 4.053ns (75.729%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1792, unset)         0.508     0.508    buffer20/clk
                         FDSE                                         r  buffer20/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer20/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi0/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 f  cmpi0/result0_carry/CO[3]
                         net (fo=36, unplaced)        0.662     2.315    buffer15/control/CO[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.358 f  buffer15/control/out0_valid_INST_0_i_2/O
                         net (fo=18, unplaced)        0.279     2.637    buffer15/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     2.680 f  buffer15/control/dataReg[4]_i_3__0/O
                         net (fo=5, unplaced)         0.405     3.085    control_merge0/tehb/control/transmitValue_reg_8
                         LUT6 (Prop_lut6_I0_O)        0.043     3.128 r  control_merge0/tehb/control/dataReg[4]_i_2__5/O
                         net (fo=10, unplaced)        0.265     3.393    control_merge0/tehb/control/transmitValue_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.436 f  control_merge0/tehb/control/fullReg_i_2__7/O
                         net (fo=13, unplaced)        0.294     3.730    fork1/control/generateBlocks[0].regblock/dataReg_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.047     3.777 f  fork1/control/generateBlocks[0].regblock/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, unplaced)        0.314     4.091    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_valid_3_q_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.043     4.134 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3__0/O
                         net (fo=1, unplaced)         0.459     4.593    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.838 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.845    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.999 f  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[3]
                         net (fo=2, unplaced)         0.467     5.466    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_4
                         LUT5 (Prop_lut5_I3_O)        0.120     5.586 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_2_q[4]_i_1/O
                         net (fo=5, unplaced)         0.274     5.860    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_2
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1792, unset)         0.483     9.683    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  3.595    




