Analysis & Synthesis report for RV32I
Fri Feb  4 17:27:23 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4
 16. Parameter Settings for Inferred Entity Instance: RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0
 17. Parameter Settings for Inferred Entity Instance: execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0
 18. altshift_taps Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|mux_2to1_stall:mux_2to1_stall_1"
 20. Port Connectivity Checks: "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1"
 21. Port Connectivity Checks: "wb_stage:wb_stage_1|mux_4to1:mux_4to1_1"
 22. Port Connectivity Checks: "execute_stage:execute_stage_1|mux_4to1:forward_B_mux"
 23. Port Connectivity Checks: "execute_stage:execute_stage_1|mux_4to1:forward_A_mux"
 24. Port Connectivity Checks: "decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs2_forwarding"
 25. Port Connectivity Checks: "decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs1_forwarding"
 26. Port Connectivity Checks: "decode_stage:decode_stage_1|reg_file:register_file|reg:x0"
 27. Port Connectivity Checks: "decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb  4 17:27:23 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; RV32I                                       ;
; Top-level Entity Name              ; RV32I                                       ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 3,518                                       ;
;     Total combinational functions  ; 2,347                                       ;
;     Dedicated logic registers      ; 1,405                                       ;
; Total registers                    ; 1405                                        ;
; Total pins                         ; 132                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 93                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; RV32I              ; RV32I              ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.5%      ;
;     Processor 4            ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../hdl/src/branch_forwarding_unit.vhd ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd          ;         ;
; ../hdl/src/wb_stage.vhd               ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd                        ;         ;
; ../hdl/src/unary_AND.vhd              ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd                       ;         ;
; ../hdl/src/RV32I_control.vhd          ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd                   ;         ;
; ../hdl/src/RV32I.vhd                  ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd                           ;         ;
; ../hdl/src/reg_file.vhd               ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd                        ;         ;
; ../hdl/src/reg.vhd                    ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd                             ;         ;
; ../hdl/src/param_pkg.vhd              ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd                       ;         ;
; ../hdl/src/mux_32to1.vhd              ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd                       ;         ;
; ../hdl/src/mux_4to1.vhd               ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd                        ;         ;
; ../hdl/src/mux_2to1_stall.vhd         ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd                  ;         ;
; ../hdl/src/mux_2to1_bit.vhd           ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd                    ;         ;
; ../hdl/src/mux_2to1.vhd               ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd                        ;         ;
; ../hdl/src/mem_stage_control.vhd      ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd               ;         ;
; ../hdl/src/mem_stage.vhd              ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd                       ;         ;
; ../hdl/src/immediate_generator.vhd    ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd             ;         ;
; ../hdl/src/hazard_unit.vhd            ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd                     ;         ;
; ../hdl/src/forwarding_unit.vhd        ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd                 ;         ;
; ../hdl/src/fetch_stage.vhd            ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd                     ;         ;
; ../hdl/src/execute_stage_control.vhd  ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd           ;         ;
; ../hdl/src/execute_stage.vhd          ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd                   ;         ;
; ../hdl/src/equality_checker.vhd       ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd                ;         ;
; ../hdl/src/decode_stage_control.vhd   ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd            ;         ;
; ../hdl/src/decode_stage.vhd           ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd                    ;         ;
; ../hdl/src/dec_5to32.vhd              ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd                       ;         ;
; ../hdl/src/control.vhd                ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd                         ;         ;
; ../hdl/src/barrel_shifter.vhd         ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd                  ;         ;
; ../hdl/src/alu_control.vhd            ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd                     ;         ;
; ../hdl/src/alu.vhd                    ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd                             ;         ;
; ../hdl/src/add_sub.vhd                ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd                         ;         ;
; ../hdl/src/absolute_value.vhd         ; yes             ; User VHDL File               ; /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd                  ;         ;
; altshift_taps.tdf                     ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; altdpram.inc                          ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                      ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_4km.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf               ;         ;
; db/altsyncram_k861.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/altsyncram_k861.tdf              ;         ;
; db/add_sub_r3e.tdf                    ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_r3e.tdf                  ;         ;
; db/cntr_vof.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_vof.tdf                     ;         ;
; db/cmpr_hgc.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cmpr_hgc.tdf                     ;         ;
; db/cntr_i8h.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_i8h.tdf                     ;         ;
; lpm_add_sub.tdf                       ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                           ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                          ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                          ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                          ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc               ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal201.inc                        ; yes             ; Megafunction                 ; /home/stefano/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; db/add_sub_ivi.tdf                    ; yes             ; Auto-Generated Megafunction  ; /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_ivi.tdf                  ;         ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,518       ;
;                                             ;             ;
; Total combinational functions               ; 2347        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1913        ;
;     -- 3 input functions                    ; 333         ;
;     -- <=2 input functions                  ; 101         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2221        ;
;     -- arithmetic mode                      ; 126         ;
;                                             ;             ;
; Total registers                             ; 1405        ;
;     -- Dedicated logic registers            ; 1405        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 132         ;
; Total memory bits                           ; 93          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1436        ;
; Total fan-out                               ; 14649       ;
; Average fan-out                             ; 3.62        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                             ; Entity Name            ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |RV32I                                                     ; 2347 (0)            ; 1405 (0)                  ; 93          ; 0            ; 0       ; 0         ; 132  ; 0            ; |RV32I                                                                                                                                                                          ; RV32I                  ; work         ;
;    |RV32I_control:RV32I_control_1|                         ; 143 (0)             ; 30 (0)                    ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1                                                                                                                                            ; RV32I_control          ; work         ;
;       |decode_stage_control:decode_stage_control_1|        ; 87 (14)             ; 24 (15)                   ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1                                                                                                ; decode_stage_control   ; work         ;
;          |altshift_taps:MemToReg_execute_rtl_0|            ; 9 (0)               ; 6 (0)                     ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0                                                           ; altshift_taps          ; work         ;
;             |shift_taps_4km:auto_generated|                ; 9 (2)               ; 6 (3)                     ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated                             ; shift_taps_4km         ; work         ;
;                |altsyncram_k861:altsyncram4|               ; 0 (0)               ; 0 (0)                     ; 93          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4 ; altsyncram_k861        ; work         ;
;                |cntr_i8h:cntr5|                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5              ; cntr_i8h               ; work         ;
;                |cntr_vof:cntr1|                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1              ; cntr_vof               ; work         ;
;          |branch_forwarding_unit:branch_forwarding_unit_1| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|branch_forwarding_unit:branch_forwarding_unit_1                                                ; branch_forwarding_unit ; work         ;
;          |control:control_1|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|control:control_1                                                                              ; control                ; work         ;
;          |hazard_unit:hazard_unit_1|                       ; 26 (26)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1                                                                      ; hazard_unit            ; work         ;
;          |mux_2to1_stall:mux_2to1_stall_1|                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|mux_2to1_stall:mux_2to1_stall_1                                                                ; mux_2to1_stall         ; work         ;
;       |execute_stage_control:execute_stage_control_1|      ; 56 (0)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1                                                                                              ; execute_stage_control  ; work         ;
;          |alu_control:alu_control_1|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|alu_control:alu_control_1                                                                    ; alu_control            ; work         ;
;          |forwarding_unit:forwarding_unit_1|               ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|forwarding_unit:forwarding_unit_1                                                            ; forwarding_unit        ; work         ;
;       |mem_stage_control:mem_stage_control_1|              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1                                                                                                      ; mem_stage_control      ; work         ;
;    |decode_stage:decode_stage_1|                           ; 1550 (32)           ; 1107 (115)                ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1                                                                                                                                              ; decode_stage           ; work         ;
;       |equality_checker:equality_checker_1|                ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|equality_checker:equality_checker_1                                                                                                          ; equality_checker       ; work         ;
;       |immediate_generator:immediate_generator_1|          ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|immediate_generator:immediate_generator_1                                                                                                    ; immediate_generator    ; work         ;
;       |mux_4to1:mux_4to1_Rs1_forwarding|                   ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs1_forwarding                                                                                                             ; mux_4to1               ; work         ;
;       |mux_4to1:mux_4to1_Rs2_forwarding|                   ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs2_forwarding                                                                                                             ; mux_4to1               ; work         ;
;       |reg_file:register_file|                             ; 1336 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file                                                                                                                       ; reg_file               ; work         ;
;          |dec_5to32:dec|                                   ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec                                                                                                         ; dec_5to32              ; work         ;
;          |mux_32to1:mux1|                                  ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux1                                                                                                        ; mux_32to1              ; work         ;
;          |mux_32to1:mux2|                                  ; 648 (648)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux2                                                                                                        ; mux_32to1              ; work         ;
;          |reg:\gen_reg:10:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:10:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:11:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:11:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:12:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:12:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:13:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:13:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:14:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:14:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:15:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:15:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:16:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:16:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:17:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:17:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:18:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:18:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:19:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:19:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:1:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:1:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:20:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:20:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:21:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:21:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:22:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:22:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:23:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:23:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:24:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:24:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:25:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:25:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:26:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:26:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:27:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:27:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:28:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:28:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:29:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:29:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:2:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:2:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:30:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:30:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:31:reg_i|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:31:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:3:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:3:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:4:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:4:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:5:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:5:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:6:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:6:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:7:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:7:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:8:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:8:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:9:reg_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:9:reg_i                                                                                                  ; reg                    ; work         ;
;    |execute_stage:execute_stage_1|                         ; 529 (36)            ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1                                                                                                                                            ; execute_stage          ; work         ;
;       |absolute_value:absolute_value_1|                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|absolute_value:absolute_value_1                                                                                                            ; absolute_value         ; work         ;
;       |alu:alu_inst|                                       ; 191 (27)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst                                                                                                                               ; alu                    ; work         ;
;          |add_sub:add_sub_1|                               ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1                                                                                                             ; add_sub                ; work         ;
;             |lpm_add_sub:Add0|                             ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0                                                                                            ; lpm_add_sub            ; work         ;
;                |add_sub_ivi:auto_generated|                ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0|add_sub_ivi:auto_generated                                                                 ; add_sub_ivi            ; work         ;
;          |barrel_shifter:barrel_shifter_1|                 ; 99 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1                                                                                               ; barrel_shifter         ; work         ;
;             |mux_2to1_bit:\gen_stage0:2:mux_i|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:2:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:30:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:30:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:3:mux_i|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:3:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:4:mux_i|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:4:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:5:mux_i|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:5:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:10:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:10:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:11:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:11:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:12:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:12:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:13:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:13:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:14:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:14:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:15:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:15:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:16:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:16:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:17:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:17:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:18:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:18:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:19:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:19:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:20:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:20:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:21:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:21:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:22:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:22:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:23:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:23:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:24:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:24:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:25:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:25:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:26:mux_i|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:26:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:27:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:27:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:28:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:28:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:29:mux_i|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:29:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:4:mux_i|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:4:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:5:mux_i|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:5:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:6:mux_i|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:6:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:7:mux_i|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:7:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:8:mux_i|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:8:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:9:mux_i|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:9:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:10:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:10:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:11:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:11:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:12:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:12:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:13:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:13:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:14:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:14:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:15:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:15:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:16:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:16:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:17:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:17:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:18:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:18:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:19:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:19:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:20:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:20:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:21:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:21:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:22:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:22:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:23:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:23:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:24:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:24:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:25:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:25:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:26:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:26:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:27:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:27:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:8:mux_i|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:8:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:9:mux_i|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:9:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:16:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:16:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:17:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:17:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:18:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:18:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:19:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:19:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:20:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:20:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:21:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:21:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:22:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:22:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:23:mux_i|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:23:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage4:1:mux_i|             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage4:1:mux_i                                                              ; mux_2to1_bit           ; work         ;
;       |mux_2to1:alu_b_mux|                                 ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|mux_2to1:alu_b_mux                                                                                                                         ; mux_2to1               ; work         ;
;       |mux_2to1:mux_2to1_alu_abs|                          ; 125 (125)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|mux_2to1:mux_2to1_alu_abs                                                                                                                  ; mux_2to1               ; work         ;
;       |mux_2to1:mux_PC|                                    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|mux_2to1:mux_PC                                                                                                                            ; mux_2to1               ; work         ;
;       |mux_4to1:forward_B_mux|                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute_stage_1|mux_4to1:forward_B_mux                                                                                                                     ; mux_4to1               ; work         ;
;    |fetch_stage:fetch_stage_1|                             ; 61 (30)             ; 126 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|fetch_stage:fetch_stage_1                                                                                                                                                ; fetch_stage            ; work         ;
;       |mux_2to1:pcinputmux|                                ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux                                                                                                                            ; mux_2to1               ; work         ;
;       |reg:PC|                                             ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|fetch_stage:fetch_stage_1|reg:PC                                                                                                                                         ; reg                    ; work         ;
;    |mem_stage:mem_stage_1|                                 ; 0 (0)               ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|mem_stage:mem_stage_1                                                                                                                                                    ; mem_stage              ; work         ;
;    |wb_stage:wb_stage_1|                                   ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|wb_stage:wb_stage_1                                                                                                                                                      ; wb_stage               ; work         ;
;       |mux_4to1:mux_4to1_1|                                ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|wb_stage:wb_stage_1|mux_4to1:mux_4to1_1                                                                                                                                  ; mux_4to1               ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 31           ; 3            ; 31           ; 93   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                                                                   ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------------------+---------------------+------------------------+
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmp ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1                                                            ;                     ;                        ;
+--------------------------------------------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                                                        ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; decode_stage:decode_stage_1|reg_file:register_file|reg:x0|Q[0..31]                            ; Stuck at GND due to stuck port clock_enable                                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[31]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[31]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[30]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[30]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[29]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[29]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[28]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[28]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[27]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[27]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[26]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[26]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[25]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[25]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[24]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[24]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[23]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[23]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[22]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[22]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[21]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[21]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[20]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[20]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[19]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[19]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[18]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[18]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[17]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[17]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[16]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[16]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[15]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[15]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[14]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[14]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[13]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[13]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[12]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[12]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[11]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[11]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[10]                                            ; Merged with execute_stage:execute_stage_1|alu_result_mem[10]                                              ;
; execute_stage:execute_stage_1|data_mem_adr_int[9]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[9]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[8]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[8]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[7]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[7]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[6]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[6]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[5]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[5]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[4]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[4]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[3]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[3]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[2]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[2]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[1]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[1]                                               ;
; execute_stage:execute_stage_1|data_mem_adr_int[0]                                             ; Merged with execute_stage:execute_stage_1|alu_result_mem[0]                                               ;
; decode_stage:decode_stage_1|Rs2_execute[4]                                                    ; Merged with decode_stage:decode_stage_1|shamt_execute[4]                                                  ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay2[4]                              ; Merged with decode_stage:decode_stage_1|shamt_execute[4]                                                  ;
; decode_stage:decode_stage_1|Rs2_execute[3]                                                    ; Merged with decode_stage:decode_stage_1|shamt_execute[3]                                                  ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay2[3]                              ; Merged with decode_stage:decode_stage_1|shamt_execute[3]                                                  ;
; decode_stage:decode_stage_1|Rs2_execute[2]                                                    ; Merged with decode_stage:decode_stage_1|shamt_execute[2]                                                  ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay2[2]                              ; Merged with decode_stage:decode_stage_1|shamt_execute[2]                                                  ;
; decode_stage:decode_stage_1|Rs2_execute[1]                                                    ; Merged with decode_stage:decode_stage_1|shamt_execute[1]                                                  ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay2[1]                              ; Merged with decode_stage:decode_stage_1|shamt_execute[1]                                                  ;
; decode_stage:decode_stage_1|Rs2_execute[0]                                                    ; Merged with decode_stage:decode_stage_1|shamt_execute[0]                                                  ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay2[0]                              ; Merged with decode_stage:decode_stage_1|shamt_execute[0]                                                  ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay1[4]                              ; Merged with decode_stage:decode_stage_1|Rs1_execute[4]                                                    ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay1[3]                              ; Merged with decode_stage:decode_stage_1|Rs1_execute[3]                                                    ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay1[2]                              ; Merged with decode_stage:decode_stage_1|Rs1_execute[2]                                                    ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay1[1]                              ; Merged with decode_stage:decode_stage_1|Rs1_execute[1]                                                    ;
; decode_stage:decode_stage_1|reg_file:register_file|sel_delay1[0]                              ; Merged with decode_stage:decode_stage_1|Rs1_execute[0]                                                    ;
; fetch_stage:fetch_stage_1|next_pc_decode[1]                                                   ; Merged with fetch_stage:fetch_stage_1|pc_decode[1]                                                        ;
; fetch_stage:fetch_stage_1|next_pc_decode[0]                                                   ; Merged with fetch_stage:fetch_stage_1|pc_decode[0]                                                        ;
; decode_stage:decode_stage_1|next_pc_execute[1]                                                ; Merged with decode_stage:decode_stage_1|pc_execute[1]                                                     ;
; decode_stage:decode_stage_1|next_pc_execute[0]                                                ; Merged with decode_stage:decode_stage_1|pc_execute[0]                                                     ;
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute[0] ; Merged with RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemRead_execute_int ;
; Total Number of Removed Registers = 84                                                        ;                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1405  ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 1401  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1119  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; 31      ;
; Total number of inverted registers = 1                                                                                                             ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                 ; Megafunction                                                                                     ; Type       ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+
; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[1]               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0 ; SHIFT_TAPS ;
; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[1]   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0 ; SHIFT_TAPS ;
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0 ; SHIFT_TAPS ;
; mem_stage:mem_stage_1|next_pc_wb[2..31]                                                       ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0 ; SHIFT_TAPS ;
; execute_stage:execute_stage_1|next_pc_mem[2..31]                                              ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0 ; SHIFT_TAPS ;
; decode_stage:decode_stage_1|next_pc_execute[2..31]                                            ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 10:1               ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |RV32I|execute_stage:execute_stage_1|alu_result_mem[20]                                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |RV32I|execute_stage:execute_stage_1|alu_result_mem[15]                                                                                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |RV32I|execute_stage:execute_stage_1|alu_result_mem[5]                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; Yes        ; |RV32I|execute_stage:execute_stage_1|alu_result_mem[3]                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |RV32I|decode_stage:decode_stage_1|immediate_generator:immediate_generator_1|Mux10                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I|decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs1_forwarding|out_mux[9]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I|decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs2_forwarding|out_mux[15]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|FetchPipeWrite                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I|execute_stage:execute_stage_1|mux_4to1:forward_B_mux|out_mux[13]                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I|wb_stage:wb_stage_1|mux_4to1:mux_4to1_1|out_mux[26]                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RV32I|execute_stage:execute_stage_1|mux_2to1:mux_PC|out_mux[4]                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|branch_forwarding_unit:branch_forwarding_unit_1|Rs1_decode_int[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|Rs1_decode_int[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|forwarding_unit:forwarding_unit_1|Rs1_execute_int[4]            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux1|Mux17                                                                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux2|Mux24                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|Rs2_decode_int[4]                       ;
; 9:1                ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |RV32I|decode_stage:decode_stage_1|immediate_generator:immediate_generator_1|Mux23                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |RV32I|decode_stage:decode_stage_1|immediate_generator:immediate_generator_1|Mux15                                                                 ;
; 34:1               ; 5 bits    ; 110 LEs       ; 5 LEs                ; 105 LEs                ; No         ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|forwarding_unit:forwarding_unit_1|Rs2_execute_int[4]            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RV32I|decode_stage:decode_stage_1|immediate_generator:immediate_generator_1|Mux27                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                       ;
; WIDTH          ; 31             ; Untyped                                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_4km ; Untyped                                                                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0 ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Untyped                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                               ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                               ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                               ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                               ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                               ;
; USE_WYS                ; OFF           ; Untyped                                                                               ;
; STYLE                  ; FAST          ; Untyped                                                                               ;
; CBXI_PARAMETER         ; add_sub_ivi   ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                        ;
+------------------------+---------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                              ;
; Entity Instance            ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                              ;
;     -- TAP_DISTANCE        ; 3                                                                                                              ;
;     -- WIDTH               ; 31                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|mux_2to1_stall:mux_2to1_stall_1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_mux_0 ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1"                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; branch_execute ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "wb_stage:wb_stage_1|mux_4to1:mux_4to1_1" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; in_mux_3 ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute_stage_1|mux_4to1:forward_B_mux" ;
+----------+-------+----------+----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                            ;
+----------+-------+----------+----------------------------------------------------+
; in_mux_3 ; Input ; Info     ; Stuck at GND                                       ;
+----------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute_stage_1|mux_4to1:forward_A_mux" ;
+----------+-------+----------+----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                            ;
+----------+-------+----------+----------------------------------------------------+
; in_mux_3 ; Input ; Info     ; Stuck at GND                                       ;
+----------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs2_forwarding" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; in_mux_3 ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs1_forwarding" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; in_mux_3 ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode_stage_1|reg_file:register_file|reg:x0" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; d      ; Input ; Info     ; Stuck at GND                                              ;
; enable ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_dec[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 132                         ;
; cycloneiii_ff         ; 1405                        ;
;     CLR               ; 262                         ;
;     CLR SCLR SLD      ; 19                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 1119                        ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 2347                        ;
;     arith             ; 126                         ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 63                          ;
;     normal            ; 2221                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 270                         ;
;         4 data inputs ; 1913                        ;
; cycloneiii_ram_block  ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 12.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb  4 17:27:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd
    Info (12022): Found design unit 1: branch_forwarding_unit-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd Line: 43
    Info (12023): Found entity 1: branch_forwarding_unit File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd
    Info (12022): Found design unit 1: wb_stage-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd Line: 41
    Info (12023): Found entity 1: wb_stage File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd
    Info (12022): Found design unit 1: unary_AND-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd Line: 33
    Info (12023): Found entity 1: unary_AND File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd
    Info (12022): Found design unit 1: RV32I_control-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd Line: 68
    Info (12023): Found entity 1: RV32I_control File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd
    Info (12022): Found design unit 1: RV32I-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 50
    Info (12023): Found entity 1: RV32I File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 24
Warning (12019): Can't analyze file -- file ../hdl/src/reg_regfile.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-arch File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd Line: 34
    Info (12023): Found entity 1: reg_file File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd
    Info (12022): Found design unit 1: reg-arch File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd Line: 13
    Info (12023): Found entity 1: reg File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd Line: 39
    Info (12023): Found entity 1: ram File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd Line: 28
Info (12021): Found 1 design units, including 0 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd
    Info (12022): Found design unit 1: param_pkg File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd
    Info (12022): Found design unit 1: mux_32to1-arch File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd Line: 13
    Info (12023): Found entity 1: mux_32to1 File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd Line: 37
    Info (12023): Found entity 1: mux_4to1 File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd
    Info (12022): Found design unit 1: mux_2to1_stall-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd Line: 35
    Info (12023): Found entity 1: mux_2to1_stall File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd
    Info (12022): Found design unit 1: mux_2to1_bit-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd Line: 40
    Info (12023): Found entity 1: mux_2to1_bit File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-arch File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 14
    Info (12023): Found entity 1: mux_2to1 File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd
    Info (12022): Found design unit 1: mem_stage_control-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd Line: 37
    Info (12023): Found entity 1: mem_stage_control File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd
    Info (12022): Found design unit 1: mem_stage-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd Line: 40
    Info (12023): Found entity 1: mem_stage File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd
    Info (12022): Found design unit 1: immediate_generator-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd Line: 35
    Info (12023): Found entity 1: immediate_generator File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd
    Info (12022): Found design unit 1: hazard_unit-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 42
    Info (12023): Found entity 1: hazard_unit File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd Line: 41
    Info (12023): Found entity 1: forwarding_unit File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd
    Info (12022): Found design unit 1: fetch_stage-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd Line: 42
    Info (12023): Found entity 1: fetch_stage File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd
    Info (12022): Found design unit 1: execute_stage_control-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd Line: 55
    Info (12023): Found entity 1: execute_stage_control File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd
    Info (12022): Found design unit 1: execute_stage-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd Line: 53
    Info (12023): Found entity 1: execute_stage File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd
    Info (12022): Found design unit 1: equality_checker-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd Line: 33
    Info (12023): Found entity 1: equality_checker File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd
    Info (12022): Found design unit 1: decode_stage_control-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd Line: 59
    Info (12023): Found entity 1: decode_stage_control File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd
    Info (12022): Found design unit 1: decode_stage-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd Line: 57
    Info (12023): Found entity 1: decode_stage File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd
    Info (12022): Found design unit 1: dec_5to32-arch File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd Line: 29
    Info (12023): Found entity 1: dec_5to32 File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd
    Info (12022): Found design unit 1: control-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd Line: 41
    Info (12023): Found entity 1: control File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd Line: 39
    Info (12023): Found entity 1: barrel_shifter File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd Line: 35
    Info (12023): Found entity 1: alu_control File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd
    Info (12022): Found design unit 1: alu-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd Line: 36
    Info (12023): Found entity 1: alu File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd Line: 37
    Info (12023): Found entity 1: add_sub File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd
    Info (12022): Found design unit 1: absolute_value-str File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd Line: 38
    Info (12023): Found entity 1: absolute_value File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd Line: 28
Info (12127): Elaborating entity "RV32I" for the top level hierarchy
Info (12128): Elaborating entity "fetch_stage" for hierarchy "fetch_stage:fetch_stage_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 115
Info (12128): Elaborating entity "reg" for hierarchy "fetch_stage:fetch_stage_1|reg:PC" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd Line: 76
Info (12128): Elaborating entity "mux_2to1" for hierarchy "fetch_stage:fetch_stage_1|mux_2to1:pcinputmux" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd Line: 85
Info (10041): Inferred latch for "out_mux[0]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[1]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[2]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[3]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[4]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[5]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[6]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[7]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[8]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[9]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[10]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[11]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[12]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[13]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[14]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[15]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[16]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[17]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[18]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[19]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[20]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[21]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[22]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[23]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[24]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[25]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[26]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[27]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[28]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[29]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[30]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (10041): Inferred latch for "out_mux[31]" at mux_2to1.vhd(16) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd Line: 16
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decode_stage_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 130
Info (12128): Elaborating entity "reg_file" for hierarchy "decode_stage:decode_stage_1|reg_file:register_file" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd Line: 98
Info (12128): Elaborating entity "dec_5to32" for hierarchy "decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd Line: 79
Info (12128): Elaborating entity "mux_32to1" for hierarchy "decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd Line: 86
Info (12128): Elaborating entity "immediate_generator" for hierarchy "decode_stage:decode_stage_1|immediate_generator:immediate_generator_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd Line: 112
Info (12128): Elaborating entity "mux_4to1" for hierarchy "decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs1_forwarding" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd Line: 166
Info (12128): Elaborating entity "equality_checker" for hierarchy "decode_stage:decode_stage_1|equality_checker:equality_checker_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd Line: 186
Info (12128): Elaborating entity "unary_AND" for hierarchy "decode_stage:decode_stage_1|equality_checker:equality_checker_1|unary_AND:unary_AND_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd Line: 47
Info (12128): Elaborating entity "execute_stage" for hierarchy "execute_stage:execute_stage_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 159
Info (12128): Elaborating entity "alu" for hierarchy "execute_stage:execute_stage_1|alu:alu_inst" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd Line: 106
Info (12128): Elaborating entity "add_sub" for hierarchy "execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd Line: 79
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd Line: 87
Info (12128): Elaborating entity "mux_2to1_bit" for hierarchy "execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:30:mux_i" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd Line: 62
Info (12128): Elaborating entity "absolute_value" for hierarchy "execute_stage:execute_stage_1|absolute_value:absolute_value_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd Line: 156
Info (12128): Elaborating entity "mem_stage" for hierarchy "mem_stage:mem_stage_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 184
Info (12128): Elaborating entity "wb_stage" for hierarchy "wb_stage:wb_stage_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 198
Info (12128): Elaborating entity "RV32I_control" for hierarchy "RV32I_control:RV32I_control_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 211
Info (12128): Elaborating entity "decode_stage_control" for hierarchy "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd Line: 97
Info (12128): Elaborating entity "control" for hierarchy "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|control:control_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd Line: 116
Info (12128): Elaborating entity "hazard_unit" for hierarchy "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd Line: 158
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(74): signal "StallJmpDel3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 74
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(96): signal "StallJmpDel1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 96
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(96): signal "StallJmpDel2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 96
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(96): signal "StallJmpDel3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 96
Warning (10492): VHDL Process Statement warning at hazard_unit.vhd(97): signal "opcode_fetch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 97
Warning (10631): VHDL Process Statement warning at hazard_unit.vhd(85): inferring latch(es) for signal or variable "StallJmp", which holds its previous value in one or more paths through the process File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 85
Info (10041): Inferred latch for "StallJmp" at hazard_unit.vhd(85) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd Line: 85
Info (12128): Elaborating entity "mux_2to1_stall" for hierarchy "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|mux_2to1_stall:mux_2to1_stall_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd Line: 175
Info (12128): Elaborating entity "branch_forwarding_unit" for hierarchy "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|branch_forwarding_unit:branch_forwarding_unit_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd Line: 197
Info (12128): Elaborating entity "execute_stage_control" for hierarchy "RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd Line: 127
Info (12128): Elaborating entity "alu_control" for hierarchy "RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|alu_control:alu_control_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd Line: 77
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|forwarding_unit:forwarding_unit_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd Line: 99
Info (12128): Elaborating entity "mem_stage_control" for hierarchy "RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1" File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd Line: 152
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemToReg_execute_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 31
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|Add0" File: /home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1256
Info (12130): Elaborated megafunction instantiation "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0"
Info (12133): Instantiated megafunction "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "31"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4km.tdf
    Info (12023): Found entity 1: shift_taps_4km File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k861.tdf
    Info (12023): Found entity 1: altsyncram_k861 File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/altsyncram_k861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf
    Info (12023): Found entity 1: add_sub_r3e File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_r3e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf
    Info (12023): Found entity 1: cntr_vof File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_vof.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf
    Info (12023): Found entity 1: cmpr_hgc File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cmpr_hgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i8h.tdf
    Info (12023): Found entity 1: cntr_i8h File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_i8h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0" File: /home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1256
Info (12133): Instantiated megafunction "execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0" with the following parameter: File: /home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1256
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf
    Info (12023): Found entity 1: add_sub_ivi File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_ivi.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3809 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 3646 logic cells
    Info (21064): Implemented 31 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Fri Feb  4 17:27:23 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


