********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:57:08
COMMAND: -cd verilog/src/unisims RAMB18E2.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l RAMB18E2.v.log

[ERR:UH0700] RAMB18E2.v:2037: Unsupported expression "<n<> u<31730> t<Variable_lvalue> p<31736> c<31727> s<31735> l<2037>>   if (~wr_b_data_matches_rd_a_data) begin
".

[ERR:UH0700] RAMB18E2.v:2040: Unsupported expression "<n<> u<31763> t<Variable_lvalue> p<31769> c<31760> s<31768> l<2040>>       rd_a_wr_b_coll <= #10 1'b1;
".

[ERR:UH0700] RAMB18E2.v:2064: Unsupported expression "<n<> u<32109> t<Variable_lvalue> p<32115> c<32106> s<32114> l<2064>>   end
".

[ERR:UH0700] RAMB18E2.v:2067: Unsupported expression "<n<> u<32142> t<Variable_lvalue> p<32148> c<32139> s<32147> l<2067>> 
".

[NTE:CP0309] RAMB18E2.v:152: Implicit port type (wire) for "CASDOUTA",
there are 7 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

