--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    2.188(R)|    1.962(R)|clk               |   0.000|
flashData<0> |   -0.475(R)|    4.097(R)|clk               |   0.000|
flashData<1> |   -0.647(R)|    4.235(R)|clk               |   0.000|
flashData<2> |   -0.724(R)|    4.296(R)|clk               |   0.000|
flashData<3> |   -0.281(R)|    3.942(R)|clk               |   0.000|
flashData<4> |   -0.684(R)|    4.264(R)|clk               |   0.000|
flashData<5> |    0.302(R)|    3.475(R)|clk               |   0.000|
flashData<6> |   -0.395(R)|    4.034(R)|clk               |   0.000|
flashData<7> |    0.151(R)|    3.595(R)|clk               |   0.000|
flashData<8> |   -0.816(R)|    4.373(R)|clk               |   0.000|
flashData<9> |   -0.771(R)|    4.337(R)|clk               |   0.000|
flashData<10>|   -0.067(R)|    3.773(R)|clk               |   0.000|
flashData<11>|   -0.073(R)|    3.778(R)|clk               |   0.000|
flashData<12>|   -0.145(R)|    3.836(R)|clk               |   0.000|
flashData<13>|   -0.056(R)|    3.765(R)|clk               |   0.000|
flashData<14>|    0.193(R)|    3.565(R)|clk               |   0.000|
flashData<15>|    0.122(R)|    3.622(R)|clk               |   0.000|
ram1Data<0>  |    0.764(R)|    3.101(R)|clk               |   0.000|
ram1Data<1>  |    0.671(R)|    3.176(R)|clk               |   0.000|
ram1Data<2>  |   -0.473(R)|    4.109(R)|clk               |   0.000|
ram1Data<3>  |   -0.510(R)|    4.139(R)|clk               |   0.000|
ram1Data<4>  |   -0.316(R)|    3.974(R)|clk               |   0.000|
ram1Data<5>  |   -0.810(R)|    4.370(R)|clk               |   0.000|
ram1Data<6>  |    0.046(R)|    3.693(R)|clk               |   0.000|
ram1Data<7>  |   -0.697(R)|    4.280(R)|clk               |   0.000|
ram2Data<0>  |    0.171(R)|    5.308(R)|clk               |   0.000|
ram2Data<1>  |    1.121(R)|    4.726(R)|clk               |   0.000|
ram2Data<2>  |   -0.239(R)|    4.173(R)|clk               |   0.000|
ram2Data<3>  |   -0.693(R)|    4.759(R)|clk               |   0.000|
ram2Data<4>  |   -0.773(R)|    4.463(R)|clk               |   0.000|
ram2Data<5>  |   -0.777(R)|    4.721(R)|clk               |   0.000|
ram2Data<6>  |    0.148(R)|    4.326(R)|clk               |   0.000|
ram2Data<7>  |   -0.484(R)|    4.786(R)|clk               |   0.000|
ram2Data<8>  |   -1.919(R)|    5.555(R)|clk               |   0.000|
ram2Data<9>  |   -1.608(R)|    5.543(R)|clk               |   0.000|
ram2Data<10> |   -1.391(R)|    4.951(R)|clk               |   0.000|
ram2Data<11> |   -1.555(R)|    5.086(R)|clk               |   0.000|
ram2Data<12> |   -1.743(R)|    5.437(R)|clk               |   0.000|
ram2Data<13> |   -1.984(R)|    5.743(R)|clk               |   0.000|
ram2Data<14> |   -1.205(R)|    4.807(R)|clk               |   0.000|
ram2Data<15> |   -1.774(R)|    5.578(R)|clk               |   0.000|
tbre         |    2.648(R)|    1.594(R)|clk               |   0.000|
tsre         |    1.938(R)|    2.162(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.924(R)|    2.432(R)|clk               |   0.000|
flashData<0> |   -1.739(R)|    4.567(R)|clk               |   0.000|
flashData<1> |   -1.911(R)|    4.705(R)|clk               |   0.000|
flashData<2> |   -1.988(R)|    4.766(R)|clk               |   0.000|
flashData<3> |   -1.545(R)|    4.412(R)|clk               |   0.000|
flashData<4> |   -1.948(R)|    4.734(R)|clk               |   0.000|
flashData<5> |   -0.962(R)|    3.945(R)|clk               |   0.000|
flashData<6> |   -1.659(R)|    4.504(R)|clk               |   0.000|
flashData<7> |   -1.113(R)|    4.065(R)|clk               |   0.000|
flashData<8> |   -2.080(R)|    4.843(R)|clk               |   0.000|
flashData<9> |   -2.035(R)|    4.807(R)|clk               |   0.000|
flashData<10>|   -1.331(R)|    4.243(R)|clk               |   0.000|
flashData<11>|   -1.337(R)|    4.248(R)|clk               |   0.000|
flashData<12>|   -1.409(R)|    4.306(R)|clk               |   0.000|
flashData<13>|   -1.320(R)|    4.235(R)|clk               |   0.000|
flashData<14>|   -1.071(R)|    4.035(R)|clk               |   0.000|
flashData<15>|   -1.142(R)|    4.092(R)|clk               |   0.000|
ram1Data<0>  |   -0.500(R)|    3.571(R)|clk               |   0.000|
ram1Data<1>  |   -0.593(R)|    3.646(R)|clk               |   0.000|
ram1Data<2>  |   -1.737(R)|    4.579(R)|clk               |   0.000|
ram1Data<3>  |   -1.774(R)|    4.609(R)|clk               |   0.000|
ram1Data<4>  |   -1.580(R)|    4.444(R)|clk               |   0.000|
ram1Data<5>  |   -2.074(R)|    4.840(R)|clk               |   0.000|
ram1Data<6>  |   -1.218(R)|    4.163(R)|clk               |   0.000|
ram1Data<7>  |   -1.961(R)|    4.750(R)|clk               |   0.000|
ram2Data<0>  |   -1.093(R)|    5.778(R)|clk               |   0.000|
ram2Data<1>  |   -0.143(R)|    5.196(R)|clk               |   0.000|
ram2Data<2>  |   -1.503(R)|    4.643(R)|clk               |   0.000|
ram2Data<3>  |   -1.957(R)|    5.229(R)|clk               |   0.000|
ram2Data<4>  |   -2.037(R)|    4.933(R)|clk               |   0.000|
ram2Data<5>  |   -2.041(R)|    5.191(R)|clk               |   0.000|
ram2Data<6>  |   -1.116(R)|    4.796(R)|clk               |   0.000|
ram2Data<7>  |   -1.748(R)|    5.256(R)|clk               |   0.000|
ram2Data<8>  |   -3.183(R)|    6.025(R)|clk               |   0.000|
ram2Data<9>  |   -2.872(R)|    6.013(R)|clk               |   0.000|
ram2Data<10> |   -2.655(R)|    5.421(R)|clk               |   0.000|
ram2Data<11> |   -2.819(R)|    5.556(R)|clk               |   0.000|
ram2Data<12> |   -3.007(R)|    5.907(R)|clk               |   0.000|
ram2Data<13> |   -3.248(R)|    6.213(R)|clk               |   0.000|
ram2Data<14> |   -2.469(R)|    5.277(R)|clk               |   0.000|
ram2Data<15> |   -3.038(R)|    6.048(R)|clk               |   0.000|
tbre         |    1.384(R)|    2.064(R)|clk               |   0.000|
tsre         |    0.674(R)|    2.632(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.871(R)|    2.498(R)|clk               |   0.000|
flashData<0> |   -1.792(R)|    4.633(R)|clk               |   0.000|
flashData<1> |   -1.964(R)|    4.771(R)|clk               |   0.000|
flashData<2> |   -2.041(R)|    4.832(R)|clk               |   0.000|
flashData<3> |   -1.598(R)|    4.478(R)|clk               |   0.000|
flashData<4> |   -2.001(R)|    4.800(R)|clk               |   0.000|
flashData<5> |   -1.015(R)|    4.011(R)|clk               |   0.000|
flashData<6> |   -1.712(R)|    4.570(R)|clk               |   0.000|
flashData<7> |   -1.166(R)|    4.131(R)|clk               |   0.000|
flashData<8> |   -2.133(R)|    4.909(R)|clk               |   0.000|
flashData<9> |   -2.088(R)|    4.873(R)|clk               |   0.000|
flashData<10>|   -1.384(R)|    4.309(R)|clk               |   0.000|
flashData<11>|   -1.390(R)|    4.314(R)|clk               |   0.000|
flashData<12>|   -1.462(R)|    4.372(R)|clk               |   0.000|
flashData<13>|   -1.373(R)|    4.301(R)|clk               |   0.000|
flashData<14>|   -1.124(R)|    4.101(R)|clk               |   0.000|
flashData<15>|   -1.195(R)|    4.158(R)|clk               |   0.000|
ram1Data<0>  |   -0.553(R)|    3.637(R)|clk               |   0.000|
ram1Data<1>  |   -0.646(R)|    3.712(R)|clk               |   0.000|
ram1Data<2>  |   -1.790(R)|    4.645(R)|clk               |   0.000|
ram1Data<3>  |   -1.827(R)|    4.675(R)|clk               |   0.000|
ram1Data<4>  |   -1.633(R)|    4.510(R)|clk               |   0.000|
ram1Data<5>  |   -2.127(R)|    4.906(R)|clk               |   0.000|
ram1Data<6>  |   -1.271(R)|    4.229(R)|clk               |   0.000|
ram1Data<7>  |   -2.014(R)|    4.816(R)|clk               |   0.000|
ram2Data<0>  |   -1.146(R)|    5.844(R)|clk               |   0.000|
ram2Data<1>  |   -0.196(R)|    5.262(R)|clk               |   0.000|
ram2Data<2>  |   -1.556(R)|    4.709(R)|clk               |   0.000|
ram2Data<3>  |   -2.010(R)|    5.295(R)|clk               |   0.000|
ram2Data<4>  |   -2.090(R)|    4.999(R)|clk               |   0.000|
ram2Data<5>  |   -2.094(R)|    5.257(R)|clk               |   0.000|
ram2Data<6>  |   -1.169(R)|    4.862(R)|clk               |   0.000|
ram2Data<7>  |   -1.801(R)|    5.322(R)|clk               |   0.000|
ram2Data<8>  |   -3.236(R)|    6.091(R)|clk               |   0.000|
ram2Data<9>  |   -2.925(R)|    6.079(R)|clk               |   0.000|
ram2Data<10> |   -2.708(R)|    5.487(R)|clk               |   0.000|
ram2Data<11> |   -2.872(R)|    5.622(R)|clk               |   0.000|
ram2Data<12> |   -3.060(R)|    5.973(R)|clk               |   0.000|
ram2Data<13> |   -3.301(R)|    6.279(R)|clk               |   0.000|
ram2Data<14> |   -2.522(R)|    5.343(R)|clk               |   0.000|
ram2Data<15> |   -3.091(R)|    6.114(R)|clk               |   0.000|
tbre         |    1.331(R)|    2.130(R)|clk               |   0.000|
tsre         |    0.621(R)|    2.698(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.082(R)|    3.689(R)|clk               |   0.000|
flashData<0> |   -2.745(R)|    5.824(R)|clk               |   0.000|
flashData<1> |   -2.917(R)|    5.962(R)|clk               |   0.000|
flashData<2> |   -2.994(R)|    6.023(R)|clk               |   0.000|
flashData<3> |   -2.551(R)|    5.669(R)|clk               |   0.000|
flashData<4> |   -2.954(R)|    5.991(R)|clk               |   0.000|
flashData<5> |   -1.968(R)|    5.202(R)|clk               |   0.000|
flashData<6> |   -2.665(R)|    5.761(R)|clk               |   0.000|
flashData<7> |   -2.119(R)|    5.322(R)|clk               |   0.000|
flashData<8> |   -3.086(R)|    6.100(R)|clk               |   0.000|
flashData<9> |   -3.041(R)|    6.064(R)|clk               |   0.000|
flashData<10>|   -2.337(R)|    5.500(R)|clk               |   0.000|
flashData<11>|   -2.343(R)|    5.505(R)|clk               |   0.000|
flashData<12>|   -2.415(R)|    5.563(R)|clk               |   0.000|
flashData<13>|   -2.326(R)|    5.492(R)|clk               |   0.000|
flashData<14>|   -2.077(R)|    5.292(R)|clk               |   0.000|
flashData<15>|   -2.148(R)|    5.349(R)|clk               |   0.000|
ram1Data<0>  |   -1.506(R)|    4.828(R)|clk               |   0.000|
ram1Data<1>  |   -1.599(R)|    4.903(R)|clk               |   0.000|
ram1Data<2>  |   -2.743(R)|    5.836(R)|clk               |   0.000|
ram1Data<3>  |   -2.780(R)|    5.866(R)|clk               |   0.000|
ram1Data<4>  |   -2.586(R)|    5.701(R)|clk               |   0.000|
ram1Data<5>  |   -3.080(R)|    6.097(R)|clk               |   0.000|
ram1Data<6>  |   -2.224(R)|    5.420(R)|clk               |   0.000|
ram1Data<7>  |   -2.967(R)|    6.007(R)|clk               |   0.000|
ram2Data<0>  |   -2.099(R)|    7.035(R)|clk               |   0.000|
ram2Data<1>  |   -1.149(R)|    6.453(R)|clk               |   0.000|
ram2Data<2>  |   -2.509(R)|    5.900(R)|clk               |   0.000|
ram2Data<3>  |   -2.963(R)|    6.486(R)|clk               |   0.000|
ram2Data<4>  |   -3.043(R)|    6.190(R)|clk               |   0.000|
ram2Data<5>  |   -3.047(R)|    6.448(R)|clk               |   0.000|
ram2Data<6>  |   -2.122(R)|    6.053(R)|clk               |   0.000|
ram2Data<7>  |   -2.754(R)|    6.513(R)|clk               |   0.000|
ram2Data<8>  |   -4.189(R)|    7.282(R)|clk               |   0.000|
ram2Data<9>  |   -3.878(R)|    7.270(R)|clk               |   0.000|
ram2Data<10> |   -3.661(R)|    6.678(R)|clk               |   0.000|
ram2Data<11> |   -3.825(R)|    6.813(R)|clk               |   0.000|
ram2Data<12> |   -4.013(R)|    7.164(R)|clk               |   0.000|
ram2Data<13> |   -4.254(R)|    7.470(R)|clk               |   0.000|
ram2Data<14> |   -3.475(R)|    6.534(R)|clk               |   0.000|
ram2Data<15> |   -4.044(R)|    7.305(R)|clk               |   0.000|
tbre         |    0.378(R)|    3.321(R)|clk               |   0.000|
tsre         |   -0.332(R)|    3.889(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.810(R)|clk               |   0.000|
digit1<1>    |   17.478(R)|clk               |   0.000|
digit1<2>    |   17.804(R)|clk               |   0.000|
digit1<3>    |   16.976(R)|clk               |   0.000|
digit1<4>    |   17.182(R)|clk               |   0.000|
digit1<5>    |   17.246(R)|clk               |   0.000|
digit1<6>    |   17.124(R)|clk               |   0.000|
digit2<0>    |   17.745(R)|clk               |   0.000|
digit2<1>    |   17.968(R)|clk               |   0.000|
digit2<2>    |   18.435(R)|clk               |   0.000|
digit2<3>    |   17.963(R)|clk               |   0.000|
digit2<4>    |   17.855(R)|clk               |   0.000|
digit2<5>    |   18.123(R)|clk               |   0.000|
digit2<6>    |   17.409(R)|clk               |   0.000|
flashAddr<1> |   15.456(R)|clk               |   0.000|
flashAddr<2> |   14.850(R)|clk               |   0.000|
flashAddr<3> |   14.605(R)|clk               |   0.000|
flashAddr<4> |   14.458(R)|clk               |   0.000|
flashAddr<5> |   14.876(R)|clk               |   0.000|
flashAddr<6> |   15.147(R)|clk               |   0.000|
flashAddr<7> |   15.124(R)|clk               |   0.000|
flashAddr<8> |   14.295(R)|clk               |   0.000|
flashAddr<9> |   14.198(R)|clk               |   0.000|
flashAddr<10>|   13.547(R)|clk               |   0.000|
flashAddr<11>|   14.460(R)|clk               |   0.000|
flashAddr<12>|   14.130(R)|clk               |   0.000|
flashAddr<13>|   13.799(R)|clk               |   0.000|
flashAddr<14>|   13.637(R)|clk               |   0.000|
flashAddr<15>|   13.893(R)|clk               |   0.000|
flashAddr<16>|   13.638(R)|clk               |   0.000|
flashCe      |   14.946(R)|clk               |   0.000|
flashData<0> |   14.288(R)|clk               |   0.000|
flashData<1> |   15.424(R)|clk               |   0.000|
flashData<2> |   15.673(R)|clk               |   0.000|
flashData<3> |   15.391(R)|clk               |   0.000|
flashData<4> |   15.064(R)|clk               |   0.000|
flashData<5> |   15.110(R)|clk               |   0.000|
flashData<6> |   14.808(R)|clk               |   0.000|
flashData<7> |   15.121(R)|clk               |   0.000|
flashData<8> |   14.550(R)|clk               |   0.000|
flashData<9> |   15.418(R)|clk               |   0.000|
flashData<10>|   15.319(R)|clk               |   0.000|
flashData<11>|   15.364(R)|clk               |   0.000|
flashData<12>|   15.617(R)|clk               |   0.000|
flashData<13>|   15.575(R)|clk               |   0.000|
flashData<14>|   15.864(R)|clk               |   0.000|
flashData<15>|   15.825(R)|clk               |   0.000|
flashOe      |   15.655(R)|clk               |   0.000|
flashWe      |   15.333(R)|clk               |   0.000|
led<9>       |   16.186(R)|clk               |   0.000|
led<10>      |   16.078(R)|clk               |   0.000|
led<11>      |   18.166(R)|clk               |   0.000|
led<12>      |   17.129(R)|clk               |   0.000|
led<13>      |   14.785(R)|clk               |   0.000|
led<14>      |   15.118(R)|clk               |   0.000|
led<15>      |   14.257(R)|clk               |   0.000|
ram1Data<0>  |   13.298(R)|clk               |   0.000|
ram1Data<1>  |   13.583(R)|clk               |   0.000|
ram1Data<2>  |   13.194(R)|clk               |   0.000|
ram1Data<3>  |   13.147(R)|clk               |   0.000|
ram1Data<4>  |   13.395(R)|clk               |   0.000|
ram1Data<5>  |   13.057(R)|clk               |   0.000|
ram1Data<6>  |   13.060(R)|clk               |   0.000|
ram1Data<7>  |   13.131(R)|clk               |   0.000|
ram2Addr<0>  |   15.048(R)|clk               |   0.000|
ram2Addr<1>  |   14.224(R)|clk               |   0.000|
ram2Addr<2>  |   13.250(R)|clk               |   0.000|
ram2Addr<3>  |   14.225(R)|clk               |   0.000|
ram2Addr<4>  |   13.875(R)|clk               |   0.000|
ram2Addr<5>  |   13.755(R)|clk               |   0.000|
ram2Addr<6>  |   14.292(R)|clk               |   0.000|
ram2Addr<7>  |   14.592(R)|clk               |   0.000|
ram2Addr<8>  |   14.892(R)|clk               |   0.000|
ram2Addr<9>  |   15.061(R)|clk               |   0.000|
ram2Addr<10> |   14.823(R)|clk               |   0.000|
ram2Addr<11> |   14.939(R)|clk               |   0.000|
ram2Addr<12> |   14.551(R)|clk               |   0.000|
ram2Addr<13> |   13.586(R)|clk               |   0.000|
ram2Addr<14> |   13.777(R)|clk               |   0.000|
ram2Addr<15> |   14.085(R)|clk               |   0.000|
ram2Data<0>  |   14.722(R)|clk               |   0.000|
ram2Data<1>  |   16.767(R)|clk               |   0.000|
ram2Data<2>  |   16.498(R)|clk               |   0.000|
ram2Data<3>  |   16.500(R)|clk               |   0.000|
ram2Data<4>  |   14.568(R)|clk               |   0.000|
ram2Data<5>  |   15.096(R)|clk               |   0.000|
ram2Data<6>  |   15.666(R)|clk               |   0.000|
ram2Data<7>  |   15.107(R)|clk               |   0.000|
ram2Data<8>  |   15.153(R)|clk               |   0.000|
ram2Data<9>  |   13.793(R)|clk               |   0.000|
ram2Data<10> |   15.220(R)|clk               |   0.000|
ram2Data<11> |   14.822(R)|clk               |   0.000|
ram2Data<12> |   15.155(R)|clk               |   0.000|
ram2Data<13> |   14.332(R)|clk               |   0.000|
ram2Data<14> |   14.628(R)|clk               |   0.000|
ram2Data<15> |   14.890(R)|clk               |   0.000|
ram2Oe       |   14.145(R)|clk               |   0.000|
ram2We       |   14.054(R)|clk               |   0.000|
rdn          |   15.059(R)|clk               |   0.000|
wrn          |   15.064(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.280(R)|clk               |   0.000|
digit1<1>    |   17.948(R)|clk               |   0.000|
digit1<2>    |   18.274(R)|clk               |   0.000|
digit1<3>    |   17.446(R)|clk               |   0.000|
digit1<4>    |   17.652(R)|clk               |   0.000|
digit1<5>    |   17.716(R)|clk               |   0.000|
digit1<6>    |   17.594(R)|clk               |   0.000|
digit2<0>    |   18.215(R)|clk               |   0.000|
digit2<1>    |   18.438(R)|clk               |   0.000|
digit2<2>    |   18.905(R)|clk               |   0.000|
digit2<3>    |   18.433(R)|clk               |   0.000|
digit2<4>    |   18.325(R)|clk               |   0.000|
digit2<5>    |   18.593(R)|clk               |   0.000|
digit2<6>    |   17.879(R)|clk               |   0.000|
flashAddr<1> |   15.926(R)|clk               |   0.000|
flashAddr<2> |   15.320(R)|clk               |   0.000|
flashAddr<3> |   15.075(R)|clk               |   0.000|
flashAddr<4> |   14.928(R)|clk               |   0.000|
flashAddr<5> |   15.346(R)|clk               |   0.000|
flashAddr<6> |   15.617(R)|clk               |   0.000|
flashAddr<7> |   15.594(R)|clk               |   0.000|
flashAddr<8> |   14.765(R)|clk               |   0.000|
flashAddr<9> |   14.668(R)|clk               |   0.000|
flashAddr<10>|   14.017(R)|clk               |   0.000|
flashAddr<11>|   14.930(R)|clk               |   0.000|
flashAddr<12>|   14.600(R)|clk               |   0.000|
flashAddr<13>|   14.269(R)|clk               |   0.000|
flashAddr<14>|   14.107(R)|clk               |   0.000|
flashAddr<15>|   14.363(R)|clk               |   0.000|
flashAddr<16>|   14.108(R)|clk               |   0.000|
flashCe      |   15.416(R)|clk               |   0.000|
flashData<0> |   14.758(R)|clk               |   0.000|
flashData<1> |   15.894(R)|clk               |   0.000|
flashData<2> |   16.143(R)|clk               |   0.000|
flashData<3> |   15.861(R)|clk               |   0.000|
flashData<4> |   15.534(R)|clk               |   0.000|
flashData<5> |   15.580(R)|clk               |   0.000|
flashData<6> |   15.278(R)|clk               |   0.000|
flashData<7> |   15.591(R)|clk               |   0.000|
flashData<8> |   15.020(R)|clk               |   0.000|
flashData<9> |   15.888(R)|clk               |   0.000|
flashData<10>|   15.789(R)|clk               |   0.000|
flashData<11>|   15.834(R)|clk               |   0.000|
flashData<12>|   16.087(R)|clk               |   0.000|
flashData<13>|   16.045(R)|clk               |   0.000|
flashData<14>|   16.334(R)|clk               |   0.000|
flashData<15>|   16.295(R)|clk               |   0.000|
flashOe      |   16.125(R)|clk               |   0.000|
flashWe      |   15.803(R)|clk               |   0.000|
led<9>       |   16.656(R)|clk               |   0.000|
led<10>      |   16.548(R)|clk               |   0.000|
led<11>      |   18.636(R)|clk               |   0.000|
led<12>      |   17.599(R)|clk               |   0.000|
led<13>      |   15.255(R)|clk               |   0.000|
led<14>      |   15.588(R)|clk               |   0.000|
led<15>      |   14.727(R)|clk               |   0.000|
ram1Data<0>  |   13.768(R)|clk               |   0.000|
ram1Data<1>  |   14.053(R)|clk               |   0.000|
ram1Data<2>  |   13.664(R)|clk               |   0.000|
ram1Data<3>  |   13.617(R)|clk               |   0.000|
ram1Data<4>  |   13.865(R)|clk               |   0.000|
ram1Data<5>  |   13.527(R)|clk               |   0.000|
ram1Data<6>  |   13.530(R)|clk               |   0.000|
ram1Data<7>  |   13.601(R)|clk               |   0.000|
ram2Addr<0>  |   15.518(R)|clk               |   0.000|
ram2Addr<1>  |   14.694(R)|clk               |   0.000|
ram2Addr<2>  |   13.720(R)|clk               |   0.000|
ram2Addr<3>  |   14.695(R)|clk               |   0.000|
ram2Addr<4>  |   14.345(R)|clk               |   0.000|
ram2Addr<5>  |   14.225(R)|clk               |   0.000|
ram2Addr<6>  |   14.762(R)|clk               |   0.000|
ram2Addr<7>  |   15.062(R)|clk               |   0.000|
ram2Addr<8>  |   15.362(R)|clk               |   0.000|
ram2Addr<9>  |   15.531(R)|clk               |   0.000|
ram2Addr<10> |   15.293(R)|clk               |   0.000|
ram2Addr<11> |   15.409(R)|clk               |   0.000|
ram2Addr<12> |   15.021(R)|clk               |   0.000|
ram2Addr<13> |   14.056(R)|clk               |   0.000|
ram2Addr<14> |   14.247(R)|clk               |   0.000|
ram2Addr<15> |   14.555(R)|clk               |   0.000|
ram2Data<0>  |   15.192(R)|clk               |   0.000|
ram2Data<1>  |   17.237(R)|clk               |   0.000|
ram2Data<2>  |   16.968(R)|clk               |   0.000|
ram2Data<3>  |   16.970(R)|clk               |   0.000|
ram2Data<4>  |   15.038(R)|clk               |   0.000|
ram2Data<5>  |   15.566(R)|clk               |   0.000|
ram2Data<6>  |   16.136(R)|clk               |   0.000|
ram2Data<7>  |   15.577(R)|clk               |   0.000|
ram2Data<8>  |   15.623(R)|clk               |   0.000|
ram2Data<9>  |   14.263(R)|clk               |   0.000|
ram2Data<10> |   15.690(R)|clk               |   0.000|
ram2Data<11> |   15.292(R)|clk               |   0.000|
ram2Data<12> |   15.625(R)|clk               |   0.000|
ram2Data<13> |   14.802(R)|clk               |   0.000|
ram2Data<14> |   15.098(R)|clk               |   0.000|
ram2Data<15> |   15.360(R)|clk               |   0.000|
ram2Oe       |   14.615(R)|clk               |   0.000|
ram2We       |   14.524(R)|clk               |   0.000|
rdn          |   15.529(R)|clk               |   0.000|
wrn          |   15.534(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.346(R)|clk               |   0.000|
digit1<1>    |   18.014(R)|clk               |   0.000|
digit1<2>    |   18.340(R)|clk               |   0.000|
digit1<3>    |   17.512(R)|clk               |   0.000|
digit1<4>    |   17.718(R)|clk               |   0.000|
digit1<5>    |   17.782(R)|clk               |   0.000|
digit1<6>    |   17.660(R)|clk               |   0.000|
digit2<0>    |   18.281(R)|clk               |   0.000|
digit2<1>    |   18.504(R)|clk               |   0.000|
digit2<2>    |   18.971(R)|clk               |   0.000|
digit2<3>    |   18.499(R)|clk               |   0.000|
digit2<4>    |   18.391(R)|clk               |   0.000|
digit2<5>    |   18.659(R)|clk               |   0.000|
digit2<6>    |   17.945(R)|clk               |   0.000|
flashAddr<1> |   15.992(R)|clk               |   0.000|
flashAddr<2> |   15.386(R)|clk               |   0.000|
flashAddr<3> |   15.141(R)|clk               |   0.000|
flashAddr<4> |   14.994(R)|clk               |   0.000|
flashAddr<5> |   15.412(R)|clk               |   0.000|
flashAddr<6> |   15.683(R)|clk               |   0.000|
flashAddr<7> |   15.660(R)|clk               |   0.000|
flashAddr<8> |   14.831(R)|clk               |   0.000|
flashAddr<9> |   14.734(R)|clk               |   0.000|
flashAddr<10>|   14.083(R)|clk               |   0.000|
flashAddr<11>|   14.996(R)|clk               |   0.000|
flashAddr<12>|   14.666(R)|clk               |   0.000|
flashAddr<13>|   14.335(R)|clk               |   0.000|
flashAddr<14>|   14.173(R)|clk               |   0.000|
flashAddr<15>|   14.429(R)|clk               |   0.000|
flashAddr<16>|   14.174(R)|clk               |   0.000|
flashCe      |   15.482(R)|clk               |   0.000|
flashData<0> |   14.824(R)|clk               |   0.000|
flashData<1> |   15.960(R)|clk               |   0.000|
flashData<2> |   16.209(R)|clk               |   0.000|
flashData<3> |   15.927(R)|clk               |   0.000|
flashData<4> |   15.600(R)|clk               |   0.000|
flashData<5> |   15.646(R)|clk               |   0.000|
flashData<6> |   15.344(R)|clk               |   0.000|
flashData<7> |   15.657(R)|clk               |   0.000|
flashData<8> |   15.086(R)|clk               |   0.000|
flashData<9> |   15.954(R)|clk               |   0.000|
flashData<10>|   15.855(R)|clk               |   0.000|
flashData<11>|   15.900(R)|clk               |   0.000|
flashData<12>|   16.153(R)|clk               |   0.000|
flashData<13>|   16.111(R)|clk               |   0.000|
flashData<14>|   16.400(R)|clk               |   0.000|
flashData<15>|   16.361(R)|clk               |   0.000|
flashOe      |   16.191(R)|clk               |   0.000|
flashWe      |   15.869(R)|clk               |   0.000|
led<9>       |   16.722(R)|clk               |   0.000|
led<10>      |   16.614(R)|clk               |   0.000|
led<11>      |   18.702(R)|clk               |   0.000|
led<12>      |   17.665(R)|clk               |   0.000|
led<13>      |   15.321(R)|clk               |   0.000|
led<14>      |   15.654(R)|clk               |   0.000|
led<15>      |   14.793(R)|clk               |   0.000|
ram1Data<0>  |   13.834(R)|clk               |   0.000|
ram1Data<1>  |   14.119(R)|clk               |   0.000|
ram1Data<2>  |   13.730(R)|clk               |   0.000|
ram1Data<3>  |   13.683(R)|clk               |   0.000|
ram1Data<4>  |   13.931(R)|clk               |   0.000|
ram1Data<5>  |   13.593(R)|clk               |   0.000|
ram1Data<6>  |   13.596(R)|clk               |   0.000|
ram1Data<7>  |   13.667(R)|clk               |   0.000|
ram2Addr<0>  |   15.584(R)|clk               |   0.000|
ram2Addr<1>  |   14.760(R)|clk               |   0.000|
ram2Addr<2>  |   13.786(R)|clk               |   0.000|
ram2Addr<3>  |   14.761(R)|clk               |   0.000|
ram2Addr<4>  |   14.411(R)|clk               |   0.000|
ram2Addr<5>  |   14.291(R)|clk               |   0.000|
ram2Addr<6>  |   14.828(R)|clk               |   0.000|
ram2Addr<7>  |   15.128(R)|clk               |   0.000|
ram2Addr<8>  |   15.428(R)|clk               |   0.000|
ram2Addr<9>  |   15.597(R)|clk               |   0.000|
ram2Addr<10> |   15.359(R)|clk               |   0.000|
ram2Addr<11> |   15.475(R)|clk               |   0.000|
ram2Addr<12> |   15.087(R)|clk               |   0.000|
ram2Addr<13> |   14.122(R)|clk               |   0.000|
ram2Addr<14> |   14.313(R)|clk               |   0.000|
ram2Addr<15> |   14.621(R)|clk               |   0.000|
ram2Data<0>  |   15.258(R)|clk               |   0.000|
ram2Data<1>  |   17.303(R)|clk               |   0.000|
ram2Data<2>  |   17.034(R)|clk               |   0.000|
ram2Data<3>  |   17.036(R)|clk               |   0.000|
ram2Data<4>  |   15.104(R)|clk               |   0.000|
ram2Data<5>  |   15.632(R)|clk               |   0.000|
ram2Data<6>  |   16.202(R)|clk               |   0.000|
ram2Data<7>  |   15.643(R)|clk               |   0.000|
ram2Data<8>  |   15.689(R)|clk               |   0.000|
ram2Data<9>  |   14.329(R)|clk               |   0.000|
ram2Data<10> |   15.756(R)|clk               |   0.000|
ram2Data<11> |   15.358(R)|clk               |   0.000|
ram2Data<12> |   15.691(R)|clk               |   0.000|
ram2Data<13> |   14.868(R)|clk               |   0.000|
ram2Data<14> |   15.164(R)|clk               |   0.000|
ram2Data<15> |   15.426(R)|clk               |   0.000|
ram2Oe       |   14.681(R)|clk               |   0.000|
ram2We       |   14.590(R)|clk               |   0.000|
rdn          |   15.595(R)|clk               |   0.000|
wrn          |   15.600(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   19.537(R)|clk               |   0.000|
digit1<1>    |   19.205(R)|clk               |   0.000|
digit1<2>    |   19.531(R)|clk               |   0.000|
digit1<3>    |   18.703(R)|clk               |   0.000|
digit1<4>    |   18.909(R)|clk               |   0.000|
digit1<5>    |   18.973(R)|clk               |   0.000|
digit1<6>    |   18.851(R)|clk               |   0.000|
digit2<0>    |   19.472(R)|clk               |   0.000|
digit2<1>    |   19.695(R)|clk               |   0.000|
digit2<2>    |   20.162(R)|clk               |   0.000|
digit2<3>    |   19.690(R)|clk               |   0.000|
digit2<4>    |   19.582(R)|clk               |   0.000|
digit2<5>    |   19.850(R)|clk               |   0.000|
digit2<6>    |   19.136(R)|clk               |   0.000|
flashAddr<1> |   17.183(R)|clk               |   0.000|
flashAddr<2> |   16.577(R)|clk               |   0.000|
flashAddr<3> |   16.332(R)|clk               |   0.000|
flashAddr<4> |   16.185(R)|clk               |   0.000|
flashAddr<5> |   16.603(R)|clk               |   0.000|
flashAddr<6> |   16.874(R)|clk               |   0.000|
flashAddr<7> |   16.851(R)|clk               |   0.000|
flashAddr<8> |   16.022(R)|clk               |   0.000|
flashAddr<9> |   15.925(R)|clk               |   0.000|
flashAddr<10>|   15.274(R)|clk               |   0.000|
flashAddr<11>|   16.187(R)|clk               |   0.000|
flashAddr<12>|   15.857(R)|clk               |   0.000|
flashAddr<13>|   15.526(R)|clk               |   0.000|
flashAddr<14>|   15.364(R)|clk               |   0.000|
flashAddr<15>|   15.620(R)|clk               |   0.000|
flashAddr<16>|   15.365(R)|clk               |   0.000|
flashCe      |   16.673(R)|clk               |   0.000|
flashData<0> |   16.015(R)|clk               |   0.000|
flashData<1> |   17.151(R)|clk               |   0.000|
flashData<2> |   17.400(R)|clk               |   0.000|
flashData<3> |   17.118(R)|clk               |   0.000|
flashData<4> |   16.791(R)|clk               |   0.000|
flashData<5> |   16.837(R)|clk               |   0.000|
flashData<6> |   16.535(R)|clk               |   0.000|
flashData<7> |   16.848(R)|clk               |   0.000|
flashData<8> |   16.277(R)|clk               |   0.000|
flashData<9> |   17.145(R)|clk               |   0.000|
flashData<10>|   17.046(R)|clk               |   0.000|
flashData<11>|   17.091(R)|clk               |   0.000|
flashData<12>|   17.344(R)|clk               |   0.000|
flashData<13>|   17.302(R)|clk               |   0.000|
flashData<14>|   17.591(R)|clk               |   0.000|
flashData<15>|   17.552(R)|clk               |   0.000|
flashOe      |   17.382(R)|clk               |   0.000|
flashWe      |   17.060(R)|clk               |   0.000|
led<9>       |   17.913(R)|clk               |   0.000|
led<10>      |   17.805(R)|clk               |   0.000|
led<11>      |   19.893(R)|clk               |   0.000|
led<12>      |   18.856(R)|clk               |   0.000|
led<13>      |   16.512(R)|clk               |   0.000|
led<14>      |   16.845(R)|clk               |   0.000|
led<15>      |   15.984(R)|clk               |   0.000|
ram1Data<0>  |   15.025(R)|clk               |   0.000|
ram1Data<1>  |   15.310(R)|clk               |   0.000|
ram1Data<2>  |   14.921(R)|clk               |   0.000|
ram1Data<3>  |   14.874(R)|clk               |   0.000|
ram1Data<4>  |   15.122(R)|clk               |   0.000|
ram1Data<5>  |   14.784(R)|clk               |   0.000|
ram1Data<6>  |   14.787(R)|clk               |   0.000|
ram1Data<7>  |   14.858(R)|clk               |   0.000|
ram2Addr<0>  |   16.775(R)|clk               |   0.000|
ram2Addr<1>  |   15.951(R)|clk               |   0.000|
ram2Addr<2>  |   14.977(R)|clk               |   0.000|
ram2Addr<3>  |   15.952(R)|clk               |   0.000|
ram2Addr<4>  |   15.602(R)|clk               |   0.000|
ram2Addr<5>  |   15.482(R)|clk               |   0.000|
ram2Addr<6>  |   16.019(R)|clk               |   0.000|
ram2Addr<7>  |   16.319(R)|clk               |   0.000|
ram2Addr<8>  |   16.619(R)|clk               |   0.000|
ram2Addr<9>  |   16.788(R)|clk               |   0.000|
ram2Addr<10> |   16.550(R)|clk               |   0.000|
ram2Addr<11> |   16.666(R)|clk               |   0.000|
ram2Addr<12> |   16.278(R)|clk               |   0.000|
ram2Addr<13> |   15.313(R)|clk               |   0.000|
ram2Addr<14> |   15.504(R)|clk               |   0.000|
ram2Addr<15> |   15.812(R)|clk               |   0.000|
ram2Data<0>  |   16.449(R)|clk               |   0.000|
ram2Data<1>  |   18.494(R)|clk               |   0.000|
ram2Data<2>  |   18.225(R)|clk               |   0.000|
ram2Data<3>  |   18.227(R)|clk               |   0.000|
ram2Data<4>  |   16.295(R)|clk               |   0.000|
ram2Data<5>  |   16.823(R)|clk               |   0.000|
ram2Data<6>  |   17.393(R)|clk               |   0.000|
ram2Data<7>  |   16.834(R)|clk               |   0.000|
ram2Data<8>  |   16.880(R)|clk               |   0.000|
ram2Data<9>  |   15.520(R)|clk               |   0.000|
ram2Data<10> |   16.947(R)|clk               |   0.000|
ram2Data<11> |   16.549(R)|clk               |   0.000|
ram2Data<12> |   16.882(R)|clk               |   0.000|
ram2Data<13> |   16.059(R)|clk               |   0.000|
ram2Data<14> |   16.355(R)|clk               |   0.000|
ram2Data<15> |   16.617(R)|clk               |   0.000|
ram2Oe       |   15.872(R)|clk               |   0.000|
ram2We       |   15.781(R)|clk               |   0.000|
rdn          |   16.786(R)|clk               |   0.000|
wrn          |   16.791(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.441|         |         |         |
clk_hand       |    7.441|         |         |         |
opt            |    7.441|         |         |         |
rst            |    7.441|   12.635|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.441|         |         |         |
clk_hand       |    7.441|         |         |         |
opt            |    7.441|         |         |         |
rst            |    7.441|   12.635|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.441|         |         |         |
clk_hand       |    7.441|         |         |         |
opt            |    7.441|         |         |         |
rst            |    7.441|   12.635|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.441|         |         |         |
clk_hand       |    7.441|         |         |         |
opt            |    7.441|         |         |         |
rst            |    7.441|   12.635|   -2.890|   -2.890|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 01:28:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



