{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 19:42:47 2019 " "Info: Processing started: Wed Jun 05 19:42:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 128 144 312 144 "CLK" "" } { 352 96 184 368 "CLK" "" } { 120 312 368 136 "CLK" "" } { 584 768 840 600 "CLK" "" } { 424 768 840 440 "CLK" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 88 184 352 104 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 176 144 312 192 "NWE" "" } { 336 96 184 352 "NWE" "" } { 168 312 368 184 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NE1 " "Info: Assuming node \"NE1\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 152 144 312 168 "NE1" "" } { 48 776 816 64 "NE1" "" } { 144 312 368 160 "NE1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_g7h.tdf" 58 8 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_g7h.tdf" 58 8 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst21 " "Info: Detected gated clock \"dda_module:inst\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst10 " "Info: Detected gated clock \"dda_module:inst\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst8 " "Info: Detected gated clock \"dda_module:inst\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst10~0 " "Info: Detected gated clock \"dda_module:inst\|inst10~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst21~0 " "Info: Detected gated clock \"dda_module:inst\|inst21~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register encoder:inst18\|enc_filter:inst\|inst12 register encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 63.39 MHz 15.776 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 63.39 MHz between source register \"encoder:inst18\|enc_filter:inst\|inst12\" and destination register \"encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" (period= 15.776 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.179 ns + Longest register register " "Info: + Longest register to register delay is 7.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst18\|enc_filter:inst\|inst12 1 REG LC_X11_Y2_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y2_N2; Fanout = 4; REG Node = 'encoder:inst18\|enc_filter:inst\|inst12'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst18|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.200 ns) 1.164 ns encoder:inst18\|encoder_module:inst1\|inst7~0 2 COMB LC_X11_Y2_N6 27 " "Info: 2: + IC(0.964 ns) + CELL(0.200 ns) = 1.164 ns; Loc. = LC_X11_Y2_N6; Fanout = 27; COMB Node = 'encoder:inst18\|encoder_module:inst1\|inst7~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { encoder:inst18|enc_filter:inst|inst12 encoder:inst18|encoder_module:inst1|inst7~0 } "NODE_NAME" } } { "encoder_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/encoder_module.bdf" { { -8 496 560 40 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.643 ns) + CELL(0.978 ns) 4.785 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT 3 COMB LC_X11_Y7_N5 2 " "Info: 3: + IC(2.643 ns) + CELL(0.978 ns) = 4.785 ns; Loc. = LC_X11_Y7_N5; Fanout = 2; COMB Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.621 ns" { encoder:inst18|encoder_module:inst1|inst7~0 encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.908 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT 4 COMB LC_X11_Y7_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.908 ns; Loc. = LC_X11_Y7_N6; Fanout = 2; COMB Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.031 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT 5 COMB LC_X11_Y7_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.031 ns; Loc. = LC_X11_Y7_N7; Fanout = 2; COMB Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.154 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT 6 COMB LC_X11_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.154 ns; Loc. = LC_X11_Y7_N8; Fanout = 2; COMB Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 5.553 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT 7 COMB LC_X11_Y7_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 5.553 ns; Loc. = LC_X11_Y7_N9; Fanout = 6; COMB Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 7.179 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 8 REG LC_X12_Y7_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(1.626 ns) = 7.179 ns; Loc. = LC_X12_Y7_N4; Fanout = 3; REG Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.572 ns ( 49.76 % ) " "Info: Total cell delay = 3.572 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.607 ns ( 50.24 % ) " "Info: Total interconnect delay = 3.607 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { encoder:inst18|enc_filter:inst|inst12 encoder:inst18|encoder_module:inst1|inst7~0 encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.179 ns" { encoder:inst18|enc_filter:inst|inst12 {} encoder:inst18|encoder_module:inst1|inst7~0 {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.964ns 2.643ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.847 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 83 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 83; CLK Node = 'CLK'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 128 144 312 144 "CLK" "" } { 352 96 184 368 "CLK" "" } { 120 312 368 136 "CLK" "" } { 584 768 840 600 "CLK" "" } { 424 768 840 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N2 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 27; REG Node = 'encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X12_Y7_N4 3 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X12_Y7_N4; Fanout = 3; REG Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.847 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 83 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 83; CLK Node = 'CLK'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 128 144 312 144 "CLK" "" } { 352 96 184 368 "CLK" "" } { 120 312 368 136 "CLK" "" } { 584 768 840 600 "CLK" "" } { 424 768 840 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N2 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N2; Fanout = 27; REG Node = 'encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns encoder:inst18\|enc_filter:inst\|inst12 3 REG LC_X11_Y2_N2 4 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X11_Y2_N2; Fanout = 4; REG Node = 'encoder:inst18\|enc_filter:inst\|inst12'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst18|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst18|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "enc_filter.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "enc_filter.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { encoder:inst18|enc_filter:inst|inst12 encoder:inst18|encoder_module:inst1|inst7~0 encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.179 ns" { encoder:inst18|enc_filter:inst|inst12 {} encoder:inst18|encoder_module:inst1|inst7~0 {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.964ns 2.643ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst18|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst18|enc_filter:inst|inst12 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst18|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst18|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst\|test:inst4\|Ntemp\[6\] PULSE_WR CLK 6.837 ns register " "Info: tsu for register \"dda_module:inst\|test:inst4\|Ntemp\[6\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 6.837 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.185 ns + Longest pin register " "Info: + Longest pin to register delay is 10.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_75 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 30; PIN Node = 'PULSE_WR'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 8 136 304 24 "PULSE_WR" "" } { 272 96 184 288 "PULSE_WR" "" } { 0 304 382 16 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.269 ns) + CELL(0.740 ns) 5.141 ns dda_module:inst\|test:inst4\|Equal0~0 2 COMB LC_X9_Y6_N1 42 " "Info: 2: + IC(3.269 ns) + CELL(0.740 ns) = 5.141 ns; Loc. = LC_X9_Y6_N1; Fanout = 42; COMB Node = 'dda_module:inst\|test:inst4\|Equal0~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "D:/Thesis/Hardware-CPLD MAXII/test.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.801 ns) + CELL(1.243 ns) 10.185 ns dda_module:inst\|test:inst4\|Ntemp\[6\] 3 REG LC_X3_Y6_N2 3 " "Info: 3: + IC(3.801 ns) + CELL(1.243 ns) = 10.185 ns; Loc. = LC_X3_Y6_N2; Fanout = 3; REG Node = 'dda_module:inst\|test:inst4\|Ntemp\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.044 ns" { dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|Ntemp[6] } "NODE_NAME" } } { "test.v" "" { Text "D:/Thesis/Hardware-CPLD MAXII/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 30.58 % ) " "Info: Total cell delay = 3.115 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.070 ns ( 69.42 % ) " "Info: Total interconnect delay = 7.070 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.185 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|Ntemp[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.185 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|Ntemp[6] {} } { 0.000ns 0.000ns 3.269ns 3.801ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "D:/Thesis/Hardware-CPLD MAXII/test.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 83 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 83; CLK Node = 'CLK'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 128 144 312 144 "CLK" "" } { 352 96 184 368 "CLK" "" } { 120 312 368 136 "CLK" "" } { 584 768 840 600 "CLK" "" } { 424 768 840 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst4\|Ntemp\[6\] 2 REG LC_X3_Y6_N2 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X3_Y6_N2; Fanout = 3; REG Node = 'dda_module:inst\|test:inst4\|Ntemp\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst4|Ntemp[6] } "NODE_NAME" } } { "test.v" "" { Text "D:/Thesis/Hardware-CPLD MAXII/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst4|Ntemp[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst4|Ntemp[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.185 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|Ntemp[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.185 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|Ntemp[6] {} } { 0.000ns 0.000ns 3.269ns 3.801ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst4|Ntemp[6] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst4|Ntemp[6] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Data\[12\] encoder:inst33\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 18.226 ns register " "Info: tco from clock \"CLK\" to destination pin \"Data\[12\]\" through register \"encoder:inst33\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" is 18.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.921 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 83 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 83; CLK Node = 'CLK'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 128 144 312 144 "CLK" "" } { 352 96 184 368 "CLK" "" } { 120 312 368 136 "CLK" "" } { 584 768 840 600 "CLK" "" } { 424 768 840 440 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X5_Y5_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X5_Y5_N3; Fanout = 27; REG Node = 'encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.946 ns) + CELL(0.918 ns) 9.921 ns encoder:inst33\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X12_Y6_N4 3 " "Info: 3: + IC(4.946 ns) + CELL(0.918 ns) = 9.921 ns; Loc. = LC_X12_Y6_N4; Fanout = 3; REG Node = 'encoder:inst33\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.864 ns" { encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.02 % ) " "Info: Total cell delay = 3.375 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.546 ns ( 65.98 % ) " "Info: Total interconnect delay = 6.546 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.921 ns" { CLK encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.921 ns" { CLK {} CLK~combout {} encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 4.946ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.929 ns + Longest register pin " "Info: + Longest register to pin delay is 7.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst33\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 1 REG LC_X12_Y6_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N4; Fanout = 3; REG Node = 'encoder:inst33\|encoder_module:inst1\|lpm_counter2:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/Thesis/Hardware-CPLD MAXII/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.738 ns) + CELL(0.200 ns) 2.938 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]~19 2 COMB LC_X11_Y4_N7 1 " "Info: 2: + IC(2.738 ns) + CELL(0.200 ns) = 2.938 ns; Loc. = LC_X11_Y4_N7; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[12\]~19'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(2.322 ns) 7.929 ns Data\[12\] 3 PIN PIN_82 0 " "Info: 3: + IC(2.669 ns) + CELL(2.322 ns) = 7.929 ns; Loc. = PIN_82; Fanout = 0; PIN Node = 'Data\[12\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.991 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~19 Data[12] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { -40 136 312 -24 "Data\[15..0\]" "" } { 56 352 448 72 "Data\[7..0\]" "" } { -48 312 393 -32 "Data\[15..0\]" "" } { 288 96 184 304 "Data\[7..0\]" "" } { 536 1000 1070 552 "Data\[15..0\]" "" } { 376 1000 1062 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 31.81 % ) " "Info: Total cell delay = 2.522 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.407 ns ( 68.19 % ) " "Info: Total interconnect delay = 5.407 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.929 ns" { encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~19 Data[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.929 ns" { encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~19 {} Data[12] {} } { 0.000ns 2.738ns 2.669ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.921 ns" { CLK encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.921 ns" { CLK {} CLK~combout {} encoder:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 4.946ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.929 ns" { encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~19 Data[12] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.929 ns" { encoder:inst33|encoder_module:inst1|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~19 {} Data[12] {} } { 0.000ns 2.738ns 2.669ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NE1 Data\[0\] 13.672 ns Longest " "Info: Longest tpd from source pin \"NE1\" to destination pin \"Data\[0\]\" is 13.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NE1 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'NE1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NE1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 152 144 312 168 "NE1" "" } { 48 776 816 64 "NE1" "" } { 144 312 368 160 "NE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.576 ns) + CELL(0.740 ns) 4.448 ns dda_module:inst\|inst21~0 2 COMB LC_X11_Y4_N4 4 " "Info: 2: + IC(2.576 ns) + CELL(0.740 ns) = 4.448 ns; Loc. = LC_X11_Y4_N4; Fanout = 4; COMB Node = 'dda_module:inst\|inst21~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { NE1 dda_module:inst|inst21~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.914 ns) 6.089 ns encoder:inst33\|inst11~0 3 COMB LC_X11_Y4_N2 32 " "Info: 3: + IC(0.727 ns) + CELL(0.914 ns) = 6.089 ns; Loc. = LC_X11_Y4_N2; Fanout = 32; COMB Node = 'encoder:inst33\|inst11~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { dda_module:inst|inst21~0 encoder:inst33|inst11~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.200 ns) 8.983 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~31 4 COMB LC_X8_Y6_N1 1 " "Info: 4: + IC(2.694 ns) + CELL(0.200 ns) = 8.983 ns; Loc. = LC_X8_Y6_N1; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~31'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { encoder:inst33|inst11~0 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(2.322 ns) 13.672 ns Data\[0\] 5 PIN PIN_73 0 " "Info: 5: + IC(2.367 ns) + CELL(2.322 ns) = 13.672 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'Data\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]~31 Data[0] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { -40 136 312 -24 "Data\[15..0\]" "" } { 56 352 448 72 "Data\[7..0\]" "" } { -48 312 393 -32 "Data\[15..0\]" "" } { 288 96 184 304 "Data\[7..0\]" "" } { 536 1000 1070 552 "Data\[15..0\]" "" } { 376 1000 1062 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.308 ns ( 38.82 % ) " "Info: Total cell delay = 5.308 ns ( 38.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.364 ns ( 61.18 % ) " "Info: Total interconnect delay = 8.364 ns ( 61.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.672 ns" { NE1 dda_module:inst|inst21~0 encoder:inst33|inst11~0 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]~31 Data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.672 ns" { NE1 {} NE1~combout {} dda_module:inst|inst21~0 {} encoder:inst33|inst11~0 {} encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]~31 {} Data[0] {} } { 0.000ns 0.000ns 2.576ns 0.727ns 2.694ns 2.367ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst\|74373b:inst7\|18 Data\[6\] NADV 9.162 ns register " "Info: th for register \"dda_module:inst\|74373b:inst7\|18\" (data pin = \"Data\[6\]\", clock pin = \"NADV\") is 9.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 13.960 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 13.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { 88 184 352 104 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.785 ns) + CELL(0.511 ns) 4.428 ns 74373b:inst1\|14 2 REG LC_X11_Y4_N5 1 " "Info: 2: + IC(2.785 ns) + CELL(0.511 ns) = 4.428 ns; Loc. = LC_X11_Y4_N5; Fanout = 1; REG Node = '74373b:inst1\|14'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { NADV 74373b:inst1|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.914 ns) 6.089 ns dda_module:inst\|inst21~0 3 COMB LC_X11_Y4_N4 4 " "Info: 3: + IC(0.747 ns) + CELL(0.914 ns) = 6.089 ns; Loc. = LC_X11_Y4_N4; Fanout = 4; COMB Node = 'dda_module:inst\|inst21~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { 74373b:inst1|14 dda_module:inst|inst21~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.740 ns) 8.696 ns dda_module:inst\|inst10 4 COMB LC_X8_Y4_N9 8 " "Info: 4: + IC(1.867 ns) + CELL(0.740 ns) = 8.696 ns; Loc. = LC_X8_Y4_N9; Fanout = 8; COMB Node = 'dda_module:inst\|inst10'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { dda_module:inst|inst21~0 dda_module:inst|inst10 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.064 ns) + CELL(0.200 ns) 13.960 ns dda_module:inst\|74373b:inst7\|18 5 REG LC_X3_Y6_N2 1 " "Info: 5: + IC(5.064 ns) + CELL(0.200 ns) = 13.960 ns; Loc. = LC_X3_Y6_N2; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst7\|18'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { dda_module:inst|inst10 dda_module:inst|74373b:inst7|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 25.05 % ) " "Info: Total cell delay = 3.497 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.463 ns ( 74.95 % ) " "Info: Total interconnect delay = 10.463 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.960 ns" { NADV 74373b:inst1|14 dda_module:inst|inst21~0 dda_module:inst|inst10 dda_module:inst|74373b:inst7|18 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.960 ns" { NADV {} NADV~combout {} 74373b:inst1|14 {} dda_module:inst|inst21~0 {} dda_module:inst|inst10 {} dda_module:inst|74373b:inst7|18 {} } { 0.000ns 0.000ns 2.785ns 0.747ns 1.867ns 5.064ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.798 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'Data\[6\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { -40 136 312 -24 "Data\[15..0\]" "" } { 56 352 448 72 "Data\[7..0\]" "" } { -48 312 393 -32 "Data\[15..0\]" "" } { 288 96 184 304 "Data\[7..0\]" "" } { 536 1000 1070 552 "Data\[15..0\]" "" } { 376 1000 1062 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data~9 2 COMB IOC_X7_Y8_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N1; Fanout = 4; COMB Node = 'Data~9'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[6] Data~9 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/Thesis/Hardware-CPLD MAXII/xuat_xung.bdf" { { -40 136 312 -24 "Data\[15..0\]" "" } { 56 352 448 72 "Data\[7..0\]" "" } { -48 312 393 -32 "Data\[15..0\]" "" } { 288 96 184 304 "Data\[7..0\]" "" } { 536 1000 1070 552 "Data\[15..0\]" "" } { 376 1000 1062 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(0.914 ns) 4.798 ns dda_module:inst\|74373b:inst7\|18 3 REG LC_X3_Y6_N2 1 " "Info: 3: + IC(2.752 ns) + CELL(0.914 ns) = 4.798 ns; Loc. = LC_X3_Y6_N2; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst7\|18'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { Data~9 dda_module:inst|74373b:inst7|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 42.64 % ) " "Info: Total cell delay = 2.046 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.752 ns ( 57.36 % ) " "Info: Total interconnect delay = 2.752 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { Data[6] Data~9 dda_module:inst|74373b:inst7|18 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.798 ns" { Data[6] {} Data~9 {} dda_module:inst|74373b:inst7|18 {} } { 0.000ns 0.000ns 2.752ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.960 ns" { NADV 74373b:inst1|14 dda_module:inst|inst21~0 dda_module:inst|inst10 dda_module:inst|74373b:inst7|18 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.960 ns" { NADV {} NADV~combout {} 74373b:inst1|14 {} dda_module:inst|inst21~0 {} dda_module:inst|inst10 {} dda_module:inst|74373b:inst7|18 {} } { 0.000ns 0.000ns 2.785ns 0.747ns 1.867ns 5.064ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.740ns 0.200ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { Data[6] Data~9 dda_module:inst|74373b:inst7|18 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.798 ns" { Data[6] {} Data~9 {} dda_module:inst|74373b:inst7|18 {} } { 0.000ns 0.000ns 2.752ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 19:42:48 2019 " "Info: Processing ended: Wed Jun 05 19:42:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
