{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666939674990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666939674994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 14:47:54 2022 " "Processing started: Fri Oct 28 14:47:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666939674994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666939674994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_files -c reg_files " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_files -c reg_files" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666939674994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666939675963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/led/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/led/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "C:/altera/Experiment2/LED/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939676047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939676047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/addr_38/addr_38.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/addr_38/addr_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_38 " "Found entity 1: addr_38" {  } { { "../addr_38/addr_38.v" "" { Text "C:/altera/Experiment2/addr_38/addr_38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939676055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939676055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/data_38/data_38.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/data_38/data_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_38 " "Found entity 1: data_38" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939676059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939676059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/tstage_gate/tstage_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/tstage_gate/tstage_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tstage_gate " "Found entity 1: tstage_gate" {  } { { "../tstage_gate/tstage_gate.v" "" { Text "C:/altera/Experiment2/tstage_gate/tstage_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939676067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939676067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment2/reg_n/reg_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment2/reg_n/reg_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../reg_N/reg_N.v" "" { Text "C:/altera/Experiment2/reg_N/reg_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939676071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939676071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_files.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_files.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_files " "Found entity 1: reg_files" {  } { { "reg_files.bdf" "" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666939676075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666939676075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_files " "Elaborating entity \"reg_files\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666939676123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst2 " "Elaborating entity \"LED\" for hierarchy \"LED:inst2\"" {  } { { "reg_files.bdf" "inst2" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 1400 1560 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939676127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tstage_gate tstage_gate:inst " "Elaborating entity \"tstage_gate\" for hierarchy \"tstage_gate:inst\"" {  } { { "reg_files.bdf" "inst" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 1168 1328 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939676131 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_r tstage_gate.v(7) " "Verilog HDL Always Construct warning at tstage_gate.v(7): variable \"w_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../tstage_gate/tstage_gate.v" "" { Text "C:/altera/Experiment2/tstage_gate/tstage_gate.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676131 "|reg_files|tstage_gate:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in tstage_gate.v(8) " "Verilog HDL Always Construct warning at tstage_gate.v(8): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../tstage_gate/tstage_gate.v" "" { Text "C:/altera/Experiment2/tstage_gate/tstage_gate.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676131 "|reg_files|tstage_gate:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_38 data_38:inst1 " "Elaborating entity \"data_38\" for hierarchy \"data_38:inst1\"" {  } { { "reg_files.bdf" "inst1" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 944 1128 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939676135 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 data_38.v(9) " "Verilog HDL Always Construct warning at data_38.v(9): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676135 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 data_38.v(10) " "Verilog HDL Always Construct warning at data_38.v(10): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676135 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 data_38.v(11) " "Verilog HDL Always Construct warning at data_38.v(11): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676139 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 data_38.v(12) " "Verilog HDL Always Construct warning at data_38.v(12): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676139 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 data_38.v(13) " "Verilog HDL Always Construct warning at data_38.v(13): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676139 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 data_38.v(14) " "Verilog HDL Always Construct warning at data_38.v(14): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676139 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in7 data_38.v(15) " "Verilog HDL Always Construct warning at data_38.v(15): variable \"in7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676139 "|reg_files|data_38:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in8 data_38.v(16) " "Verilog HDL Always Construct warning at data_38.v(16): variable \"in8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../data_38/data_38.v" "" { Text "C:/altera/Experiment2/data_38/data_38.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666939676139 "|reg_files|data_38:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N reg_N:reg1 " "Elaborating entity \"reg_N\" for hierarchy \"reg_N:reg1\"" {  } { { "reg_files.bdf" "reg1" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { -176 280 456 -32 "reg1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939676139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_38 addr_38:addr_sel " "Elaborating entity \"addr_38\" for hierarchy \"addr_38:addr_sel\"" {  } { { "reg_files.bdf" "addr_sel" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 184 -472 -320 360 "addr_sel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666939676147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDsel GND " "Pin \"LEDsel\" is stuck at GND" {  } { { "reg_files.bdf" "" { Schematic "C:/altera/Experiment2/reg_files/reg_files.bdf" { { 240 1632 1808 256 "LEDsel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666939676556 "|reg_files|LEDsel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666939676556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666939676659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666939676942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666939676942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666939676986 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666939676986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666939676986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666939676986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666939677014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 14:47:57 2022 " "Processing ended: Fri Oct 28 14:47:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666939677014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666939677014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666939677014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666939677014 ""}
