{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567351225564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567351225579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 10:20:25 2019 " "Processing started: Sun Sep 01 10:20:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567351225579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351225579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica3 -c Practica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica3 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351225579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567351227598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567351227598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/concatenador_datos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254483 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/divisor_datos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254515 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2-Behavioral " "Found design unit 1: register2-Behavioral" {  } { { "register2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/register2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254543 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/register2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254565 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica3 " "Found entity 1: Practica3" {  } { { "Practica3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254648 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchSalidas-Behavioral " "Found design unit 1: switchSalidas-Behavioral" {  } { { "switchSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/switchSalidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254682 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchSalidas " "Found entity 1: switchSalidas" {  } { { "switchSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/switchSalidas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567351254682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351254682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica3 " "Elaborating entity \"Practica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567351255040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchSalidas switchSalidas:inst6 " "Elaborating entity \"switchSalidas\" for hierarchy \"switchSalidas:inst6\"" {  } { { "Practica3.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { { 416 1032 1240 528 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351255203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst3 " "Elaborating entity \"memory\" for hierarchy \"memory:inst3\"" {  } { { "Practica3.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { { 216 992 1160 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351255264 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(68) " "VHDL Process Statement warning at memory.vhd(68): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/memory.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567351255302 "|Practica3|memory:inst3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[40..63\] memory.vhd(14) " "Using initial value X (don't care) for net \"internal_mem\[40..63\]\" at memory.vhd(14)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/memory.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351255302 "|Practica3|memory:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos concatenador_datos:inst " "Elaborating entity \"concatenador_datos\" for hierarchy \"concatenador_datos:inst\"" {  } { { "Practica3.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { { 208 744 944 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351255313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:inst4 " "Elaborating entity \"register2\" for hierarchy \"register2:inst4\"" {  } { { "Practica3.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { { 264 464 704 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351255331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst1 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst1\"" {  } { { "Practica3.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { { 80 320 520 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351255373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(21) " "VHDL Process Statement warning at sensa_boton.vhd(21): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica3/sensa_boton.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567351255412 "|Practica3|sensa_boton:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst2 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst2\"" {  } { { "Practica3.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica3/Practica3.bdf" { { 216 1392 1592 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351255414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567351259489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567351262839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567351262839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567351264099 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567351264099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567351264099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567351264099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567351264154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 01 10:21:04 2019 " "Processing ended: Sun Sep 01 10:21:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567351264154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567351264154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567351264154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567351264154 ""}
