<paper id="1571054242"><title>Bounded Model Checking for Timed Systems</title><year>2002</year><authors><author org="ITC-IRST" id="83376002">Gilles Audemard</author><author org="ITC-IRST" id="1478355294">Alessandro Cimatti</author><author org="ITC-IRST" id="103837225">Artur Kornilowicz</author><author org="DIT, UniversitÃ  di Trento" id="2150132257">Roberto Sebastiani</author></authors><n_citation>105</n_citation><doc_type>Conference</doc_type><references><reference>14839205</reference><reference>1482233117</reference><reference>1490969264</reference><reference>1495026145</reference><reference>1550626198</reference><reference>1589982562</reference><reference>1787074469</reference><reference>1863150103</reference><reference>1903000972</reference><reference>1939356072</reference><reference>1989746243</reference><reference>2057361103</reference><reference>2062787735</reference><reference>2100404896</reference><reference>2130773092</reference><reference>2139925070</reference><reference>2145594292</reference><reference>2166071597</reference><reference>2911583164</reference></references><venue id="1173173816" type="C">Formal Techniques for (Networked and) Distributed Systems</venue><doi>10.1007/3-540-36135-9_16</doi><keywords><keyword weight="0.42531">Discrete mathematics</keyword><keyword weight="0.50878">Constraint satisfaction</keyword><keyword weight="0.62419">Model checking</keyword><keyword weight="0.46168">Computer science</keyword><keyword weight="0.51036">Satisfiability</keyword><keyword weight="0.52647">Linear temporal logic</keyword><keyword weight="0.46895">Theoretical computer science</keyword><keyword weight="0.5637">Solver</keyword><keyword weight="0.516">Boolean data type</keyword><keyword weight="0.51779">Propositional variable</keyword><keyword weight="0.58095">Formal verification</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Enormous progress has been achieved in the last decade in the verification of timed systems, making it possible to analyze significant real-world protocols. An open challenge is the identification of fully symbolic verification techniques, able to deal effectively with the finite state component as well as with the timing aspects. In this paper we propose a new, symbolic verification technique that extends the Bounded Model Checking (BMC) approach for the verification of timed systems. The approach is based on the following ingredients. First, a BMC problem for timed systems is reduced to the satisfiability of a math-formula, i.e., a boolean combination of propositional variables and linear mathematical relations over real variables (used to represent clocks). Then, an appropriate solver, called MATHSAT, is used to check the satisfiability of the math-formula. The solver is based on the integration of SAT techniques with some specialized decision procedures for linear mathematical constraints, and requires polynomial memory. Our methods allow for handling expressive properties in a fully-symbolic way. A preliminary experimental evaluation confirms the potential of the approach.</abstract></paper>