<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Computer Organisation</title>
</head>
<body>
    
    <marquee><h1>Computer Organization</h1></marquee>
    <hr>
    <fieldset>
    <h1>UNIT I</h1>
    <h2>Basic Structure of Computers:</h2> <h3>Computer Types, Functional unit, Data Representation,
    Fixed Point Representation, Floating – Point Representation, Error Detection codes.
    Register Transfer Language and Micro operations: Register Transfer language. Register
    Transfer, Bus and memory transfers, Micro Operations and its types, Arithmetic logic shift
    unit.</h3>
    </fieldset>
    <hr>
    <fieldset>
    <h1>UNIT II</h1>
    <h2>Basic Computer Organization and Design:</h2><h3>Instruction codes, Computer Registers,
    Computer instructions, Timing and Control, Instruction cycle, Memory Reference
    Instructions, Input – Output and Interrupt, Complete Computer Description.
    Micro Programmed Control: Control memory, Address sequencing, Micro program
    example, Design of control unit, Micro program Sequencer, Hard wired control Vs Micro
    programmed control.</h3>
    </fieldset>
    <hr>
    <fieldset>
    <h1>UNIT III</h1>
    <h2>Central Processing Unit Organization:</h2><h3> General Register Organization, STACK
    organization. Instruction formats, Addressing modes. DATA Transfer and manipulation,
    Program control. Reduced Instruction set computer.
    Computer Arithmetic: Addition and subtraction, multiplication Algorithms, Floating –
    point Arithmetic operations, BCD Adder.</h3>
    </fieldset>
    <hr>
    <fieldset>
    <h1>UNIT IV</h1>
    <h2>Input-Output Organization:</h2><h3>Peripheral Devices, Input-Output Interface, Asynchronous
    data transfer Modes of Transfer, Priority Interrupt, Direct memory Access, Input –Output
    Processor (IOP).
    Pipeline and Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline,
    Instruction Pipeline, Dependencies, Vector Processing.</h3>
    </fieldset>
    <hr>
    <fieldset>
    <h1>UNIT V</h1>
    <h2>Memory Organization:</h2><h3> 
    Memory Hierarchy, Main memory- RAM and ROM chips,
    Memory Address map, Auxiliary memory – Magnetic Disks, Magnetic Tapes, Associative
    Memory – Hardware Organization, Match Logic, Cache Memory – Associative mapping,
    Direct mapping, Set associative mapping, Writing into cache and cache initialization, Cache
    Coherence, Virtual memory – Address Space and Memory Space, Address mapping using
    pages, Associative Memory page table, Page Replacement.
    Multi Processors: Characteristics or Multiprocessors, Interconnection Structures, Cache
    Coherence, Shared Memory Multiprocessors.</h3>
    </fieldset>
    <h3 align="right"><a href="https://github.com/ravikumarr1802">@ravikumarr1802</a></h3>
    <hr>
</body>
</html>
