<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/samdl/chip/saml_dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_4337429cd22fee4faa5e213f5157b3fd.html">samdl</a></li><li class="navelem"><a class="el" href="dir_ab85dced34d8e2201e86bb8a58470e6d.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">saml_dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/samdl/chip/saml_dmac.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * References:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *   &quot;Atmel SAM L21E / SAM L21G / SAM L21J Smart ARM-Based Microcontroller</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   Datasheet&quot;, Atmel-42385C-SAML21_Datasheet_Preliminary-03/20/15</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMDL_CHIP_SAML_DMAC_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMDL_CHIP_SAML_DMAC_H</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_FAMILY_SAML21</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* DMAC register offsets ********************************************************************/</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SAM_DMAC_CTRL_OFFSET             0x0000  </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCCTRL_OFFSET          0x0002  </span><span class="comment">/* CRC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCDATAIN_OFFSET        0x0004  </span><span class="comment">/* CRC Data Input Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCCHKSUM_OFFSET        0x0008  </span><span class="comment">/* CRC Checksum Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCSTATUS_OFFSET        0x000c  </span><span class="comment">/* CRC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_DBGCTRL_OFFSET          0x000d  </span><span class="comment">/* Debug Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_QOSCTRL_OFFSET          0x000e  </span><span class="comment">/* Quality of Service Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_SWTRIGCTRL_OFFSET       0x0010  </span><span class="comment">/* Software Trigger Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_PRICTRL0_OFFSET         0x0014  </span><span class="comment">/* Priority Control 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_INTPEND_OFFSET          0x0020  </span><span class="comment">/* Interrupt Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_INTSTATUS_OFFSET        0x0024  </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_BUSYCH_OFFSET           0x0028  </span><span class="comment">/* Busy Channels Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_PENDCH_OFFSET           0x002c  </span><span class="comment">/* Pending Channels Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_ACTIVE_OFFSET           0x0030  </span><span class="comment">/* Active Channels and Levels Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_BASEADDR_OFFSET         0x0034  </span><span class="comment">/* Descriptor Memory Section Base Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_WRBADDR_OFFSET          0x0038  </span><span class="comment">/* Write-Back Memory Section Base Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHID_OFFSET             0x003f  </span><span class="comment">/* Channel ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHCTRLA_OFFSET          0x0040  </span><span class="comment">/* Channel Control A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHCTRLB_OFFSET          0x0044  </span><span class="comment">/* Channel Control B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHINTENCLR_OFFSET       0x004c  </span><span class="comment">/* Channel Interrupt Enable Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHINTENSET_OFFSET       0x004d  </span><span class="comment">/* Channel Interrupt Enable Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHINTFLAG_OFFSET        0x004e  </span><span class="comment">/* Channel Interrupt Flag Status and Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHSTATUS_OFFSET         0x004f  </span><span class="comment">/* Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* LPSRAM Registers Relative to BASEADDR or WRBADDR */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SAM_LPSRAM_BTCTRL_OFFSET         0x0000  </span><span class="comment">/* Block Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_LPSRAM_BTCNT_OFFSET          0x0002  </span><span class="comment">/* Block Transfer Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_LPSRAM_SRCADDR_OFFSET        0x0004  </span><span class="comment">/* Block Transfer Source Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_LPSRAM_DSTADDR_OFFSET        0x0008  </span><span class="comment">/* Block Transfer Destination Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_LPSRAM_DESCADDR_OFFSET       0x000c  </span><span class="comment">/* Next Address Descriptor Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* DMAC register addresses ******************************************************************/</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SAM_DMAC_CTRL                  (SAM_DMAC_BASE+SAM_DMAC_CTRL_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCCTRL               (SAM_DMAC_BASE+SAM_DMAC_CRCCTRL_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCDATAIN             (SAM_DMAC_BASE+SAM_DMAC_CRCDATAIN_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCCHKSUM             (SAM_DMAC_BASE+SAM_DMAC_CRCCHKSUM_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CRCSTATUS             (SAM_DMAC_BASE+SAM_DMAC_CRCSTATUS_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_DBGCTRL               (SAM_DMAC_BASE+SAM_DMAC_DBGCTRL_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_QOSCTRL               (SAM_DMAC_BASE+SAM_DMAC_QOSCTRL_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_SWTRIGCTRL            (SAM_DMAC_BASE+SAM_DMAC_SWTRIGCTRL_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_PRICTRL0              (SAM_DMAC_BASE+SAM_DMAC_PRICTRL0_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_INTPEND               (SAM_DMAC_BASE+SAM_DMAC_INTPEND_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_INTSTATUS             (SAM_DMAC_BASE+SAM_DMAC_INTSTATUS_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_BUSYCH                (SAM_DMAC_BASE+SAM_DMAC_BUSYCH_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_PENDCH                (SAM_DMAC_BASE+SAM_DMAC_PENDCH_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_ACTIVE                (SAM_DMAC_BASE+SAM_DMAC_ACTIVE_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_BASEADDR              (SAM_DMAC_BASE+SAM_DMAC_BASEADDR_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_WRBADDR               (SAM_DMAC_BASE+SAM_DMAC_WRBADDR_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHID                  (SAM_DMAC_BASE+SAM_DMAC_CHID_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHCTRLA               (SAM_DMAC_BASE+SAM_DMAC_CHCTRLA_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHCTRLB               (SAM_DMAC_BASE+SAM_DMAC_CHCTRLB_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHINTENCLR            (SAM_DMAC_BASE+SAM_DMAC_CHINTENCLR_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHINTENSET            (SAM_DMAC_BASE+SAM_DMAC_CHINTENSET_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHINTFLAG             (SAM_DMAC_BASE+SAM_DMAC_CHINTFLAG_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_DMAC_CHSTATUS              (SAM_DMAC_BASE+SAM_DMAC_CHSTATUS_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* DMAC register bit definitions ************************************************************/</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Control Register */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DMAC_CTRL_SWRST                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_DMAENABLE              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_CRCENABLE              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  CRC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN0                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Priority level 0 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN1                 (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Priority level 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRL_LVLEN2                 (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Priority level 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* CRC Control Register */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_SHIFT   (0)       </span><span class="comment">/* Bits 0-1: CRC beat size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_MASK    (3 &lt; DMAC_CRCCTRL_CRCBEATSIZE_SHIFT)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCBEATSIZE_BYTE  (0 &lt; DMAC_CRCCTRL_CRCBEATSIZE_SHIFT) </span><span class="comment">/* 8-bit bus transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCBEATSIZE_HWORD (1 &lt; DMAC_CRCCTRL_CRCBEATSIZE_SHIFT) </span><span class="comment">/* 16-bit bus transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCBEATSIZE_WORD  (2 &lt; DMAC_CRCCTRL_CRCBEATSIZE_SHIFT) </span><span class="comment">/* 32-bit bus transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_SHIFT       (2)       </span><span class="comment">/* Bits 2-3: CRC polynomial type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_MASK        (3 &lt; DMAC_CRCCTRL_CRCPOLY_SHIFT)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCPOLY_CRC16     (0 &lt; DMAC_CRCCTRL_CRCPOLY_SHIFT) </span><span class="comment">/* CRC-16 (CRC-CCITT) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCPOLY_CRC32     (1 &lt; DMAC_CRCCTRL_CRCPOLY_SHIFT) </span><span class="comment">/* CRC32 (IEEE 802.3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_SHIFT        (8)       </span><span class="comment">/* Bits 8-13: CRC Input Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_MASK         (0x3f &lt; DMAC_CRCCTRL_CRCSRC_SHIFT)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCSRC_NOACTION   (0 &lt; DMAC_CRCCTRL_CRCSRC_SHIFT) </span><span class="comment">/* No action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCSRC_IO         (1 &lt; DMAC_CRCCTRL_CRCSRC_SHIFT) </span><span class="comment">/* I/O interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CRCCTRL_CRCSRC_CHAN(n)    (((uint32_t)(n) + 0x20) &lt; DMAC_CRCCTRL_CRCSRC_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* CRC Data Input Register (32-bit value) */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* CRC Checksum Register (32-bit value) */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* CRC Status Register */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCBUSY           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  CRC module busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CRCSTATUS_CRCZERO           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  CRC zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Debug Control Register */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_DBGRUN              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Debug run */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Quality of Service Control Register */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: Write back quality of service */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_MASK         (3 &lt;&lt; DMAC_QOSCTRL_WRBQOS_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_WRBQOS_DISABLE    (0 &lt;&lt; DMAC_QOSCTRL_WRBQOS_SHIFT) </span><span class="comment">/* Background */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_WRBQOS_LOW        (1 &lt;&lt; DMAC_QOSCTRL_WRBQOS_SHIFT) </span><span class="comment">/* Sensitive bandwidth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_WRBQOS_MEDIUM     (2 &lt;&lt; DMAC_QOSCTRL_WRBQOS_SHIFT) </span><span class="comment">/* Sensitive latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_WRBQOS_HIGH       (3 &lt;&lt; DMAC_QOSCTRL_WRBQOS_SHIFT) </span><span class="comment">/* Critical latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS_SHIFT          (2)       </span><span class="comment">/* Bits 2-3: Fetch quality of service */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_FQOS_MASK           (3 &lt;&lt; DMAC_QOSCTRL_FQOS_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_FQOS_DISABLE      (0 &lt;&lt; DMAC_QOSCTRL_FQOS_SHIFT) </span><span class="comment">/* Background */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_FQOS_LOW          (1 &lt;&lt; DMAC_QOSCTRL_FQOS_SHIFT) </span><span class="comment">/* Sensitive bandwidth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_FQOS_MEDIUM       (2 &lt;&lt; DMAC_QOSCTRL_FQOS_SHIFT) </span><span class="comment">/* Sensitive latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_FQOS_HIGH         (3 &lt;&lt; DMAC_QOSCTRL_FQOS_SHIFT) </span><span class="comment">/* Critical latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS_SHIFT          (4)       </span><span class="comment">/* Bits 4-5: Data transfer quality of service */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_QOSCTRL_DQOS_MASK           (3 &lt;&lt; DMAC_QOSCTRL_DQOS_SHIFT)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_DQOS_DISABLE      (0 &lt;&lt; DMAC_QOSCTRL_DQOS_SHIFT) </span><span class="comment">/* Background */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_DQOS_LOW          (1 &lt;&lt; DMAC_QOSCTRL_DQOS_SHIFT) </span><span class="comment">/* Sensitive bandwidth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_DQOS_MEDIUM       (2 &lt;&lt; DMAC_QOSCTRL_DQOS_SHIFT) </span><span class="comment">/* Sensitive latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_QOSCTRL_DQOS_HIGH         (3 &lt;&lt; DMAC_QOSCTRL_DQOS_SHIFT) </span><span class="comment">/* Critical latency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Common bit definitions for: Software Trigger Control Register, Interrupt Status Register,</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * Busy Channels Register, and Pending Channels Register</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define DMAC_CHAN(n)                     (1 &lt;&lt; (n)) </span><span class="comment">/* DMAC Channel n, n=0-15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Priority Control 0 Register */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0_SHIFT      (0)       </span><span class="comment">/* Bits 0-3: Level 0 channel priority number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0_MASK       (15 &lt;&lt; DMAC_PRICTRL0_LVLPRI0_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_PRICTRL0_LVLPRI0(n)       ((uint32_t)(n) &lt;&lt; DMAC_PRICTRL0_LVLPRI0_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Level 0 round-robin arbitrarion enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1_SHIFT      (8)       </span><span class="comment">/* Bits 8-11: Level 1 channel priority number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1_MASK       (15 &lt;&lt; DMAC_PRICTRL0_LVLPRI1_SHIFT)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_PRICTRL0_LVLPRI1(n)       ((uint32_t)(n) &lt;&lt; DMAC_PRICTRL0_LVLPRI1_SHIFT)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN1           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15:  Level 1 round-robin arbitrarion enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2_SHIFT      (16)      </span><span class="comment">/* Bits 16-18: Level 2 channel priority number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2_MASK       (7 &lt;&lt; DMAC_PRICTRL0_LVLPRI2_SHIFT)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_PRICTRL0_LVLPRI2(n)       ((uint32_t)(n) &lt;&lt; DMAC_PRICTRL0_LVLPRI2_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN2           (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23:  Level 2 round-robin arbitrarion enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* Interrupt Pending Register */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_ID_SHIFT            (0)       </span><span class="comment">/* Bit 0-3: Channel ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_ID_MASK             (15 &lt;&lt; DMAC_INTPEND_ID_SHIFT)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_TERR                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Transfer error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_TCMPL               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Transfer complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_SUSP                (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Channel suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_FERR                (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Fetch error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_BUSY                (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INTPEND_PEND                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* Active Channels and Levels Register */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX0               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Level 0 channel trigger request executing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX1               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Level 1 channel trigger request executing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_LVLEX2               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Level 2 channel trigger request executing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_ID_SHIFT             (8)       </span><span class="comment">/* Bits 8-11: Active channel ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_ID_MASK              (15 &lt;&lt; DMAC_ACTIVE_ID_SHIFT)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_ABUSY                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Active channel busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_BTCNT_SHIFT          (16)      </span><span class="comment">/* Bit 16-31: Active channel block transfer count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_ACTIVE_BTCNT_MASK           (0xffff &lt;&lt; DMAC_ACTIVE_BTCNT_SHIFT)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* Descriptor Memory Section Base Address Register (32-bit address) */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Write-Back Memory Section Base Address Register (31-bit address) */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Channel ID Register */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DMAC_CHID_MASK                   0x0f      </span><span class="comment">/* Bits 0-3: Channel ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Channel Control A Register */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_SWRST               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Channel software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLA_ENABLE              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLA_RUNSTDBY            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Channel run in standby */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* Channel Control B Register */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_SHIFT         (0)       </span><span class="comment">/* Bits 0-2: Event input action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVACT_MASK          (7 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_NOACT       (0 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* No action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_TRIG        (1 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* Normal Transfer and Conditional Transfer on Strobe</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_CTRIG       (2 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* Conditional transfer trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_CBLOCK      (3 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* Conditional block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_SUSPEND     (4 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* Channel suspend operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_RESUME      (5 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* Channel resume operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_EVACT_SSKIP       (6 &lt;&lt; DMAC_CHCTRLB_EVACT_SHIFT) </span><span class="comment">/* Skip next block suspend action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVIE                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Channel event input enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_EVOE                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Channel event output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL_SHIFT           (5)       </span><span class="comment">/* Bits 5-6: Channel arbitration level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_LVL_MASK            (3 &lt;&lt; DMAC_CHCTRLB_LVL_SHIFT)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_LVL(n)            ((uint32_t)(n) &lt;&lt; DMAC_CHCTRLB_LVL_SHIFT)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_LVL_LVL0          (0 &lt;&lt; DMAC_CHCTRLB_LVL_SHIFT) </span><span class="comment">/* Channel priority level 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_LVL_LVL1          (1 &lt;&lt; DMAC_CHCTRLB_LVL_SHIFT) </span><span class="comment">/* Channel priority level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_LVL_LVL2          (2 &lt;&lt; DMAC_CHCTRLB_LVL_SHIFT) </span><span class="comment">/* Channel priority level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_LVL_LVL3          (3 &lt;&lt; DMAC_CHCTRLB_LVL_SHIFT) </span><span class="comment">/* Channel priority level 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SHIFT       (8)       </span><span class="comment">/* Bits 8-13: Trigger source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_MASK        (0x3f &lt;&lt; DMAC_CHCTRLB_TRIGSRC_SHIFT)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMAC_CHCTRLB_TRIGSRC(n)        ((uint32_t)(n) &lt;&lt; DMAC_CHCTRLB_TRIGSRC_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_SHIFT       (22)      </span><span class="comment">/* Bits 22-23: Trigger action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_MASK        (3 &lt;&lt; DMAC_CHCTRLB_TRIGACT_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_TRIGACT_BLOCK     (0 &lt;&lt; DMAC_CHCTRLB_TRIGACT_SHIFT) </span><span class="comment">/* One trigger required for each action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_TRIGACT_BEAT      (2 &lt;&lt; DMAC_CHCTRLB_TRIGACT_SHIFT) </span><span class="comment">/* One trigger required for beat transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_TRIGACT_TRANSACT  (3 &lt;&lt; DMAC_CHCTRLB_TRIGACT_SHIFT) </span><span class="comment">/* One trigger required for each transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_CMD_SHIFT           (24)      </span><span class="comment">/* Bits 24-25: Software command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCTRLB_CMD_MASK            (3 &lt;&lt; DMAC_CHCTRLB_CMD_SHIFT)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_CMD_NOACTION      (0 &lt;&lt; DMAC_CHCTRLB_CMD_SHIFT) </span><span class="comment">/* No action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_CMD_SUSPEND       (1 &lt;&lt; DMAC_CHCTRLB_CMD_SHIFT) </span><span class="comment">/* Channel suspend operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMAC_CHCTRLB_CMD_RESUME        (2 &lt;&lt; DMAC_CHCTRLB_CMD_SHIFT) </span><span class="comment">/* Channel resume operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Values for use with the DMAC_CHCTRLB_TRIGSRC(n) macro: */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define DMAC_TRIGSRC_DISABLE             (0)  </span><span class="comment">/* Only software/event triggers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM0_RX          (1)  </span><span class="comment">/* SERCOM0 RX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM0_TX          (2)  </span><span class="comment">/* SERCOM0 TX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM1_RX          (3)  </span><span class="comment">/* SERCOM1 RX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM1_TX          (4)  </span><span class="comment">/* SERCOM1 TX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM2_RX          (5)  </span><span class="comment">/* SERCOM2 RX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM2_TX          (6)  </span><span class="comment">/* SERCOM2 TX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM3_RX          (7)  </span><span class="comment">/* SERCOM3 RX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM3_TX          (8)  </span><span class="comment">/* SERCOM3 TX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM4_RX          (9)  </span><span class="comment">/* SERCOM4 RX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_SERCOM4_TX          (10) </span><span class="comment">/* SERCOM4 TX Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC0_OVF            (11) </span><span class="comment">/* TCC0 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC0_MC0            (12) </span><span class="comment">/* TCC0 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC0_MC1            (13) </span><span class="comment">/* TCC0 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC0_MC2            (14) </span><span class="comment">/* TCC0 Match/Compare 2 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC0_MC3            (15) </span><span class="comment">/* TCC0 Match/Compare 3 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC1_OVF            (16) </span><span class="comment">/* TCC1 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC1_MC0            (17) </span><span class="comment">/* TCC1 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC1_MC1            (18) </span><span class="comment">/* TCC1 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC2_OVF            (19) </span><span class="comment">/* TCC2 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC2_MC0            (20) </span><span class="comment">/* TCC2 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TCC2_MC1            (21) </span><span class="comment">/* TCC2 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC0_OVF             (22) </span><span class="comment">/* TC0 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC0_MC0             (23) </span><span class="comment">/* TC0 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC0 MC1             (24) </span><span class="comment">/* TC0 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC1_OVF             (25) </span><span class="comment">/* TC1 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC1_MC0             (26) </span><span class="comment">/* TC1 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC1_MC1             (27) </span><span class="comment">/* TC1 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC2_OVF             (28) </span><span class="comment">/* TC2 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC2_MC0             (29) </span><span class="comment">/* TC2 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC2_MC1             (30) </span><span class="comment">/* TC2 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC3_OVF             (31) </span><span class="comment">/* TC3 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC3_MC0             (32) </span><span class="comment">/* TC3 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC3_MC1             (33) </span><span class="comment">/* TC3 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC4_OVF             (34) </span><span class="comment">/* TC4 Overflow Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC4_MC0             (35) </span><span class="comment">/* TC4 Match/Compare 0 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_TC4_MC1             (36) </span><span class="comment">/* TC4 Match/Compare 1 Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_ADC_RESRDY          (37) </span><span class="comment">/* ADC Result Ready Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_DAC0_EMPTY          (38) </span><span class="comment">/* DAC0 Empty Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_DAC1_EMPTY          (39) </span><span class="comment">/* DAC1 Empty Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_AES_WR              (44) </span><span class="comment">/* AES Write Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_TRIGSRC_AES_RD              (45) </span><span class="comment">/* AES Read Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Common register bit definitions: Channel Interrupt Enable Clear Register, Channel Interrupt</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * Enable Set Register, and  Channel Interrupt Flag Status and Clear Register</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DMAC_INT_TERR                    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transfer error interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INT_TCMPL                   (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Channel transfer complete interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INT_SUSP                    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Channel suspend interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_INT_ALL                     (0x07)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* Channel Status Register */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_PEND               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Chennel pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSTATUS_BUSY               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Channel busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHSTATUS_FERR               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Channel fetch error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* Block Transfer Control Register */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LPSRAM_BTCTRL_VALID              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Descriptor valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_EVOSEL_SHIFT       (1)      </span><span class="comment">/* Bits 1-2: Event output selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_EVOSEL_MASK        (3 &lt;&lt; LPSRAM_BTCTRL_EVOSEL_SHIFT)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_EVOSEL_DISABLE   (0 &lt;&lt; LPSRAM_BTCTRL_EVOSEL_SHIFT) </span><span class="comment">/* Event generation disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_EVOSEL_BLOCK     (1 &lt;&lt; LPSRAM_BTCTRL_EVOSEL_SHIFT) </span><span class="comment">/* Event strobe when block transfer complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_EVOSEL_BEAT      (3 &lt;&lt; LPSRAM_BTCTRL_EVOSEL_SHIFT) </span><span class="comment">/* Event strobe when beat transfer complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_BLOCKACT_SHIFT     (3)      </span><span class="comment">/* Bits 3-4: Block action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_BLOCKACT_MASK      (3 &lt;&lt; LPSRAM_BTCTRL_BLOCKACT_SHIFT)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BLOCKACT_NOACT   (0 &lt;&lt; LPSRAM_BTCTRL_BLOCKACT_SHIFT) </span><span class="comment">/* Channel disabled if last block transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BLOCKACT_INT     (1 &lt;&lt; LPSRAM_BTCTRL_BLOCKACT_SHIFT) </span><span class="comment">/* Channel disabled if last block transfer + block int */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BLOCKACT_SUSPEND (2 &lt;&lt; LPSRAM_BTCTRL_BLOCKACT_SHIFT) </span><span class="comment">/* Channel suspend operation is completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BLOCKACT_BOTH    (3 &lt;&lt; LPSRAM_BTCTRL_BLOCKACT_SHIFT) </span><span class="comment">/* Both channel suspend operation + block int */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_BEATSIZE_SHIFT     (8)      </span><span class="comment">/* Bits 8-9: Beat size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_BEATSIZE_MASK      (3 &lt;&lt; LPSRAM_BTCTRL_BEATSIZE_SHIFT)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BEATSIZE_BYTE    (0 &lt;&lt; LPSRAM_BTCTRL_BEATSIZE_SHIFT) </span><span class="comment">/* 8-bit bus transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BEATSIZE_HWORD   (1 &lt;&lt; LPSRAM_BTCTRL_BEATSIZE_SHIFT) </span><span class="comment">/* 16-bit bus transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_BEATSIZE_WORD    (2 &lt;&lt; LPSRAM_BTCTRL_BEATSIZE_SHIFT) </span><span class="comment">/* 32-bit bus transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_SRCINC             (1 &lt;&lt; 10)  </span><span class="comment">/* Bit 10: Source address increment enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_DSTINC             (1 &lt;&lt; 11)  </span><span class="comment">/* Bit 11: Destination address increment enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_STEPSEL            (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: Step selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_STEPSIZE_SHIFT     (13)      </span><span class="comment">/* Bits 13-15: Address increment step */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPSRAM_BTCTRL_STEPSIZE_MASK      (7 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X1      (0 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X2      (1 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X4      (2 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X8      (3 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X16     (4 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X32     (5 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X64     (6 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LPSRAM_BTCTRL_STEPSIZE_X128    (7 &lt;&lt; LPSRAM_BTCTRL_STEPSIZE_SHIFT) </span><span class="comment">/* Next ADDR = ADDR + (BEATSIZE+1) * 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* Block Transfer Count Register (16-bit count) */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* Block Transfer Source Address Register (32-bit address) */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* Block Transfer Destination Address Register (32-bit address) */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* Next Address Descriptor Register (32-bit address) */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* DMA descriptor */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">struct </span>dma_desc_s</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  uint16_t btctrl;   <span class="comment">/* Block Transfer Control Register */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  uint16_t btcnt;    <span class="comment">/* Block Transfer Count Register */</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  uint32_t srcaddr;  <span class="comment">/* Block Transfer Source Address Register */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  uint32_t dstaddr;  <span class="comment">/* Block Transfer Destination Address Register */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  uint32_t descaddr; <span class="comment">/* Next Address Descriptor Register */</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;};</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CONFIG_ARCH_FAMILY_SAML21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMDL_CHIP_SAML_DMAC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
