.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000011010
001000000000000000
100000000000000000
001000000000000001
000001111001110001
000000001011010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000001100
000001010000001000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 0
110000000000000010
000100000001011000
000010000000000000
000000110000000001
000000111010100001
000000000001010000
001000000000000000
000000000000000000
010000110000000000
000000000000000000
000000000000101110
100011110011111100
000001010000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 6 0
010000111000000010
010100000000100000
000010000000000000
000000110000000001
000001011011000101
000011011001110100
001000000000000000
000000000000000000
010000000000000000
000000000000000000
110000000010001110
010000000001011100
000000011000000000
000011010000000001
000000000000000001
000000000000000000

.io_tile 7 0
100010000000001010
000000110000000000
000010000000000000
001011110000000001
000000000001001101
000000000001010100
001101010000000000
000000000000001000
000010000000000000
000001010000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000100000
000000000001100000
100000000000011001
000000000000000000
000000000000000000
001100000000001000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
110100000000000000
000000000000000000
001000000000011001
000001010010110001
000000001011010000
001100111000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000110000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
010000000000000000
000000000000000001
000001111000000000
000000001000000000
001000000000001000
000000000000000000
010000000000000000
010000000000000000
000000000011111110
000000000001111000
000001010000000000
000000001000000001
000010000000000001
000001010000000000

.io_tile 11 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000001000001
000000000011110000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
100000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001000000000001000
000000000000000000
100000000000000000
011000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000001000000000000000
000000000000000000000000001111001011000000
111000000000000000000000001011000001000001
100000000000000000000000001101101110000000
110000000000000000000010011000000000000000
110000000000000000000011110101000000000000
000000000000000001000000010000000000000000
000000000000000000000011100111000000000000
000000000000000000000010010000000000000000
000010000100000001000010100011000000000000
000000000001010000000000000111000000000000
000000000000100000000011101101000000010000
000000000000001011100010001000000000000000
000000000000000011000000001011000000000000
110000000000001001000010000000000000000000
110000000000000011100000001011000000000000

.logic_tile 4 1
100000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000001000000100110000000
100000000000000000000000000000001110000000000000000000
110000100001000011100000000000000000000000000100000000
110000000000000000000011110101000000000010000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000100000000000000011000000000010000000000000
000000000000000000000000000001000000000000000100000001
000000000000000101000000000000100000000001000000000000
000000000000001000000010000000011010000100000100000000
000000000000100111000000000000010000000000000000000000
010000000000000000000000000000000000000000100100000000
000000001100000001000000000000001011000000000000000000

.logic_tile 5 1
100000000000010000000000000000011010000100000100000000
000010000101000000000011000000010000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000100010000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 6 1
100000000100011000000000000000000001000000100100000000
000000001100101111000000000000001010000000000000000000
001010000000001011100111001001111011010000010000000000
100001000000001111100111110111111000001010000000000000
010001000000001001000111100000000000000000000100000000
110010000000001001000100000101000000000010000000000000
000001000000000011000011100001000000000000000100000000
000010001100000101100000000000000000000001000000000100
000000000100000000000111000011000000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000110100000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000010
010000000001000000000000001000011001011010010000000000
100000000000100101000010001001001111100101100000000000

.logic_tile 7 1
100010100000000000000011110000000000000000100110000000
000001000000000000000010100000001001000000000000000000
001010001010110000000000000000000000000000000100100000
100001000000100000000000001001000000000010000000000000
110000000000001000000000000101000000000000000100000000
110000000000000101000000000000000000000001000010000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000100
000000001000000000000000000111000000000000000100000100
000000000000011111000000000000100000000001000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111001000000000000000000100000100
000000000001001101000010001011000000000010000000000000
010000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000100000

.logic_tile 8 1
000000000000000000000010101001111110111110100010000000
000000000000000000000100000101000000010110100000100000
111001000000000111100000000111111110100000000000000000
100010100000000000100010110101011110000000010000000000
110100000000000000000000000000001110000100000100000000
010000000000001111000000000000010000000000000000100000
000000000000000011100010101000000001000110000000000000
000000000000000000100100001111001110001001000010000000
000000000010000000000000010000001000000100000110000001
000000000100000000000011100000010000000000000010000100
000100000000100001000000000001111010010101010100000010
000000000001010000000000000000110000010101010000000000
000100000000000000000000000000000001000000100110000001
000000000000001101000010110000001011000000000010000100
010000001110101101000011111000000001101111010000000000
100000000001010101100110100011001111011111100000000000

.logic_tile 9 1
100000000000001000000110001111001000000011000000000000
000000000000000111000010010101111110000000110000000000
001000000010000101000000001011111110101000000000000000
100000000000000000100010110101000000000010100000000100
000000000100101000000110101000000001011001100000000000
000000000000000001000011110111001100100110010000000101
000000000000001001000010000000001000000001100000000000
000000000000011011100000001011011111000010010000000000
000000000010000000000010110111011100011110100110000000
000000001100000111000111001101001000011111110000000000
000000000000000001000000001011001100100000000010000000
000000100010001101000000000111101010000000000000000000
000000000000001101000011100101011101000000010100000000
000000000000000111100010110000101011000000010010000000
000001000000001101000000001111011000111100000000000001
000000100000000011100000000001110000000011110000000000

.ramb_tile 10 1
000000000000001111100000010000000000000000
000000000000001111100011110011001000000000
111000000000000001000000000001100001000001
100000000000001111100000000111001000000000
110000000110000000000000001000000000000000
110000000000000000000000001011000000000000
000000000001000101100000000000000000000000
000001000000000000100000000011000000000000
000000000000001001000000001000000000000000
000000000100000011100000001111000000000000
000001000000000000000000011111000000000001
000000100000000000000011000111000000000000
000000000000001111100010100000000000000000
000000000000000111100000001001000000000000
010000101110001000000011100000000000000000
110000000010000111000100000001000000000000

.logic_tile 11 1
100001000000000000000000001000011111000010000000000000
000010100000000000000000000111001000000001000001000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000111011100101011110000100000
000000000010000000000000000000100000101011110000000000
000000000000000000000000000000011101100000000100000000
000000000000000000000000001101001100010000000000000100
000000000000001001000000000011111001001000000110000000
000000001000000011000000000000001100001000000000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000001001100000001111111100000011110010100000
000000000000000111000000000011000000101011110000000000

.logic_tile 12 1
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000011100000000000000000000000000000000000
100000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000001010101000000100000000
100000000000000000000000001101000000010100000010000000
010000000000000111000111000000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000101100000000000001011110000000100000000
000000000000000000000010000000011001110000000000000001
101000000000000000000000010000011000101000000100000000
100000000000000000000011010001010000010100000010000000
010000000000000000000000000000000001100000010110000000
010000000000000000000010110011001001010000100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001100000010100000001
000000000000000001000000001111001001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000000000001100001100000010100000000
100000000000000001000000000000101110100000010000000010

.ramt_tile 3 2
000010010000001000000011100000000001000000
000000000000000111000011100111001011000000
101000010000000000000011110001100001000001
100000000000000000000010011101101001000000
110000000000000000000000000000000000000000
110000000000000001000011110011000000000000
000000000000000000000011100000000000000000
000000000000000000000100000101000000000000
000000000000000000000000000000000000000000
000000000000000001000000000001000000000000
000000000000000000000000000001000000000001
000000000000001001000000000111100000000000
000000000000000001000010001000000000000000
000000000000000001100000000011000000000000
110010100000000011000000000000000000000000
110001000000000000100000001001000000000000

.logic_tile 4 2
100000100000001000000000000000011000000100000000000000
000000000000001001000000000000010000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001001100111100000000000000000000000000000
110000000000001111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001010000000000000000000
010000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000

.logic_tile 5 2
100000000000000111000000000000000001000000100100000000
000000000000000000000011100000001000000000000000000000
001000000000001011100000000000000000000000000000000000
100000000000001011100000000000000000000000000000000000
010000000000000000000000000000001110000100000110000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000011100000000000000100000100
000000000010000001000000000000000000000001000000000000
000000000000100000000000010001100000000000000100000000
000001000001010000000011100000000000000001000010000000
010000000000000000000000001000000000000000000110000000
100001000000000001000000000111000000000010000000000000

.logic_tile 6 2
100000100001000101000000010111000000000000000100000000
000000000000000000000011100000100000000001000000000000
001000000000001011100000000011101010000010010000000000
100000000000101011100000001101011110100100000000000000
110000000000000000000111110000011000000100000110000000
010000000000000000000011110000000000000000000000000000
000000000000000001000000010001100000000000000100000000
000000000000000000000011110000000000000001000000000000
000000000000000101000000011000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000000000000000000000111001000101010100010000100
000000000000000001000000000000010000101010100000000000
000000000001001001000000010000011010000100000100000000
000000000010000011000011000000010000000000000000000000
010000000000000000000000000000000000100000010000000000
100000000000000000000000000011001000010000100000000000

.logic_tile 7 2
000000000000101000000110001011001011110011110000000000
000000000000001101000011101011011000010010100000000000
111000000000100000000011111000011110111110100000000001
100000000001001101000011101001000000111101010000000000
000000000000001001100110000111111100010101010000000000
000000000000011001100110110000100000010101010000000001
000001000000001011100110101101011011111001010100000011
000000000000010111100010111011011011110000000000000000
000010000000100001000010000000000001100110010000000000
000001000000000000100100000001001001011001100000000000
000000001000100101100111000101101000101000000000000000
000000000001000000000110001001011101000100000000000000
000000000001000000000000001101101101000000110000000000
000000000000000000000000001001011111110000000000000000
010000000010000011100110010101000000000110000010000000
100000000000000000100110100000101010000110000001100010

.logic_tile 8 2
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001011000000000000001000
000000000000000000000010100000001011001100111000000001
000000000000000101000110100000011011110011000001000000
000010100000000000000010100101101000001100111000000001
000001000000000000000110110000000000110011000000000000
000001000000100101000000000001101000001100111000000000
000010100001001101100010110000000000110011000000000000
000000000000100000000000000001101000001100111000000000
000000001110000000000000000000100000110011000000000000
000011001110000000000000000000001000001100111000000000
000011000010000000000000000000001011110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001010110011000000000000
000000000010000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 9 2
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001101000000000000001000
000000000000000000000000000011111100001100111000000000
000000000000000000000000000000010000110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000010000000000000000000000110011000001000000
000000001100000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001101110011000001000000
000000001100000101000111000000001001001100111000000000
000000000000001101100110110000001100110011000001000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000001000000010110000001001001100111010000000
000000000000001001000110010000001101110011000001000000

.ramt_tile 10 2
000000010000000000000000000000000000000000
000000000000000000000010000011001011000000
101000010000001111000000001101100001001000
100000000000001011000000001011101100000000
010000000000001000000010000000000000000000
010000000000001111000000001011000000000000
000000000000000000000111000000000000000000
000000000000000000000100000101000000000000
000000000000001000000000001000000000000000
000000000000001111000011110111000000000000
000000000000001111000111100000000000000000
000010000000000011000000000111000000000000
000000000000001000000000001000000000000000
000000000000000111000000000001000000000000
110000000000000111100000001000000000000000
010000000000000000100000000001000000000000

.logic_tile 11 2
000000000000000000000000000000000001000000100101000001
000000000000000000000000000000001100000000000001000000
111000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000010000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000100000111000000000001011000101000000100000000
000000000000000000100000000000010000101000000000000001
101000000000000000000110010000011100101000000100000000
100000000000000000000110000001000000010100000000000100
110100000000000001100000000001011100101000000100000000
110000001010000000000000000000000000101000000010000000
000000000000000000000110000001100000101001010100000000
000000000000000000000000000001100000000000000010000000
000000000000000000000000010001000000101001010100000000
000000000000000000000011000101000000000000000010000000
000000000000001001100000000101100000101001010110000000
000000000000000011000000000001100000000000000000000000
000000000000000000000110100001000000100000010100000100
000000000000000000000100000000001101100000010000000000
110000000000001000000000001000000000100000010100000000
100000000000000001000000000111001000010000100010000000

.logic_tile 2 3
000000000000000000000110000001101010101000000100000010
000000000000000000000000000000000000101000000000000000
101000000000000111000000001000011000101000000100000000
100000000000000000100010110001010000010100000000000001
110000100000001101000000000111111000101000000100000000
010001000000010101000000000000000000101000000000100000
000000000000000000000000000000001101110000000100000001
000000000000000000000000000000001000110000000000000000
000000000000001000000000000000011001110000000110000000
000000000000000001000010110000001101110000000000000000
000000000000000000000000010101000001100000010110000000
000000000000000000000010000000001000100000010000000000
000000000000000000000000001001100000101001010100000001
000000000000000000000000001111000000000000000000000000
110000000000001000000110000000000001100000010100000000
100000000000000001000000001001001000010000100000100000

.ramb_tile 3 3
010000000000001000000110111000000000000000
001001001000001001000111101101001011000000
111010000000001101100000010001000001000000
100001000000101111100010010101001000000000
010000000000000111000011001000000000000000
011000000010000001000000000001000000000000
000010100001000000000110100000000000000000
001001000000100000000100001001000000000000
000000000000000001000000001000000000000000
001001001000000000000000001111000000000000
000000000000000000000000000001100000000000
001000000000000000000000000011100000000000
000000000000000000000000000000000000000000
001000000010000001000000000101000000000000
110010100000010001000011100000000000000000
111001001110100000000100000111000000000000

.logic_tile 4 3
000000000000100001000000010000001011000000110100000000
000001000001010000000011100000011011000000110000000100
101000000000000000000110100000001110010100000100000001
100001000000100000000111110011000000101000000000000000
010000000000000101100111001101000000000000000100000001
010000000000100000000110010101100000010110100000000000
000000000001010101100111000000001110010100000100000000
000001001100100000000100001101010000101000000000000001
000000100000000001000000000001000001010000100100000100
000000000000000000100000000000001001010000100000000000
000010100000010000000000001000001010010100000100000000
000001000000100000000000001001010000101000000000000001
000000100100000101000111000000001010000000110100000000
000000000000000000100000000000011010000000110000000010
010000000000000101000000000111100000000000000100000000
100000000000000000100000001101000000101001010000000000

.logic_tile 5 3
100001000001000000000000010111000000000000000100000000
000000100000100000000011110000000000000001000000000001
001000000000001000000110110000000001000000100000000000
100000000010001001000010010000001001000000000000000000
010000000000000101000000001000000000000000000100000001
010000000000000000100000001001000000000010000000000000
000000000000001000000000000001100000000000000110000000
000000001000001111000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000001
000000000010000000000000000000001101000000000000000000
000000001000000000000000000000011101110011110010000001
000001001100001111000010000000001010110011110000000000
000001000000000000000000000000000000010110100000000000
000010100000000001000000000101000000101001010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
100000000010000000000010100111100000000000000100000000
000000000000000000000000000000100000000001000000000001
001000000000000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000010000000
010000000000100111000010000000011010000100000100000000
110001000000000000000010110000000000000000000001000000
000000000000000111100000000000000000000000000100000000
000000000000001111000000001001000000000010000001000000
000100000000000000000000001000000000000000000100000000
000100000000000000000011110101000000000010000010000000
000010000000000000000000000011000000000000000100000000
000001000000000000000000000000100000000001000001000000
000000101110001000000000000101000000000000000100000000
000000000000001001000000000000100000000001000010000000
010001000000000000000000000000000000000000100100000000
000010000000000000000010010000001110000000000010000000

.logic_tile 7 3
000000000000001000000011110001111111010011110000000000
000001000010001111000110010000101010010011110001000100
111001000000000011100111100111011100001100000000000000
100010000000100000100110101001111011000011000000000000
000000000000000001000110010000000001000000100110000000
000000000010000000000111110000001110000000000010000000
000000001110100111000011100001000000000000000110000000
000000000001010000100100000000000000000001000000000000
000000000000000001100000000000000000011001100000000000
000000000010000000100000001101001001100110010000000000
000001000000000000000000011000001010101000000001000000
000010100000000000000010100111000000010100000000000000
000000000100000000000110101011011001100000000000000000
000000000100000000000000001101001001000000000000000000
000001000110001001000000000000000000000000000000000000
000000100001001101000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000001101000001100111000000000
000000000001001101000000000000100000110011000000010000
111001001000000000000010100001001000001100110000000000
100000000000000000000100000000000000110011000000000000
110000001110000101000110001000000000000000000111000000
110001000000000000000010100101000000000010000000000000
000000000100100101000000000101000000010110100111000000
000000000001000101000010100000100000010110100000000000
000001000000000000000000000000001010000100000110100100
000000100000000000000000000000010000000000000010000000
000000000010000000000000001000000000000000000100000001
000010100001000000000000001101000000000010000001000110
000000000000000000000010000000000000000000100100100001
000000000000000000000100000000001010000000000010100100
010000000000000000000000001000000000000000000110000100
100010100000000000000000000101000000000010000000000100

.logic_tile 9 3
100000001100001101100010110000001000001100110000000000
000000000000000101000111010011000000110011000001010000
001000000000101011100111101001011100010010000000100000
100000001000011111100011101011111001000100100000000000
010000000000100101000111101011111011100010110000100000
110000000001000000000110101001001000010110110000000000
000000000000011000000000001111100000101001010100000000
000001000110000001000000001001100000000000000001000000
000000000000000000000000011000000000011001100010000000
000000000000001101000011010011001111100110010000000000
000010000001011001000110011001001100000010010010000000
000000000000101001000110010001011000011000000000000000
000000000110100000000110000101011110011010010000000000
000000100000010000000100000000101010011010010000000000
010010100000010000000111100001000001011001100000000100
100000000000001111000100000000001101011001100010000000

.ramb_tile 10 3
010010000000010000000000000000000001000000
001001001100100000000011000011001100000000
111000000000001000000111001000000001100000
100001000010001111000111110101001111000000
010000000001011000000000001000000000000000
011000000000101111000000001001000000000000
000000000100001111000111101000000000000000
001000000010000111000100000111000000000000
000010000011001000000000001000000000000000
001001100000100111000000001101000000000000
000000000100001000000000000001100000000000
001000000000000111000010000101000000000000
000010000000000000000000001000000000000000
001001000000000000000000001011000000000000
010000000001001000000000011000000000000000
111000000000001111000011111001000000000000

.logic_tile 11 3
000000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
101000000001000101100000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000000001010000000011100101100000010000100100000000
010000001110100000000000000000001011010000100000100000
000001000001010000000000001000000000010000100100000000
000010100010111011000000000101001001100000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000001001001000110000000
000000000000000000000000000001001010000110000000000000
000010000000000000000000001000011010000001010100000000
000001000010000000000000000111000000000010100000100000
010000000001010001100000000000000000000000000000000000
100000000000100000100000000000000000000000000000000000

.logic_tile 12 3
000000000100000000000000000101100000010110100010000000
000000000000000000000000000000000000010110100000000000
111000001110000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000001000011011000100000011000000
000000000000001011000000000011001001001000000010100100
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001100000000000011010000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.io_tile 13 3
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000010001000011000010100000001000100
001000000000000000000100001001010000101000000001100100
011000000000000000000010100000000000000000000000000000
100000000000000000000110110000000000000000000000000000
000000000000000000000110000000000000000000100000000000
001000000000000000000000000000001100000000000000000000
000000000000000000000000000101000000010110100100000000
001000000000000000000000000000100000010110100010000100
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000110001111101010111001010000000000
001000000000000000000000001111111001010001010000000000
000000000000000000000000000011111000100011110000000011
001000000000000000000000000000111011100011110001000101
010000000000000000000110000111101010010101010100000000
101000000000000000000010010000110000010101010000000101

.logic_tile 2 4
010000000000000001100000000000011001110000000100000001
001000000000000000000000000000001110110000000000000000
101000000001000101000000000101011110101000000100000001
100000000000000000000000000000000000101000000000000000
010001000000001101000011010000011101110000000110000000
111000100000000001000010000000001110110000000000000000
000000000000000001100000000111100000100000010101000000
001000000000000000000000000000001000100000010000000000
000000000000000000000110000011000001100000010100000000
001000000000000000000000000000101110100000010000000001
000000000000000001000000000111100000100000010100000000
001000000000000000000000000000001010100000010000000001
000001000000000000000000001000000001100000010100000000
001000100000000000000000000101001110010000100010000000
110000000000000011100000000111100000100000010100000000
101000000000000000100000000000001011100000010010000000

.ramt_tile 3 4
000000010001010000000011100000000001000000
000000000000100000000111110111001001000000
101000110000001111000000011111100001000000
100001000000000111100011011111101100000000
010000001110000000000000001000000000000000
010000000010000000000000001101000000000000
000010100001010111100111000000000000000000
000001001010100000000100000011000000000000
000000000000001001000000001000000000000000
000000000000000111000000000001000000000000
000000000000010001000000000011000000000000
000000000000100001000000001001000000000000
000000000000000001000000001000000000000000
000000000000100000000000000011000000000000
010000000000000000000011101000000000000000
110000001100000000000110000001000000000000

.logic_tile 4 4
010000000001010000000011100111100000000000000100000000
001000000000000000000000001111000000010110100000000000
101010000000000000000000001000011010010100000100000000
100001001100000000000000000111000000101000000010000000
010000000001100101000111100000000000010110100000000000
111000000001010000100100000101000000101001010000000100
000000000000000111000000001000011100010100000100000000
001000000000000000100000000111010000101000000000000000
000000000000010000000111000111111110000001010100000000
001000000000000000000100000000100000000001010010000000
000000000000000101000010000011100000000000000110000000
001000000000000001100011101001000000010110100000000000
000000000100000000000111000011111110000001010100000100
001001000000000000000000000000000000000001010000000000
010010000000000000000000001000000000010000100100000000
101001000000000001000011111011001101100000010000000000

.logic_tile 5 4
010001000000000111100110010000000001000000001000000000
001000100000000000100010000000001010000000000000001000
101000000000000000000110100001111010110011001100000001
100000001000000000000010100000101000001100110010000100
000001000000001101000000010001001001110011001100000000
001010100001010101100011110000001111001100110000000001
000000000000000101000000000000001000001100110110000001
001000000000000000100000000001001001110011000000100001
000001000000100000000000000000000000000000000000000000
001000100001000000000000000000000000000000000000000000
000000000101000101000000000011101111000001110000000000
001001000000010101000010010101001001000000100000000000
000000000000000001100000001101011100111001010100000101
001000000000000000000000001011101010110000001000000000
010000000000000000000110000000001000000011110000000000
101000000000000000000000000000010000000011110000000000

.logic_tile 6 4
110010000001110101100000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
001001001100000111100000000101111001000101010000000000
100010100000001001100000000001001010011110100000000000
110000000000000001100111100000011010000100000100000000
111000000000000000000110000000010000000000000000000000
000000000000000111100000010000000000000000000000000000
001001000000000001000011100000000000000000000000000000
000000000000000000000010000101011001100111010000000000
001000000000000000000000000101101000010010100000000001
000000000000000000000110001111011000101010000000000000
001010100010000000000000001011001101010111100000000000
000000000000001001100010000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
010000000000000000000000000101011000010100110000000000
101001000000000000000000000111101000011000110000000000

.logic_tile 7 4
010000000001000000000000000011000000000000001000000000
001001000000000000000000000000000000000000000000001000
000000000000110000000000000101101110001100111000000000
000000000000110000000000000000100000110011000010100000
000000000000000000000000000111101000001100111000000000
001000001000010000000000000000100000110011000000000100
000001000000100000000011100111101000001100111000000000
001010101001000000000000000000100000110011000000000000
000000000000100101000000000000001000001100111000000000
001000000100000000100010100000001101110011000000000000
000001000000000000000000000011101000001100111000000000
001000100000010000000010100000100000110011000000000000
000000000101000101000000000111001000001100111000000000
001000000000001001100010110000100000110011000000000000
000001000010000000000010100000001000001100111000000000
001100000001010000000110110000001110110011000000000101

.logic_tile 8 4
010000000000000101000000010001000000000000000100000001
001000000000000000000011010000000000000001000011100000
111000000100000011100110000000000000011001100100000000
100000100000100000100100000101001000100110010000000100
010000000000000001000000000001111000110011000000000000
011000000000000101000000001011101110010010000000000010
000000001110011000000000000000011100000100000100000000
001000000010001001000000000000000000000000000000000001
000000000001100000000000010000000000000000000100000001
001010100000000000000010100101000000000010000000000000
000000001100001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000101100000000101100000000000000100000000
001001000010100000000000000000000000000001000000000100
010001000000000000000000000000000000000000000100000000
101000100000000000000000000101000000000010000010000010

.logic_tile 9 4
010000100010000000000111100111000000110110110010000011
001001000000000000000100000000101010110110110000000100
111000000000000000000000000000000000000000000100000001
100000000000100000000000001101000000000010000000000000
000000000000000111100000010011100000000000000110000000
001000000000000000100011110000000000000001000000100000
000000000000000101000000000000011110000100000100100000
001000000000000000100010100000010000000000000000000000
000000000000000001000010001101101100100001000010000000
001000000000000000100000001011111110001000010000000000
000000000000000001100000010000011100000100000100000000
001000000000001101000010010000000000000000000000000000
000000000001000001000000001011001001101110100000000000
001000000000001101100010000101011110101100000000000100
000000000000000111000110000000000000000000100100000000
001000000010000000000000000000001110000000000000000000

.ramt_tile 10 4
000000010001010000000000001000000001000000
000000000000100000000000000111001011000000
101000010000000000000111001111000001000000
100000000000101111000100001011001001000000
110000000100000000000000001000000000000000
110000000100000000000000001011000000000000
000000000000001011100010001000000000000000
000000000000000111100100000101000000000000
000000000001011000000000000000000000000000
000000000000001111000000000011000000000000
000000000000001001000111100011100000000000
000000000000101011100110000111000000000000
000000000000001001000010001000000000000000
000000000000000111000100000101000000000000
010000000100000111100000001000000000000000
010000000000000000100000000011000000000000

.logic_tile 11 4
010000000001000000000000000000011110000100000100000000
001000000000100000000000000000010000000000000000000000
111000000000000000000000000111000000000000000100000000
100000000000100000000000000000100000000001000000000010
000010000000000000000110000000000001000000100100100000
001001000000000000000100000000001110000000000000000000
000000000010000000000000000000001010000100000000000000
001000000000000000000000000000010000000000000000000000
000000000000001000000000000011100000000000000100000000
001000000000000001000000000000100000000001000000000000
000000000001000000000010100000000000000000000100000000
001010000000000000000000001111000000000010000001000000
000000000000000000000010100000000000000000100100000100
001000000000000000000010100000001100000000000000000010
000001000000101101000000001000000000000000000110000000
001000000001000001000010100111000000000010000001000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000010010000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010011000000000
000001011000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000010000000000010100001101000100001010000000000
001000000000000000000000001011111100110101010000000000
101000000000000000000010100001101111011100000100100000
100000000000000000000010111101101111111100000000100000
010001000000100000000111100000011100000100000100100000
111000000000000000000010110000000000000000000010000000
000000000000000000000000000000000000000000000000000000
001000001100000011000000000000000000000000000000000000
000000000000100000000000001111100001000110000000000100
001000000000000101000010101011101001101001010000000000
000000000000000011100000010000000000001111000000000000
001000000000000000000010000000001111001111000000000000
000000000000100011100000000101011101001011000000000000
001000000001010000100010000111101001001111000000000000
000000000000000000000000010000000001000000100000000000
001000000100000000000011000000001010000000000000000000

.logic_tile 2 5
110000000000101111000111100011101010111001110100000000
001000000000001111000000001111011000101000000000000010
011000000000001111100110011111001010110000010100100000
100000000000000011000011001111111101110110010000000000
110001000000001000000011101000000000010110100000000000
011010100110000101000011111101000000101001010000000100
000000000000001101000011111111011110111000000100000000
001000000000001011100111010101101000111010100000000010
000010100100000011000010101001111000101000010100000000
001000000000000000000110011111101111101110010000100000
000000000000000101000110000001101110110001010100100000
001000000000000000100100000011111010110010010000000000
000000000000000000000110001001001110111001000100000000
001000000000011101000100000001101111110101000000000010
000000000000000001100011101101101111101000110000000000
001000000000000000100010001101011101011000110000000000

.ramb_tile 3 5
010001000001000000000000001000000000000000
001010100000000000000000001111001101000000
111000000000000111100000001101100000000000
100000001100000000000000000001001101000001
110000101100100000000000000000000000000000
111000000001000000000000000111000000000000
000010100001011001000010000000000000000000
001001000110101111100000000111000000000000
000000000000000111100111001000000000000000
001000000000000111000110001101000000000000
000000000000000000000000001000000000000000
001000000110000000000000000101000000000000
000000000000001001000010000000000000000000
001000000000000011000000000011000000000000
110000000000000001000010000000000000000000
111000001100000000100000000011000000000000

.logic_tile 4 5
010010100000000000000010110000000000000000000000000000
001001000010000000000010010000000000000000000000000000
101000000000001011100110100000001001001110100100000000
100000001110001011100100001111011001001101010000100000
010000000000001001100011000101101100110000000000000000
111000001000001011100100000011011110110010100000000000
000000000000001111100000000000000000000000000000000000
001000000010000001000010000000000000000000000000000000
000000000000000111000010010001001011010000000000000000
001000000010000001100010000101101000101001000000000000
000000000000000000000000000001001101000111010100000010
001010100000000000000000000000111000000111010000000000
000000000001000001000011110111001100101001010000000000
001000000000001001000110101111000000101010100010000000
000000000001100000000000001101100000101001010000000100
001000000000010000000000001101001100011001100000000000

.logic_tile 5 5
010000000001011000000010100111101010110100010000000000
001000001100101111000011110000111100110100010001000000
101001000000000101000000000101011001000000000000000000
100000100000000000000010110101011010100000000000000000
000000000000000101000000000001011001100000010000000000
001000000000001111100011101001101010100010110000000000
000000000000001001100000000001000000000000000100000000
001000000000001111100000000000000000000001000000000000
000001100001001000000110000000000001000000100100000001
001111000000001011000000000000001100000000000010000000
000000000000000000000000001000000000010110100010000000
001000000000000001000000000111000000101001010000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000100000000001000010001011000000000010000010000000

.logic_tile 6 5
010000000000000111000110010000001110000100000110000000
001000000000000000100111110000000000000000000011000101
101001001110000000000000010000000000001111000100000000
100000000000000000000010010000001100001111000011100001
010001001110000001000111011000000000000000000100000001
111000100000000000100011101001000000000010000000000101
000000000000000000000000000011001000111110000000000000
001000000000000000000010110001111111101010000010000000
000000000000000001100000000000000000000000100000000000
001000000000000000000010100000001101000000000000000000
000000000000000000000000000011101111001100000000000000
001000000000000001000000001101001011000000000000000000
000001000000101101000000000000000000000000000110000001
001000100001000101000011100101000000000010000000000011
010000100000000000000000000000000000000000000110000000
101011000000000000000000001001000000000010000001100011

.logic_tile 7 5
110100001110100000000010000101001000001100111000000000
001000000001010000000011110000000000110011000000010000
001100000000000000000011110011001000001100110000000000
100000000000000000000011110000000000110011000000000001
010011000000001001100010101000001000100100000000000000
011010100000000101000010101011011010011000000000000000
000000000000000101000010100000011000000100000100000000
001000000000100101000010100000010000000000000000100000
000000000000001000000000000101111001000001100010000000
001000000000000011000000000000011010000001100000000000
000000000000000000000000010000011011001100110000000000
001000000010000000000011100000011011001100110000000000
000000000000100000000000000101100000000000000010000000
001000001000010000000000001101000000111111110000000000
010000101000000000000000000101000000000000000000000000
101000100000000000000000001101100000111111110001000010

.logic_tile 8 5
010000000110000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000
101000000000100000000000000111100001011001100000000000
100000000000000000000000000000001111011001100011000000
110000000000000000000000001000000000000000000110000000
111000000000000000000000000011000000000010000010100001
000000000000100101100000001000000001011001100000000000
001000000000000000000000000011001110100110010000000100
000000001010000000000000000111000000000000000100000000
001000000100000000000000000000000000000001000000000000
000000000111001011100010000111101111010000110000000000
001000000000001001000100001111101101100110110001000000
000000000000000101100011101000000000000000000100000100
001000000000000001000110110111000000000010000000100011
010001000000001001100111010111111100010101010000000000
101010100000001011100110010000000000010101010001100000

.logic_tile 9 5
010000000000100001100000000011011010000001010100000000
001010100001000000100010000000010000000001010000000000
101000000000100000000110001000000000010000100100000000
100000000011010000000000001101001000100000010000000000
010000000000101101000000000000011011000000110100000000
011000000001000001100000000000011010000000110001000000
000001000000000001110111001000000001001001000100000000
001000100000000000100011110011001011000110000000000000
000000000000000101000111100011011000100100010000100000
001000100000000000000100000101111110101000010000000000
000000000000000101000000001101100000000000000100000000
001000000000000000000000001101100000101001010000000000
000001001110000111100110000000011011000000110100000000
001010100111000000100000000000011110000000110000000000
010000000000000101100111000111101111010111100000000000
101010000010000001000100000101111110110111110000000000

.ramb_tile 10 5
010010000000011011100000000000000000000000
001001000000101111100000000011001000000000
111000000000001011100111101101100001001000
100000001010101111000100000001001010000000
010000000000000000000110000000000000000000
111000000001010000000110011111000000000000
000000000001000111000111100000000000000000
001000000000001001100000001101000000000000
000001000001011000000000001000000000000000
001010001010100011000000000001000000000000
000000000000000000000000010011100000000000
001000000000000000000011100001100000000000
000000000000000000000111001000000000000000
001000000001010000000100001101000000000000
110000000001010011100000001000000000000000
111000000000000000100000001001000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000001000000100100000000
100000000000000000000000000000001101000000000010100100
010010100000000000000111100000000000000000000000000000
111001000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000111000000000000000000000000000000
001000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000110000000000000010000001010000100000100000000
111000000000000000000011100000010000000000000000000000
000000000000000000000011100000011010000100000100000000
001000000000001111000100000000010000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100000010011100000000000000100000000
001000000000000000000011110000100000000001000000000000
000000001010000000000111101000011010101010100100000000
001000000000000000000000000001000000010101010000000000
010000000000000000000000001000000000000000000100000000
101000000000000000000000000011000000000010000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000011100111111011101100010000000000
000000000000000000000100000111111001011100010000000000
101000100000000111000011111001111101100000010000000001
100001000000000000100111011101101101111110100000000000
110000000000000000000010101111011010000000000100000000
010000000000001001000100001101100000010100000100000000
000000000000001000000010010001111111111100010000000000
000000000000001011000111001001111000010100010000000000
000000000000000000000000011101101110001011110000000000
000000000000001001000011011101011011001011100000000000
000000000000000000000110101011011000100001010000000000
000000000100001001000010011101011010111010100000000000
000000001110000101100000010101101111010110110100000001
000000000000000000000010000000011011010110110100100010
010000000000000000000010011001111101100000010000000000
100000000000000000000010101101111001111110100000000010

.logic_tile 2 6
100000000000000111100000000000000001000000100100000000
000000000100000000000000000000001100000000000000000000
011000000000001000000000010000000000000000000100000000
100000000000001011000011010001000000000010000000000000
010000000000000000000111100000000000000000100100000000
110001001000001111000000000000001111000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000111000011110000100000000001000000100000
000000100000000000000000000000011010000100000100000000
000000001110000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000100000000010000101100000000000000100000000
000000000001010000000100000000100000000001000000000000
010000000000000000000000000001100000000000000100000000
100000000000000000000000000000000000000001000000000000

.ramt_tile 3 6
000000010000001111000000001000000001000000
000000000000000111100000000101001011000000
101010010000000111100000011001100000000000
100001000000000111100011010001001011000001
010000000000000011100011111000000000000000
110000000000000000100111111011000000000000
000000000000000111000011100000000000000000
000000000000000000100100000111000000000000
000000000000000000000110100000000000000000
000000000000000000000100000001000000000000
000000000000000000000000010101000000000000
000000000000000000000011010001000000000001
000000000001000000000000001000000000000000
000000000000001111000000001001000000000000
110000000000000011000000000000000000000000
110000000000000000000000001011000000000000

.logic_tile 4 6
100000100000000111000000000101011010000100000000000000
000000001000000000100000001011101010101000010010000000
011000000000001011000111100011011011000001010000000000
100000000000001111000100000001101011101111010000000100
110000000000000111000000000000011000000100000100000000
110000001000000000100010000000010000000000000000000001
000000000000000011100000000000000000000000000100000000
000000000000000111000010001111000000000010000001000000
000000000000000000000111000111100000000000000100000000
000001000000000000000010000000100000000001000001000000
000000000100000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000001000000
000000000000000000000111110000011000000100000110000000
000000000010000000000011000000000000000000000000000000
010000000000000000000000010001100000000000000100000000
100000000000000000000011010000000000000001000000000000

.logic_tile 5 6
100000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001111100111101111111101101010000000000000
100000100000001011100010110001001010001010100000000000
010000000000000101100000000101000000000000000100000000
010000000000000001100000000000000000000001000001000000
000000000001010011100000000011000000000000000100000000
000000000000001111100000000000100000000001000001000000
000000000000000000000000001000011111110001010010000000
000000000000000000000010010001011001110010100000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000001111000000000010000000000000
000000001000000000000110100111111000110011000000000000
000000000000000000000010001111011010000000000000000000
010000000000000101100000000101100000000000000110000000
100000000000000001000010010000000000000001000000000000

.logic_tile 6 6
000000100000001000000000000000000000000000000100000000
000000000010001111000000001111000000000010000000100000
111000000000001111100000010000000000000000100100000000
100010100000001011000010010000001110000000000001000000
000000000000101001100000000000000001000000100110000000
000000000001001001100010100000001101000000000000000000
000000000001001000000110101000000000011001100010000000
000000000000100001000110001101001010100110010000000000
000000000000000000000000001101011000000011110000000000
000000000000000000000000001101100000111100000000000000
000001000100000000000000000101000000000000000000000000
000010000000010101000010100101000000111111110000000000
000000000000010000000010101000000001011001100000000000
000001000000000101000000001001001000100110010000000000
000001000000001000000000001001011101100000000000000000
000010000000000101000000000101001110000000000000100000

.logic_tile 7 6
000001000000001000000000000000000000000000000000000000
000000101000001111000010100000000000000000000000000000
101000001100000101000000001001011010000000010000000000
100000000000001111000000000001111100000001000000000000
000000000000000111000000000000000000000000100110100001
000000000000000000000010110000001101000000000001000000
000000000000000000000010100000000000000000000000000000
000000100000011001000100000000000000000000000000000000
000000000000100101100000000111111100100000000000000000
000000000001000000000011100001111110000100000000000000
000000001000100111110011101001101011110000000000000000
000000000000000000000000000011001010111001000001000000
000000000000000101100000010101001110010101010000000000
000000000010000000000010010000110000010101010000000000
010000001010001000000000011000000000000000000000000000
100000100000000101000010000111000000000010000000000000

.logic_tile 8 6
000001001110000000000000000101100000000000000100000000
000000000000000000000010100000000000000001000001000000
101000000000100000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
000000000000000000000110111000000001011001100000000000
000000000000000000000111010101001111100110010000000100
000000000010101111100000000101001001100101100000000000
000000001110000011000010100000111011100101100000000000
000000000001010000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000001000000000000000010001000000000000000000100000000
000010000000010000000000001011000000000010000000000000
000001000000000101100000000000000000000000100100000000
000000100000000000100000000000001110000000000000000000
000000100000000001100110010000011110000100000101000000
000001001000000000000010000000000000000000000000000000

.logic_tile 9 6
000001001100100000000111000000000000000000000000000000
000000100001010000000111110000000000000000000000000000
111001000000000000000000001001111000001101000000000000
100000000000001101000010110111101111001000000000000000
010000000001010111000011100001000000000000000100000000
010000000000100000000010110000100000000001000000000000
000000001010101101000010101101101101010111110000000000
000000000001010111100110101101011110011011110000000100
000000000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000010101011111011110100010000000
000000000000000000000011001011101011101111110000000000
010000000000001000000000000101001010010101010100000000
100001000000001111000000000000100000010101010000000000

.ramt_tile 10 6
000000010000000000000000000000000000000000
000000000000000000000000001011001010000000
101000010000000111100000000011100001000000
100000000000001001000000001101001101000000
110000000000000001100000000000000000000000
110000000000000111100010000111000000000000
000001001110000000000000001000000000000000
000010100000000000000000000001000000000000
000000000000000000000000001000000000000000
000000000000000111000010000111000000000000
000101001100001000000111000011100000000000
000000100000001011000111100111100000000000
000010000000000111100010100000000000000000
000001000000001111000000000011000000000000
010000000000000111100000000000000000000000
010000000000000000100000000101000000000000

.logic_tile 11 6
000000000000000000000000001000000000000000000101100000
000000000000000000000000000101000000000010000001000000
101000000010100000000000000000000000000000000100000000
100000000001000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100100000
000000000000000000000000000000000000000001000000100000
000000000100000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000010000000000000000000000000000
000000000000000101100011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000001000010000000011111101001100111000000000
100000000000000001000010100000101011110011000000000000
110100000000010000000110000111101001110011000000000000
010000000000000000000010100000101101001100110000000000
000000000000000000000000001000011001100000000000100000
000000000000000000000010111111001101010000000000000000
000000000000000001100000011011001010000000000100000000
000000000000000000000010101001011011010110000100000000
000000000000000000000110000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010100000000000000000011101001110000001010100000000
000000000000000000000010001001111011000010000100000000
010000000000000000000000011101011000011100000100000001
100000000000000000000010001011111011101000000100000000

.logic_tile 2 7
000001000000100000000000000000001111110011110000000000
000010100011000000000010010000011101110011110000000001
101000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000101110000011000110100000011110000100000000000000
010000000000000000100010000000000000000000000000000000
000000000000000000000011100000001011110001010000000000
000000000000000000000100000111001001110010100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101101010101000110000000000
000000000000000000000010010000101011101000110000000001
000000000000000000000000010111011111001000000100000000
000001000000000011000010011101111110000000000110000000
010000000001001011000000010000000000000000000000000000
100000000000101001000010010000000000000000000000000000

.ramb_tile 3 7
000101000000000000000111010000000001000000
000110101010000111000111100011001100000000
111000000000000000000000011101100000000010
100000000000000000000011111101101001000000
010000001100101000000000001000000000000000
010000000001000011000000001001000000000000
000000000000000111000011100000000000000000
000000000000000001000010000101000000000000
000000000000000000000000001000000000000000
000000000000000001010000001111000000000000
000000000000000001000000001101100000000000
000000000000000001010000000101000000000001
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
110010100000000001000011101000000000000000
110001000000000000000100000011000000000000

.logic_tile 4 7
100001000000000000000111001101001110101000000000000000
000000100000000000000000000101000000111101010000000100
011000000100001001100010100011111000000001010010000000
100000000000001111100000000000100000000001010010100001
010000000000001000000111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000011000000001011001111101001110101000000
000000000000000001100000001001011110101000100000000000
000000000000000000000110111000000000010000100100000000
000000000000001111000010100011001111100000010000000000
000000000000000000000000001111101110110001010100000000
000000001110001111000010000001111111110001100000000010
000000000000000000000010000101100001101001010000000100
000000001000000101000011111011001010011001100000000000
000000000000000000000010000000011010110001010000000000
000000000110000001000000001001001101110010100010000000

.logic_tile 5 7
000010000000000000000000000101001110101000000100000000
000000000000000000000000000000000000101000000000100000
101000000001010101000000000000001100101000000100000000
100000001001000000100000000111000000010100000010000000
110000000000000000000000000111011100101000000100000000
110000000000001101000000000000000000101000000000000000
000000000000000000000000010000000001100000010100000000
000000000000000000000010000111001011010000100000000000
000000000000001001100110010111000000100000010100000000
000000000000000001000010000000001101100000010000100000
000000000100000001100000000000000000100000010100000000
000000000000000000000000000111001101010000100001000000
000001000000001000000111100111011000101000000100000000
000000100000001011000000000000000000101000000000000000
110000000000000000000000000000000000100000010100000000
000000000000000000000000000111001100010000100000000010

.logic_tile 6 7
000000000000001000000000010000000000000000000000000000
000000000000000011000010010000000000000000000000000000
101000000000000001100010101001001100100011110000000001
100000000000000000000100000001011011000011110011000000
000000000000000000000000010000011000000100000000000000
000000000000000000000011000000010000000000000000000000
000000000000000000000110000111001001111111100000000000
000000000000000000000100000000011111111111100010000000
000000000000000000000000000000000001000000100100000001
000000001000000000000010000000001011000000000000000000
000100000000000000000000000001001110101000000000000000
000000000001000000000000000000100000101000000000000000
000001100000000011100000000101000000100000010000000000
000010000000000000100000000001101101000000000000000000
000000001000000000000000010000000000000000000000000000
000010100000010000000010000000000000000000000000000000

.logic_tile 7 7
000000000000000011100000010011000000000000000111100000
000000000000000000000011000000100000000001000011100000
101000000000000000000000001000000000100000010000000100
100001000000000000000000000111001110010000100000000000
010000000000101011100000000000000000000000100100000001
010000000001010001100000000000001101000000000001100111
000000000000001000000111000101100000000000000100000000
000000001000000101000100000001100000111111110000000000
000000000000000000000010001101101010000010010000000000
000000000000000000000010001011001010011001100000000000
000001000000000001100000000111111010010100010000000001
000000101000000000100010001111111000000101010000000000
000000000000100000000000010011100000000000000100000000
000000000001010001000010100000000000000001000000000000
010001001000100000000110100101100000010000100000000000
100000100001011011000000001111101000001001000000000000

.logic_tile 8 7
000000000000001000000011111101101111000010010000000000
000000000001001111000110011001111011100100000000000000
101000000000000001100110010101000000010000100000000000
100000000000000000000111111001101010000000000000100000
000000000000001000000010110001100000000000000100000000
000001000000000001000011110000000000000001000000000000
000000000001001000000110010000000000000000100100000000
000000000000000001000011100000001011000000000000000000
000000000000100000000110000000000000000000000100000000
000010100001000000000000001001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010101100000000000000110000000
000000000000000000000010000000000000000001000000100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001011000000111111110000000000

.logic_tile 9 7
000001000000000000000011100001111000011111110000000000
000010000000000000000000001111011010001011110000000100
101000000000000111100111000000000000001001000100000000
100000000010000000100111100011001010000110000000000000
010001000000100001100111101101000000000000000100000000
110010100001001011000100000111000000010110100000000000
000000000000000000000000001000000000001001000100000000
000000000000000000000000000011001010000110000000000000
000000001110000101000000001101000000000000000100000000
000100000000000000000010001001000000010110100000000000
000000000000000101000000000011000000001001000100000000
000000000000000000000000000000101010001001000000000000
000001000000100101100110000101001000010100000100000000
000010100001000000000000000000010000010100000000000000
010000000000000101100000000111000000000000000100000000
100000000000000000000000000101000000101001010000000000

.ramb_tile 10 7
000000000000011000000000010000000000000000
000000000000100011000011110001001010000000
111000001100001111000000011001100001000000
100000000000001111000011111101001010000000
110000000000011001000111000000000000000000
110000000000101111000110001101000000000000
000000000000000011100000010000000000000000
000000000000000001100011101101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000001100100000000000000001000000000000
000000000001010000000000000101100000000000
000001000000000000000111101000000000000000
000010000000000000000000000111000000000000
010000001100000001000000001000000000000000
110001000000000000000000000001000000000000

.logic_tile 11 7
000010000000000000000000000101101100000010100000000000
000001000000000000000000001111000000101011110000000010
101000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001100000011110100100000
000010000000001011000000000000000000000011110001100110
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001000010000000001010001100000000000001
000000000000000000000000000000011110001100000001000100
010000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010010100000000000000111000111000000000000000100000000
110001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000001000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000010000001100000100000100000000
000000000000000000000011000000000000000000000000100000
011000000000000000000011100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000100000000000000011000000000000000100000000
010000000001000000000011000000100000000001000010000000
000000000000000001000000000011001100000001010000000000
000000000000000000000000000000100000000001010000000010
000000000000000111000111110101011000111101010010000000
000000000000000111100011110111110000101000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000001000000001000000000010110100000000000
000000000010000000000000000001000000101001010000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 8
100000000000000001000000010000000000000000000100100000
000000000000000000000011000101000000000010000000000000
011000000000000000000000000111000000000000000100000100
100000000000000000000000000000100000000001000000000000
010000100000000001000000000000000000000000000110000000
010000000000000000000010000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001101000000000010000000100000
000000000000000101000010000000011010000100000100000000
000000000000000000000100000000000000000000000000100000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000100000

.ramt_tile 3 8
000000010000011000000000000000000001000000
000000001010000111000011110001001011000000
101000011100000000000000000101000001100000
100001000000000000000000000101101111000000
010000001100000111000111011000000000000000
010000000000000111000011100011000000000000
000010000000000111000011100000000000000000
000001000000000000100000000011000000000000
000001000000000001000000001000000000000000
000010100000000000000000000101000000000000
000000000000000000000000000101000000000000
000000000000000001000000001111000000010000
000000000000000001000000000000000000000000
000000000000000000000010010111000000000000
110000000000100111100000000000000000000000
110000000000000000100010001101000000000000

.logic_tile 4 8
000000000001010111100000000011011111111001010100000000
000000000000000000000000000111111100110000001010000001
111000000000000000000000000011000001010000100010000010
100000000000000101000010010111101110000000000000000101
000010000000000111100111100000011110000100000100000000
000000000000001001100100000000000000000000000000000000
000000000000001001000000001000001010110100010000000000
000000000000001111100000000101011000111000100000000100
000000001100000101100010010000000001000000100100000000
000000000000101001000010000000001000000000000000000000
000000000000000000000000000011011000000001010010000001
000000000111000101000000000101010000000000000000000001
000000000000001101000110100101101100111000100000000000
000000000000000001000000000000001010111000100000000000
010000000000001000000000001101101110101000000000000000
100000000000000001000010100101010000111101010010000000

.logic_tile 5 8
000000001100100000000000010101001100101000000100000000
000000000001010000000011100000000000101000000000000000
101000000000001000000000000000011100110000000100000000
100000000000001111000000000000001010110000000000000000
110000000000100111000011110000001010101000000100000000
010001000000010111000010001101000000010100000001000000
000000000000000000000000000000011000101000000100000001
000000000000000101000000000101000000010100000000000000
000000000000000001100000000101001010101000000100000001
000010100000000000000010010000010000101000000000000000
000000000000001000000000000101000000101001010100100000
000000000000000001000000000101000000000000000000000000
000010000001000000000000000101011010101000000100000000
000001001110100000000000000000000000101000000000000010
110000000000000000000000000001000000101001010100000000
000000000000000000000000000101100000000000000000100010

.logic_tile 6 8
000000000000000000000000000111100000111001110000000000
000001000000000000000010101111101010010000100000000001
111000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000011100000000111011110110001010000000001
010000000000001101100010110000011101110001010000000000
000000000110000000000111101101100001100000010000000000
000000000000000000000000001111101100111001110010000000
000010100000100000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000110100000001010000100000100000000
000010101000000001000000000000010000000000000000000010
110000001100000111000111000011111110111100010000000000
110000000000000000100111010000111010111100010000000000

.logic_tile 7 8
000000000000100000000010100001100001101001010010000000
000000000001010000000100000111101011100110010000000000
101000000000101111100110001000000001100000010100000001
100000000000010011100000001001001110010000100001000000
010001001110100101000111010000011110110000000100000000
110000000001000000100110000000001010110000000000000001
000000000000000000000111000000000001100000010100000000
000000000000010000000100001001001110010000100000000000
000001001000000000000110001000011001111000100000000000
000010100100000000000000001101001000110100010010000000
000000000000100000000000001000000001100000010100000000
000000000000000000000000000111001000010000100000000000
000000000111000111000000000011011110101000000100000000
000000000000100000100000000000100000101000000001000000
110101000010000000000000001000000000100000010100000000
000010100000000001000000000111001011010000100000000000

.logic_tile 8 8
000000000000100111100000000101100001100000010000000001
000000100001010000100010110111101010110110110000000000
111000000000001000000000000011111000000011000000000000
100000000000001011000010110101001000110000000000000001
000000000000000000000000000000011010101000110000000000
000000000000000001000010010011011101010100110000000001
000010000000110101100000011000000000000000000100000000
000001000001110000000011100111000000000010000001000100
000000001000000001000000000111000000000000000110000000
000000000000001101100010000000100000000001000000000010
000000000000100000000000000000001111111001000010000000
000000000001010001000000000111011011110110000000000000
000000000000000111100010110101000001100000010000000000
000000000110000111000111011001101001000000000010000000
000000000000001000000000000000000000000000100100000001
000000000000000101000000000000001100000000000000000010

.logic_tile 9 8
000001000000001000000000000000000000000000000000000000
000000100000001111000011100000000000000000000000000000
001001000000001000000000010000000000000000000000000000
001011000000001111000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000001000000000000000000100000000
000001000001000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000010110000000000000000011000000001000000
000000000000000111000011001111001110000000
101000011110001111100111000011100001000000
100000001100100011100100000011101001000000
010000000000000000000110001000000000000000
110000000100000000000100000101000000000000
000010000000000111100000001000000000000000
000001000000100000000000000001000000000000
000000000000000111100000000000000000000000
000000000000000000100000001111000000000000
000000000000000000000000000001000000000000
000000000000000000000010001111100000000000
000000000000001000000111100000000000000000
000000000000001111000111110001000000000000
010000001101000001000111100000000000000000
010000000000000000000000000111000000000000

.logic_tile 11 8
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000000000000000000101011010001100111000000000
100000000000000000000010110000011110110011000000000010
110000000000000111000000010111001000110011000000000000
010000001010000000100010010000101100001100110000000001
000000100000000101000111000001100000000000000100000000
000000000000000000100100000000100000000001000001000001
000000000000000000000000010000001010000100000100000100
000000001110000001000011110000010000000000000000000100
000000000000000101000000000000011010000100000100000000
000000001000100000000000000000000000000000000010000010
000000000000001000000000000111100000000000000100000010
000000000000000101000010000000100000000001000010000000
000000000000100000000000000000000001000000100100000010
000000001100000000000010100000001100000000000010000000

.logic_tile 12 8
000000000000000000010000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
001000000001000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000100000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001000111000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
010000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000010000000000000
000010010000000000

.io_tile 0 9
000000000000000000
000000000001000000
000000000000000000
000000000001000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000111100000000000000000000000000000000000
000010000000010000000011100000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110100100010000000000110000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000001001100111100101111000010000110100000000
000000000000000011000000000001101111110000110010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011100000100000100000000
000000000000000111000000000000000000000000000010000000
000000000000101000000010010111000000100000010000000001
000000000000001111000011111001001011110110110000000000
000000000000000000000000000101100001111001110000000000
000000000000000000000000000111001010100000010000000001

.logic_tile 2 9
100000000000000000000000010000000000000000000000000000
000000000000010000000010110000000000000000000000000000
011000000000000000000000000000011110000100000100100000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100100000
000000000001000000000100000011000000000010000000000000
000000000000100101000000000111000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000010000000000111000011100000000000000100000000
000000000000000001000100000000000000000001000000100000
010000000000000001000000000101100000000000000000000000
100000000000000000000000000000100000000001000000000000

.ramb_tile 3 9
000010000000000000000000000000000001000000
000000000000000000000010011011001100000000
101000000000000001000111110101100001000000
100000000000000000100110011011101001000000
010000000000001000000111100000000000000000
110000000000000011000100001111000000000000
000000000000000111100011100000000000000000
000000001010000000100000000111000000000000
000010101100000000000011101000000000000000
000000000000000000000011110101000000000000
000000000000000000000000000001100000000000
000000001110001001000000000101100000000000
000000000000000000000111100000000000000000
000000000000001111000000001001000000000000
110010000001010111000000001000000000000000
110001000000100000000000000001000000000000

.logic_tile 4 9
000000000000100101000111110000001010000100000111000001
000000000000000000100011110000010000000000000000000101
111000001010000000000010101001100001100000010000000000
100000000001010000000110111111101001000110000000000000
110010000000000101000010100011000000000000000110000000
010000000000000000000110110000100000000001000000000000
000000000000000111100000000111001010001100000000000000
000000000000000000000000000001001011110000000000000000
000000000000000000000110100000000000000000000110000100
000000000000000000000011111101000000000010000000000001
000010100000010000000000000011100000000000000100000010
000001000000001001000000000000000000000001000000000000
000000000000000111100000001001000000111001110000000000
000000000000000000000000000101101001100000010010000000
010000000000000000000000010101000000000000000100000001
100000000000000000000011001101100000111111110000000000

.logic_tile 5 9
000000000000001011100000000111011011000000100000000000
000000001010000001000011100101011101100000000000000000
111000000000000000000000000000000000000000100000000000
100000000000000000000000000000001101000000000000000000
010000000001100101100110100111100000000000000110000011
010000001110010000000010110000100000000001000001000001
000000000000000000000000000111100001011001100000000000
000000001110000000000010110000101111011001100000000000
000010000110010000000010100001011100101000000000000000
000001000001010000000000000001010000000010100000000000
000000000000000101010010000000000001000000100100000111
000000000000000000000010010000001110000000000011000000
000000000000100101000000000101011100100000000000000000
000000000001000111000000001101101110000000000000000000
010001000000000000000010101000000000000000000100000000
100010000000001101000110111011000000000010000000000000

.logic_tile 6 9
000000000000000000000000000011011110010010100000000010
000000000000010111000000000111101100101001010000000100
111000000000000000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010001001010000111100011100111101100000000000000000000
110010000000010000100011110011010000000010100000100000
000000000000100111000000000111111000000010010000000000
000000000001010001100000001101101111100100000000000000
000001001000100000000010110000011110111101010010000010
000010100111011101000111010011000000111110100000000100
000001000000000000000000000001011111110001010000000100
000000100000000000010000000000001111110001010000000000
000000001100010101000011100000000000000000000110000110
000010100000000111000011111111000000000010000000000010
010001000000100011000010111011001010000010010000000000
110000100001001101100110010101101110000010100010000000

.logic_tile 7 9
000001001101010000000000001000000001100000010100000000
000000100000000000000000001011001011010000100000000000
101001000000001111100000000001111100101000000100000000
100010100000000001100000000000010000101000000000000000
110101100000001000000111101000000001100000010100000000
110011101011000001000100001011001010010000100000000000
000000000001010101000111100011100000101001010100000000
000000000000100000000100001111100000000000000000000000
000001000100100000000000000000000001100000010100000001
000000000001000000000000001101001101010000100000000000
000000000000000000000000000011100000101001010100000000
000000000000000000000011110101100000000000000000000000
000000000000000000000110111000000001100000010100000000
000000001000000000000110001011001111010000100000000000
110000000000000000000110000000011101110000000100000000
000000000000000000000000000000011000110000000000000000

.logic_tile 8 9
000000000000100000000111110011000000000000001000000000
000000000000001111000110000000000000000000000000001000
001000000000000000000000010001100000000000001000000000
001000000000000111000010000000100000000000000000000000
000000000000000101100000000000001000001100110100000000
000000000000000000000000001001000000110011000000000000
000000000000000111100000010101111000000010100010000000
000000001001010000000011100000000000000010100000100001
000000000100100101000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000011000001001100110100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000001000001010111001000000000000
010001000000010000000000001101001001110110000000100000

.logic_tile 9 9
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111001000000000111000000000111011010101010010000000000
100000100000000000100000000011001011101001100001000000
010000001010000000000010010000011010000100000100000000
010010100000000000000111010000010000000000000000000001
000000001110000111100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000001010010000100000000000000000000000000000000000
000001000001000000000000000101000000010110100010000000
000010100000000000000000000000100000010110100000000000
000000001110000011100000000000011000000100000100000100
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000111100000001000000000000000
000000000000000111100000000101001000000000
101000000001000011100000011101100001000000
100000000000001111100011100001101010000100
110000001000000000000011001000000000000000
010000001010000000000100001001000000000000
000000000000001111100111100000000000000000
000001000000001011100100000001000000000000
000000000000000000000000011000000000000000
000000000000000000010011110001000000000000
000000000000000000000000000111100000000000
000000001000001001000000001111000000001000
000000000000000000000000000000000000000000
000000000000000000000011111101000000000000
110000000000000111100000011000000000000000
010000000000000000100011001111000000000000

.logic_tile 11 9
000000000000010000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
101000000000000000000010101000000000000000000100000000
101000000000001101000100001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000101100000000000000100000000
000000000000100000100000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000110000000000000000000001110000000000000000000
000000001110000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000010001101000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000000000000010110100000000000
001000000000000000000000001001000000101001010000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001101000000000011000000000000000100000000
000000001100001101100000000000000000000001000001000000
000001000000000000000000000000011100000100000100000000
000000100000000000000010110000010000000000000000000000
000000000000100000000000000000001110000100000100000000
000000000001011101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.io_tile 13 9
000000011000000010
000000001000000000
000000000000000000
000000000000000001
000000000000110110
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000

.io_tile 0 10
000001010000000000
000100001000001000
000010000001100000
000010110000000000
000000000000100010
000011010000010000
001100000000000000
000000000000000000
000000110000000000
000100001001000000
000000000000110100
000000000000011000
000010000000000000
000010010000000000
000000000010100010
000000000001100100

.logic_tile 1 10
000000000000001000000110100000000000000000000000000000
000000000000001111000110000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000001011100001000000100000001
110000000000000000000011010001101001000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000001010000011110000000000
000010100000000000000000000000010000000011110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100111111000000000000
000000000000000000000000000000001000111111000001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000001000000000000000000000000000000100000000
000000000000001111000000001111000000000010000010000000
111000000000001000000000010001000000011001100000000000
100000000000000001000011110000001011011001100010000000
000011100000000000000111110000000001000000100110000000
000001000000000000000111110000001000000000000000000000
000000000000000000000010000101000001100000010000000000
000000000000000000000000001011101101111001110000000001
000000100100000000000111000000001110000100000100000000
000010000000000000000100000000000000000000000000000000
000000000000000101000111000000011100000100000100000000
000000000000000000100010110000010000000000000010000000
000000000000000000000010101000000001110110110010000101
000000000000001101000100001101001001111001110010000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000

.ramt_tile 3 10
000000010000001000000000001000000001000000
000000001010000011000000001011001110000000
111000010000000000000000001001000001000000
100000000000000111000000000101001111000000
110000000001000000000000001000000000000000
010000000000000000000000001111000000000000
000000000000001111100000000000000000000000
000000000000001001100000001011000000000000
000000000001000000000010101000000000000000
000000001010000001000010000101000000000000
000010000000001000000000001001100000001000
000000000000000111000011100111000000000000
000000000000000000000000000000000000000000
000000001000001111000000000011000000000000
110000000000010101000110000000000000000000
010000000000100101000110100111000000000000

.logic_tile 4 10
000000000000000000000000010101100000000000001000000000
000000000000000101000010010000100000000000000000001000
000000000110000101000000000000011001001100111000000010
000000001100000101100010110000011000110011000000000001
000000000000000000000010100000001000001100111000000010
000000000000000000000100000000001000110011000000000000
000000000001010001100000000001101000001100111000000010
000000001001001101100010110000000000110011000010000000
000000000001010000000000000000001001001100111000000010
000000000000000000000000000000001010110011000011000000
000000000110000000000000000101001000001100111000000000
000100000000000000000000000000100000110011000001000000
000001000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000001000000000000000000000001001001100111000000000
000000000100000000000000000000001010110011000000000000

.logic_tile 5 10
000000000100001000000010110111001010001011000100100000
000000000000001001000011010000111000001011000000000000
111011100001000111000111001000001010111001000000000000
100010100000000000000100001001001101110110000001000000
010000001100001001000111011101001000100010010000000000
010000000001010111000011101011011101000110010000000000
000000000000000000000110100001000000000000000100100000
000000000000000000000000000000000000000001000000000100
000000000000000101000010010101000000000000000100000000
000000001110011101100011011101101110100000010000100000
000000000001000000000000000011000001110000110000000000
000000000000000000000011100011001000000000000000000000
000000000000100011100000001000000000011001100000000000
000000000001000000100010011101001100100110010010000000
010010000000100000000000001000000000011001100000000000
100000000000000000000010111111001010100110010000000000

.logic_tile 6 10
000000000000010000000110101000001001001110000000000010
000010000000100000000000000101011000001101000000000000
101000001010000101100000001111001100011010010000000000
100001000000000101000000001111001010000000000000000000
000000000000001000000010110000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000001001000000010111101010100000000000000000
000000000110001011000010000000011011100000000000000000
000000101000101000000000000000000000000000000000000000
000001100001000111000000000000000000000000000000000000
000000000000100000000000001000011101001010000000000000
000000000000000000000010110101011000000101000000000000
000000000010000101000000001000000000000000000100000000
000000000011010000100000001111000000000010000000000000
000010000000000001000110000000000001000000100100000000
000000001000000000100111110000001011000000000001000001

.logic_tile 7 10
000000000000000000000110000111111100010100000010000100
000000000000000000000100000000010000010100000000100100
111001000000010000000010100000000000000000100100000001
100010000000100000000000000000001011000000000011000101
000001000001000111000000001000000000000000000100000000
000010100000000000000011101011000000000010000000100000
000000100000000011110000000011011110101000000000000000
000011100000000000100010101111010000000000000000000100
000000000000001000000111000000001000000100000000000000
000000000000001001000000000000010000000000000000000000
000010100000000001000011001000001010101100010000000000
000001000000000000000010001101001101011100100010000000
000000000000000000000000011001101100101001010000000000
000000000000000000000010010111110000101010100010000000
000000000000000011000011000000011011110100010000000000
000000000000000001000100001011001100111000100010000000

.logic_tile 8 10
000000000000000000000000000011000000000000000100000000
000000000000000000000010100000100000000001000000000000
111000000001000000000000000000011100000100000100000000
100000000000100000000000000000010000000000000000000000
010001000000000000000110100000000001000000100100000001
110000100000000000000000000000001110000000000000000000
000000001110001000000000000000000000000000100100000000
000000000001000011000010100000001110000000000000000001
000000000000000101000010100101111010101101010000000000
000000000000000000000000001001011110111001010000000001
000000000000000000000000000000000001000000100100000000
000000000110000000000010100000001110000000000000000000
000000000000000101100000000111000000000000000100000000
000000100000000101000010100000100000000001000000000000
000000001100000101000000000000000000000000100100000000
000000000000000101000000000000001100000000000000000010

.logic_tile 9 10
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000001000000000000000001110000011110100100000
101000000000000111000000000000000000000011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000010110000001000000011111000000000000000
000001001110000111000111110101001010000000
111000010000001011100000001011100000000000
100000001000000111100000001111101100000100
010001000001010111000000000000000000000000
010010000000100000000000001011000000000000
000000000000000111100000001000000000000000
000000000000000000000000001011000000000000
000010100000000111100000000000000000000000
000000000001000000000011100001000000000000
000000000001001000000010001111000000100000
000000000000000011000010000001100000000000
000000000000000000000011101000000000000000
000000000110000000000100000001000000000000
110000000000000000000000010000000000000000
010000000000000000000011011001000000000000

.logic_tile 11 10
000000000001000001100000000000001100000100000100000000
000000000000100000000011100000010000000000000000000000
101001000000000000000110000111100000000000000100000000
001000000000000000000000000000000000000001000000000000
010000000000000000000000000000011000000100000100000000
010000000000000000000000000000010000000000000000000010
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110100101100000000000000100000000
000000000000000001000100000000100000000001000000000000
000000000001000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000100000001000000000000001000000000000000100000000
000001000000000001000000000000000000000001000000000000
000001000000000001100000000000000001000000100100000000
000010101000000000000000000000001010000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111100000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000100000000000001110000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000001000
000100000000000000
000000000000001000
100000000000000000
000001011000000000
000000000000000000
101100000000000000
100000000000001000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000100000000000000000000001010000100000100000000
000000001110001111000010110000000000000000000000000000
101000000000000101000000001000001000001100110000000000
100000000000000000100000000001010000110011000000100000
110000000000010000000000000000011100000100000110000110
110000000000101001000000000000010000000000000011000100
000000000000000000000000000111100000000000000110000000
000000000000000000000010110000100000000001000011000101
000000000100000000000000001111111100100010000000000000
000000000000010000000000000111001000001000100000000001
000000000000000001000110100000001110000100000100000000
000000000000000000100100000000000000000000000000000000
000000000000000001000111100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
010010000000000101000111000000000000000000000000000000
100001000000000001000100000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001111000000000000000000
000000000000000000000000010000001001001100111000000000
000000100000001001000010100000001100110011000010000000
000000000000010000000000000111001000001100111010000000
000000000000000000000000000000100000110011000010000000
000000000000100101000000000011001000001100111010000000
000000000001000000100000000000000000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000001101000000000000001110110011000000000000
000000000100101000000010100101001000001100111000000001
000010000000001011000110110000000000110011000000000000
000000000000000101000000000000001000001100111010000000
000000000000000000100000000000001011110011000000000000

.ramb_tile 3 11
010000000000000111000011100000000001000000
001000000100000000000011100111001111000000
101000000000000000000111110101000001000010
100000000000000000000111011001101001000000
010000000000000011100010000000000000000000
011000000000000000000000000011000000000000
000000000000000111000000000000000000000000
001000000000000000000000000001000000000000
000011100000001000000000000000000000000000
001010100000000111000000000101000000000000
000000000000000000000000000001100000000000
001000000000001111000000000111100000000100
000000000000001111000000001000000000000000
001000000000000011100000000011000000000000
010000000000110000000011101000000000000000
111000000001110000000111111111000000000000

.logic_tile 4 11
000000001000000000000000010000001001001100111000000010
000000000000000000000011010000001100110011000000010000
111000000001010101000111111000001000001100110000000000
100000000000100000000010001011000000110011000000000000
010000000001010101000111100111101101011010010000000000
110010100000100000000100000000011101011010010000000000
000000000001000000000010101000000000000000000110000000
000000000010000000000011110001000000000010000000000100
000010100000000000000111101000000000000000000110000000
000000000000000000000000001101000000000010000010000101
000000000000010000000010100000001010000100000110000100
000001000010001001000011110000000000000000000000000100
000010000000000000000000000000000001001111000100000100
000001000000000000000000000000001001001111000000000010
010000000000000000000000001000001001101100010000000000
100001000000001111000000001101011001011100100010000000

.logic_tile 5 11
000010101000000111100000001001000000000000000110000000
000000000000000000100000001101000000010110100011000000
111001000000000000000000011000000000011001100000000000
100010100000000101000011101011001111100110010000000000
110000001000000000000010101111011011010010100010000000
010000000000000101000000001001001110010110100000000000
000010100000001111100111110000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000001000001000000000000000101011011111000000000000100
000000100000100000000010011101011000011000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000101000000000010111111100010101010000000000
000010000000011011000010010000100000010101010000100000
010011100000000101100000010000000000000000000000000000
110000000000100000100010010000000000000000000000000000

.logic_tile 6 11
000000000110000001100110000000000001000000100100000000
000000101010000001100000000000001011000000000000000000
111000000000000111100000000001001110000001000010100000
100000000000001001100000000001011010000000000001000110
110001000000001000000111100001000000100000010000000000
010010000001010011000100000001001011000000000011000000
000000000000000001000111101000000000000000000100000000
000000000110001101100000000001000000000010000000000000
000001000000000000000010100001000000010110100000000000
000010000000000000000010000000000000010110100001000100
000000000000000000000010011011100000100000010000000000
000000000000100000000010001011101001111001110000100000
000001001010000000000110001000000000000000000100000000
000010100000000000000100000001000000000010000000000000
010000000000000000000000000000000001100000010000000100
110000000000000000000000001011001010010000100000000000

.logic_tile 7 11
000000001000101000000110001000000000000000000100000000
000000000000011001000100001001000000000010000000000000
111000000000100001100000010000000000000000000000000000
100000000001000101100010010000000000000000000000000000
010000000000001001100011100000000000000000000100000000
110000100000000101100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010100000000000000001000000000010000000000000
000000000000000000000000001101001111100001010000000001
000000000000000000000000000011011101010000000000000000
000000100000000000000000010000000000000000000000000000
000001000000100101000010000000000000000000000000000000
000000000100000000000000000001000000000000000100000000
000000001010000000000010100000100000000001000000000000
010010000000000000000000000101000000000000000100000000
010001000000000000000000000000000000000001000000000000

.logic_tile 8 11
000001000000000000000000000000000001000000100100000000
000010000000000111000010110000001010000000000000000000
111000000000000000000110100000000000000000000000000000
100010100001001101000000000000000000000000000000000000
000000000000001111000000000101000000000110000010000000
000000000000000101100011110000101010000110000010000000
000000000110000001100000000000000000000000000100000000
000000000000101101000000000111000000000010000000000000
000000000010000000000000001111011111000000100000000100
000010100000000000000000000011101110000000000000000000
000000000000000000000000000001000000000000000100000000
000010000000001101000000000000000000000001000000000000
000010000000001000000110000001101011001000000000000100
000001000000010001000010111001101000001101000000000000
000010000000001111100000001111001000000000100000000100
000001000000011011000000000101111110000000000000000000

.logic_tile 9 11
000000000000100000000000000101111111111000110100000000
000000000000011111000000000000001001111000110000000000
001000000001101000000111010000000001100000010100000000
001000000000001011000111011111001010010000100000000000
110000000110001000000110111000011010101000000100000000
110000000001010101000011111011000000010100000000000000
000000000001001000000000000011001111111001010100000000
000000001000000101000010111101101010110000000000000000
000001000110000000000000011000011011111001010100000000
000010100000000000000011101001001100110110100000000000
000000000000101000000000001111100000101001010100000000
000000001000001011000011100101000000000000000000000000
000000000000000111000111000000011011110011110100000000
000000000000000000000110010000011001110011110000000000
010000000000000111000000000101000001001111000000000000
010000000000000111000000000101101001011111100000000100

.ramb_tile 10 11
010010000000000000000000010000000001000000
001001001010000000000011110101001110000000
101000000001000111000000001101000001000000
100000000000000000100011100001101010001000
110000100110001111100111101000000000000000
111000001111001111100100001101000000000000
000000100001010000000111101000000000000000
001000000000001111000000000011000000000000
000010000110001001000000000000000000000000
001001000000001011100000000011000000000000
000000000001000001000000000001100000000000
001000000000000001000000000011100000000100
000000000000000000000111100000000000000000
001000000000000000000000001001000000000000
110010000000000101000000000000000000000000
011001000000000000100000000101000000000000

.logic_tile 11 11
000000000000010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000100000000010010000000000000000000000000000
010010000000000000000000000000001010000100000110000000
010001000000000000000010000000010000000000000000000011
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000101
000000000000000000000000000101000000000010000000000010
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000001000000000000111011110001000000100000000
000000000000000011000010111001111000001001000100100000
101000100100100000000000011111001000010000100100000000
100001000110000000000011011111011111110000100101000000
110000000000000000000000000111101111001100000100100000
010000000000000000000000001001111001001000000100000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
010010000100010000
010001110100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000001110000000000000000001111010010101010000000010
001000000000000000000000000000110000010101010000000000
101000000000000000000010100101100000000000000100000000
100000000000000000000100000000000000000001000001100000
110000000000000101000010100000001010000100000100000000
011000000000000000100110110000010000000000000000100100
000000000000000101000000000000000001000000100100000001
001000000000001101100010110000001010000000000000100101
000000000000000000000000000000000000000000000110000101
001000000000000000000011111101000000000010000000000001
000000000000000000000000000000001010000100000101000101
001000000000000000000000000000000000000000000011000001
000000000000000000000000000000011011001100110000000000
001000000000000000000000000000001010001100110000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000111000010100000001000001100110000000000
001000000000000000000110101111000000110011000000010001
101000000000000000000010100101101010101000010100100100
100000000000000101000000001001111000111000100010000000
000000000000001000000011100011000001110000110000000001
001000000100001111000000001001001100001111000000000000
000000000000001101000010100111101110101010100000000000
001000000000001111000100000000100000101010100000100000
000000000100000001100000001011111100111110100000000001
001000000000000000100010110101010000101000000000000000
000000000000000011100110000111001100010101010010000000
001000000000000111100000000000010000010101010000000000
000010100001000101000110000101111000101010100000000001
001000000000000000100100000000010000101010100000000000
010000001000010000000111000001100000000000000000000000
101000000100100000000000000101000000111111110010000000

.ramt_tile 3 12
000000010110001000000110001000000001000000
000000001010001111000111101001001010000000
111010010000101000000000001001000001000000
100000000001010111000011100111101011000001
110000000000000000000000011000000000000000
010000001110000000000010111111000000000000
000000100001001001100010010000000000000000
000000000000001001100010011001000000000000
000110100001000000000000000000000000000000
000101000010000001000010010001000000000000
000010000000000000000000001101100000000000
000001000000000000000000000101100000000100
000000001000100000000000000000000000000000
000000000001010000000000000011000000000000
010000000000000000000011100000000000000000
010000000000001111000100001101000000000000

.logic_tile 4 12
010000000000000000000010100001100000000000000100000000
001000001110000000000110100000000000000001000000000000
111000000000000101000000000000000000000000000000000000
100000001110000000100000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000010000000000001011101110011000000000000000
001000001110000000000000001011011101000010010000000000
000000000000010000000010001000000000110110110010000000
001000000000000000000100001011001011111001110010000010
000000000000001000000111100000000000000000100100000000
001000000010000111000110000000001001000000000000000000
000000000000000000000010000111011110100000100000000000
001000000000000000000111100000111001100000100000000000
000000000001010000000000010000000000000000000000000000
001000000000100000000011100000000000000000000000000000

.logic_tile 5 12
010000000000000000000111000011100000000000000100000000
001000000000010000000100000000000000000001000010000000
111010000000001000000111000001101100100110010000000000
100001000000000011000010110111101100100100000000000010
110000001101000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000100100000000000000000000000011001100100000000
001000000001000000000000000011001110100110010000000001
000001001100000001100000011111011000011010010000000000
001010100000000111100011000001111101000000000000100000
000000000100000001100000000000000001100110010000000000
001000000000000000000000001001001111011001100000100000
000000000000001000000111110000000000000000000000000000
001000000000001001000011110000000000000000000000000000
010001000000000000000000010000000000000000100111000001
101010101010000000000010010000001100000000000011000100

.logic_tile 6 12
010000000000001000000000010011100001100000010000000000
001000000000001111000011001011001110001001000000100000
001000000110000000000000000000001001000000010000000000
001000000000100000000000000111011011000000100000100000
010000000001000011100010110101001111000000100010000000
111000000000001001100110000011011100000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000010000100010010000000000000000000000000000
000011101100001000000000000111011101000000000000000000
001011100000001001000010000101101010100000000000000000
000001000001011001000000010011101100111001010000000000
001000100000000101000010000101001111111100110000000000
000000000000001101000000010101001111111001010000000000
001000001000000111000010100011011100111101110010000000
000000001000000011100000001111011100111110110100000000
001000000000000000100010011111011011110110110000000000

.logic_tile 7 12
010000000001001000000010100011000000000000000000000000
001000000000010111000000000001000000101001010000000100
111000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110010100110000000000010000101100000000000000100000000
111000000000000000000010101101000000101001010000000100
000000000000000000000000000000000000000000000000000000
001010100000000001000000001111000000000010000000000000
000010100000000001000000010101100000100000010100000000
001010101000000000000010100000001011100000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000011100101001000010111110000000000
001000000000000000000010101011110000000010100000100000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001100000000000000001000
111000000000001000000011100111000000000010101011100100
100000000000000111000100000000001101000001010011100100
110000000000000000000000000000001000001100110110000000
111000001000000000000010001011001110110011001000000000
000000000000010000000000000111011100001100110100000001
001000000000100000000000000000001101110011001000000100
000001000000000000000110010000000001001111000110000000
001010000000000000000010000000001100001111000000000000
000000000010001000000000000000000001000000100000000000
001000001100000001000000000000001001000000000000000000
000000000000000001100010000000001010000011110000000000
001001000000000000000000000000010000000011110010000000
010000001010010000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000011100000010000000000000000000100000001
001000001100000000100010000101000000000010000001000001
111010100000000000000000000101000000000000000100000000
100001000000000000000000000000100000000001000010000000
110010100000000001000010000001000000000000000100000000
011011100000000001000011010000000000000001000010000000
000000000000001000000000000011001001000000100010000001
001000001000010001000000000011011010000000000000000100
000000000110001001100000000101000000000000000100000000
001000000000000001000011100000000000000001000010000000
000010100000001101000000000000000000000000000000000000
001001001000001001100000001101000000000010000000000000
000001001010000000000011101011101110010111100000000000
001010000000000000000011110011011111000111010000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000010000000000000000001000000001000000
000000000001010000000011111111001101000000
111000110000011000000000010111000001001000
100000000110000011000011101101001010000000
010000000000000000000010011000000000000000
110000001110000000000011111001000000000000
000000000000011000000111101000000000000000
000000000100101111000100001011000000000000
000001000000100000000000000000000000000000
000010100101000000000010011001000000000000
000000000000000111000010011011000000000000
000001000000000000000111010011100000000100
000000000000000011100000001000000000000000
000000000000000000000000001101000000000000
010000000000010000000010001000000000000000
010000001100100000000011111111000000000000

.logic_tile 11 12
010010100000000000000111111000000000000000000110000000
001001001110000000000111010101000000000010000000000001
111000000000000000000000000011011111010110100000000000
100000001110000000000000001011101100111001100000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000111000000000010000000000000
000000000000000111100000000011100000000000000110000000
001000000110000000100000000000100000000001000000000101
000000001000001000000010110111100000000000000110000110
001000000000000111000010100000000000000001000000000000
000000000000000101000000010000000000000000100100000000
001000000000001111000010110000001001000000000001000000
000000000000000001100011101000001110000010000000000001
001000000000000000000011110011011100000001000001100110
000000100000001001000000000001000000000000000110000110
001000001010001101000000000000100000000001000000000010

.logic_tile 12 12
010000000000000101000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000
111010000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000011100100
110000000000000000000000010001000000100000010000000010
111000000000000000000011000001001001000000000000100000
000000000100100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000011100000000
000000001100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000001
010010000100000000
010010110100000000
000000000100000000
000000000100000000
011100000100000000
010000000100000001
001000000000100000
000100000000100100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010010100000000000000010100000000000000000001000000000
001000000000000000000010100000001011000000000000001000
000000000000000101100000000101101010001100111000000000
000000000000000101100000000000010000110011000000000000
000100000000000101000010100000001000001100111000000000
001100000000000000000100000000001001110011000000000000
000000000000000101000000000001101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000001101000000000000000001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000000000000000000000000110011000000000000
000001000000000000000000000111101000001100111000000000
001000100000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111010000000
001000000000000101000000000000001000110011000000000000

.logic_tile 2 13
010000000000000000000110100000001001001100110000100000
001000000000000000000010110000011000001100110000000100
101000000000001000000000010000000001000000100000000000
100000000000000101000010100000001100000000000000000000
010000000001000111000010000000000000000000000000000000
111000001000101111000000000000000000000000000000000000
000000000000001001000000000111101010100000000000000000
001000000000000111000010110000001101100000000000000000
000000100010000000000111001000000000000000000101000001
001000000000000000000000001001000000000010000010100001
000000000000000001100000011001011101100010000000000000
001000000000000001100010011111111011000100010000000000
000000001100100001000000000000001010111111000010000101
001000000001000000000000000000001110111111000001000001
010000000000000001100000001101111100010101010000000000
101000000000000000000010000101000000000000000000000000

.ramb_tile 3 13
010000100000000000000000000000000000000000
001000000000000000000010010111001010000000
101000100000001000000000000011000001000000
100001001110000011000000000111001111000001
010010100000100101100111101000000000000000
111001000000000000000100001101000000000000
000000000000000111100111101000000000000000
001000000000001001100100001011000000000000
000000000000100101100000001000000000000000
001000100001000001000000000101000000000000
000000000000000000000011100001100000000000
001000000110000000000100000011000000000100
000000000000000111100000000000000000000000
001000000000000111000000001001000000000000
110000000000000001000000001000000000000000
111000000110000000000010000101000000000000

.logic_tile 4 13
010000000000001000000000010000000000000000000000000000
001000000000001111000011010000000000000000000000000000
101010000000000111100111000000001010000100000111000000
100000001110000000100100000000010000000000000010000000
010000000000000000000111100000011110010101010000000000
011000000000000000000110010001010000101010100001000000
000000000000000000000111100111000000000000000100000000
001000000000000001000100000000100000000001000000000000
000000000000000000000010001011011001000011000000000000
001000000000000000000100000111101011000000110000000000
000000000000000101100000000000000000000000100100000000
001000000000000000000000000000001111000000000000000000
000000000000000101000111100001101010100000000010000000
001000001110000000000011101111111110000000010000000000
010000000110000011100000011000000001011001100000000000
101000000000000000000011000101001100100110010010000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000011111011100000000000000000
001000000001010000000000001111101101000000000001000000
000000000000001000000000000000000000000000000000000000
001000100000000101000000000000000000000000000000000000
000100000001000000000000000111000000000000000100000000
001100000000000000000000000000000000000001000000000010
000000000000000001000010110000011110000100000100000000
001000000000000000000110010000010000000000000000100000
000000000111011000000110000000011100000100000100000000
001000000000001001000100000000000000000000000000000000
000000000000000001100010000111100000000000000100000000
001000000000000000100000000000000000000001000000100000

.logic_tile 6 13
010000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111001000000000101000000000000011100111000000010000000
100010100000000011000000001001001101110100000000000000
010000000000000000000111101000000001001001000000000000
111000000000000001000000000011001110000110000000000000
000000000000010001000000001000000000010000100010000000
001000000000100000100011010001001010100000010000000000
000010001000000000000010001000011010010100000011000000
001010100001000011000000000001010000101000000000000000
000001000000000000000010000000000000000000100100000001
001000100000000101000000000000001110000000000010000000
000000000000111000000011000000000000000000000000000000
001000000001011101000000000000000000000000000000000000
010000000000000101100000001011001110010000100000000000
111000000000000000000000001011011010010000000000100000

.logic_tile 7 13
010010000000000000000111110000000000000000000000000000
001000000000000000010010100000000000000000000000000000
111000000000000000000000010111111111010111100000000000
100000000000000000000011100111011100000111010000000000
010000000000000000000111000000011100000100000100100000
111010100000000000000000000000010000000000000000000000
000000000000001000000000000000001000000100000000000000
001000000000001111000011110000010000000000000000000000
000010100100000001000000000011001001000011000000000000
001000000100001001000000000011011100110000000000100000
000000000000001001000110001001111101010110000000000000
001000000000000011000110000101111011000110000000000000
000000000111000000000000000000000000000000000000000000
001000000001010001000000000000000000000000000000000000
000000000100000101100010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 8 13
010000000000011011100010110101011001110001010100000100
001000000000101001000010000000111111110001010000000000
111000000000000111000111001001011010010111110000000001
100000000000000111100100000001010000111111110000000101
110000000000001000000111100000001011001000000000000000
111000000000001001000110001101001011000100000000000100
000000000001011001000011100000000000000000000000000000
001000000000100011100100000000000000000000000000000000
000000000000000001100000010000001101000000110000000000
001000000001010001000011100000001110000000110000000000
000000000100001011100000000011111010000000100000000000
001000000000001001000000000111001111000000000000000100
000000001010000000000111110101111100000000000010000000
001000000000001101000110011011001001010000000000000000
000000000000000101100110000001101100000011110000000000
001000000000000000000000001001001000000001110000000000

.logic_tile 9 13
010000101010000000000111100111000000000000000000000000
001000000000000000000110010000100000000001000000000000
111000000000010111100000001000000000000000000100000000
100000000000100000000000000011000000000010000000000100
110000000000000000000010110000000000000000100100000000
011000000000000000000011110000001110000000000000000000
000000000000000000000111101101000000010110100010000000
001010100000000000000000000001101011000110000000000000
000000000000000000000011101000000000000000000100000000
001010100000000000000010111101000000000010000000000000
000001000000000001100000000000000000000000100100000000
001000001000000000100000000000001001000000000000000000
000000000000010111100000010000000000000000100100000000
001000000000100000000010000000001001000000000000000010
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001101000000000000000000

.ramb_tile 10 13
010000000000000111000111101000000001000000
001000000100001011000100000001001001000000
101000000000001000000000001111100000000010
100000000000000111000011101101101011000000
110000000000000111100011010000000000000000
011000000000000000000111100101000000000000
000000000000100000000000010000000000000000
001010000000010000000011011001000000000000
000000000110010000000000010000000000000000
001000000000100000000011110001000000000000
000000000000000000000000000111100000000000
001000000000101001000000001111000000000010
000001000110000000000000010000000000000000
001010000000000000000011101101000000000000
110100000001010001000111000000000000000000
011110000110000000000100000001000000000000

.logic_tile 11 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000111000000
001010000000100000000000000101000000000010000100000000
000010100000000000000000000001100000000000000100000010
001001000000000000000000000000100000000001000100100000
010000000000000000000000000000000000000000000000000000
101010001010000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000110000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
101001000000100000000000000111111010000010100000000000
100000000000000011000000001101000000010110100010000000
010000000000000000000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000001100000000101111000000000000101100000
001000000000010000000000001001000000101000000100100000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000100000000000000000001111010000011110110000000
001010000000000000000000001001000000101011110101100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000010000000000000
000100010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000011100111000001001000001100111000000100
000000000000000000000010010000000000110011000000010000
101000000000000000000000000000001000001100110000100000
100000000000000000000000001001000000110011000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000101000000000000000000001111000110000001
000000000000000111000010100000001101001111000010100011
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001100110000000000
000000000000000000000000000000001011001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001011001100000000001
100000000000000000000000001101001010100110010000000000

.logic_tile 2 14
000000001100100000000010100011101010010101010000100000
000000000001000000000100000000100000010101010000000000
101000000000000011000010100000000000000000000000000000
100000000000001101100100000000000000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000101000000000000100000000001000000100000
000000000000000101100000010000000000000000000100000000
000000000000000000000011111001000000000010000000100000
000000000000000001000000000000011000000100000100000001
000000000000000000100000000000000000000000000000000000
000000000000000001000110001001111010110011000010000000
000000000000000000100100001101001100000000000000000000
000001000000000000000110010000001110001100110000000000
000010100000000000000110010000011111001100110000000100
000000000000000000000000001000000000000000000100000000
000000001100000000000000000011000000000010000000000000

.ramt_tile 3 14
000000010000000000000000011000000001000000
000000000000000000000011100111001011000000
111000010000000001000000011001100000000100
100000000000001001100011000001101100000000
110001000000100111100000010000000000000000
010010100011000000100011111001000000000000
000000000000000001000010001000000000000000
000000000000000000000011101101000000000000
000000000000001001000000000000000000000000
000000000000000101000010000101000000000000
000000000000000000000010001101100000000000
000000000000000000000000001011000000000100
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
010000000000000001000000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 14
000000000000010000000000010000001100000100000100100000
000000000000100000000011100000010000000000000010000111
111000000000000000000000010011100000011001100100000000
100000000000000000000011100000101110011001100001000000
010000000000001011100000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000010000001010000000000000101000000000000000100000001
000000000000000000000011100000000000000001000000000000
000000000001000101000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110010101010000000000
000100000000000001000011000011010000101010100000000010
000001001110011000000111100111101110010101010100000000
000000100000101101000111000000010000010101010000000001
011000000000000000000000001001111100001000000000000000
100000001010000011000000001101101010000000100000000000

.logic_tile 5 14
000000000000001000000110000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
111000000000001011100000000111101001000100000000000000
100000000000000011000010101101111010010000000000000000
000001001100001011100000010111101001000000010000000000
000010100000001011100011100101011011000000000000000010
000000000000001000000110010111111000111100000000000000
000000000000001011000011001011000000000011110000000000
000001000000000001000011000101101111000010010000000000
000010100000000000000000000001111001100100000000000000
000000000000000000000010100000000000000000100100100000
000100000000000000000100000000001010000000000000100000
000000001010000001000111100001101100011111100000000010
000000000000000000000010110111001111011111000000000010
000000000000101101000010100001011001011010010000000000
000000000001000001100000000000001101011010010000000000

.logic_tile 6 14
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000011011101100000000000000000
010000000001010000000000000011101100000000000000000000
000000000100000000000000010000001010000100000100000001
000000000000000000000011100000000000000000000000000000
000000001100000000000110110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000010111100000010000000001000000100100000000
110000000000000000000011000000001011000000001000000000

.logic_tile 7 14
000000000000000001100111001000000000000000000100100000
000000000000001001100000000001000000000010000000000010
111000000000000000000000000101111100010111110000000000
100010100000000111000000001011110000010110100000100100
010000000000001111100011101001011101000000000000000000
110000000000001011000000000101101110010000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000111001001100000000000000000
000000000000000001000000000000011110100000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000001001001010101000010000000010
000000000000000001000000000011001000010110100000000000
000000000000100011100000000011001010101000000000000000
000000000001010000100000001001000000000000000000000100

.logic_tile 8 14
000001100000001101000011110101001001111111010100000000
000010000000001001000110100111111001111111000000000010
111000000000001101000000010000000000000000000000000000
100000000000000011100011110000000000000000000000000000
110000101110000111100000000001000000010000100000000000
110000001010000000000010100000001001010000100000000000
000000000000000001000000000000000000000000000000000000
000010000000000101000011110000000000000000000000000000
000000000000000000000000000101011011111110110100000000
000000000001010000000000000101101000111101010000000010
000000000001010000000000001001000000011111100100000000
000000000000100000000010000001001000101001010000000010
000000000000000001000110001000011010100000000000000001
000000000000000000100100001011011001010000000001100000
010000000000000000000000000000011100000001000000000000
110000000000000000000000000001011011000010000001000000

.logic_tile 9 14
000000000000001001000010101101111110100010110000000000
000000000000001111100010110001111110101001110000000000
111000000001000001100010110011011100110110100110000000
100000000000000101000011111101011111111111111000000000
110000001001010000000010110111011001110111110100100000
010000000000101101000111101001101111101011110000000000
000000000000000001000011111101011000110111110100000000
000000000000000000000110000011111111010111110000000010
000001000000001001000000001101001111110110100100000000
000000100000000001000011101101011110111111110000100000
000000000000001001000000001011101111110110100000000000
000000000000001011000011111001001011110100010000000000
000001000000000001100000010001001100111110100010000000
000010000000000000100010010001000000111111110000000000
010000000000000111000111000000000000010000100000000000
110000000000000000000111101111001001100000010001000000

.ramt_tile 10 14
000000010000011111100000001000000001000000
000000000000001011100000000001001001000000
111000010000001000000000011001000000000000
100000000000001111000011011111001110000001
110010100001010000000000011000000000000000
010001001110100000000011101101000000000000
000000000000000000000111001000000000000000
000000000000000000000100001011000000000000
000001000000001000000000001000000000000000
000010100000000111000010011011000000000000
000000000000000000000010010111000000000000
000000001000001111000011000001000000000001
000000000111010011100000000000000000000000
000000000000101111000000000011000000000000
110000000000000000000000000000000000000000
010000000000000000000011101101000000000000

.logic_tile 11 14
000000000000000000000010100101100000000000000100000000
000000000000001001000111100000100000000001000000000000
111000000000000101000000000001001100011110100000000000
100000000000000000100000000101011001011111110001000000
010000000000001000000111100000001100000100000100000000
010000000000000001000100000000000000000000000000000000
000000000000000011100000000101000001001001000000000000
000000000000001101000011100000101111001001000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000011010000100000100000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010011111010010110110000000000
000000000000000000000010000001001101101111110001000000
000000000000000000000000000001001101011110100000000000
000010000001000000000011111111011000011111110001000000

.logic_tile 12 14
000000000000001000000000000111100000000000000000000000
000000000000000011000011100000000000000001000000000000
111000000000000000000111001000000000000000000100000000
100000000000010000000100001001000000000010000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000100000000000000011101111000111110010000000
000000000000000000000000001101011101011111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000111001110011111110000000000
000010100000001011000000001101011110000111110001000000
000000001100001001100111000000000000000000000000000000
000010000000011011000100000000000000000000000000000000
000000000100000000000000000001000000000000000100000000
000000000000001101000000000000000000000001000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000111000000000
000000001000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000111000000000
000100001000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000100001100001000000000000000001100000100000100000000
000000000000001001000000000000010000000000000000000000
101000000000000000000000000011001010100010000000000000
100000000000000000000000001011011110001000100000000010
110000000000100000000110001000000000000000000100000000
010000000001010000000100000101000000000010000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000100100000000
000000000001010101000000000000001000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 2 15
000001001100100000000000000001100000000000000100100000
000010100001000000000000000000100000000001000000000000
101000000000000111100010111000000000000000000110000000
100000000000000000100011100011000000000010000000000000
000000001100000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000100000000000000000001110001100110000000000
000000000001010000000000000000001110001100110000000000
000000000000000001100000000000000001000000100100000000
000000001100000000000000000000001011000000000000000000
000000000000101001100000010000001110000100000100000001
000000000001011001100010000000010000000000000000100000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.ramb_tile 3 15
000000000000000111100000000000000001000000
000000000000000000100000000111001010000000
101000000000001000000000010001100001100000
100000000000000111000011110001101100000000
010000000000000111000111101000000000000000
110000000000000000000000001101000000000000
000000000000000111100111111000000000000000
000000000000000001000011011101000000000000
000000000000000011100000010000000000000000
000000000000000000000011010101000000000000
000000000000000111000000000011000000000000
000000000000000001100000000011100000000100
000000000000000111000000001000000000000000
000010000000000000100000000001000000000000
110000000010000000000000001000000000000000
010000000000000000000000000101000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001110000100000100000000
100000001100000111010000000000000000000000000011000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000000000000001000000100000
000000000001000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000010

.logic_tile 5 15
000000001000000000000000000000001010000100000100000000
000000001110000000000000000000010000000000000000000000
101000000000000000000000000000000000000000100100100000
100000000000000000000000000000001111000000000000000000
000000000000000000000010100000000001000000100100000000
000000001110000000000110000000001010000000000000000000
000000000000000011100000000101000000000000000100100000
000010000000000000100000000000100000000001000000000000
000000000000101000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100001000000000010000000000000000000000000000000
000000000000000000000000000000001100000100000100000100
000000000000000000000000000000000000000000000000100000

.logic_tile 6 15
000000000000001111100010100000000000000000000000000000
000000000000001011100100000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110101000000000000000000000000000000000000000000000000
110110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000100000010
000000000000100000000010000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
010000000000000000000000000001011000101100010010000001
100000000000000000000000000000001001101100010011000110

.logic_tile 7 15
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111011110000011110110000000
000000000000000000000010001011110000101011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000001110000000000010100000000000000000000000000000

.logic_tile 8 15
000000000000000111100000010000000000000000000100000000
000000000000000111000011110101000000000010000000000000
111000001000001000000000010001001010010000000010000000
100000000000001011000011100000011111010000000010000000
010000000000000011100010001101111011000000000000000000
010000000000000000100011100101011001000000100000000000
000000000000001001000111110001001011000111110000000000
000000000000001101000110010001011110101111110000000000
000010001111110000000000000101000000000000000100000000
000001000000100000000000000000100000000001000000000000
000000000000000000000000000001111110010100000000000000
000000000000000000000000000111010000111100000000000000
000000000000000000000110010101111110101001010000000000
000000000000000111000010011111110000000010100000000000
000000000000001000000110100101100000000000000100000000
000000000000000001000010110000100000000001000000000000

.logic_tile 9 15
000000000000101101000111000001001101100010110000000000
000000000001000101100010111101001001010110110000000000
111000000000001000000110100000001100000100000100000000
100000000000000111000010100000000000000000000000000000
110000001100000000000111011001011001010111100000000000
010000000000000000000111100001111111110111110000000000
000000000010000000000000001101001001110011110000000000
000000000000000000000010101111111011100001010000000000
000011101010001001100000010000000000000000000000000000
000011000001000111000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000010100000000001000000000000000000000000000000000000
000000000100000000000010010001011110011111100000000000
000000000000000000000010001101011001101111100000000000

.ramb_tile 10 15
000011100000100000000010001000000001000000
000000000000010000000011110001001001000000
101000000000001111100111100101100001000000
100000000000001111100011111101001000000100
010000000000000111100111110000000000000000
110000000000000000100111111001000000000000
000000000110000011100000001000000000000000
000000000000000000000000000111000000000000
000001000000001000000000000000000000000000
000010000000001011000000000011000000000000
000000100000010000000000000111000000000000
000001000000000001000000001001000000000100
000000000000000001000000000000000000000000
000000000000000000000000000101000000000000
110000000000000000000000001000000000000000
010000000000000001000000001001000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000111100110010111100001110000110100000000
100000000000000000000011010111101001111001110001000000
010000000000000101000000001111011000000001010100000000
010000000000000000100000001101000000010111110001000000
000000000011000111100010100101011010011001010100000000
000000000000100000000100001111001110101001100000000000
000000000000000000000000000111011001000001110100000000
000000001100000000000000000000011100000001110000000000
000000000000001000000000000001111010001000010100000000
000000000000010101000000000111101111101101110000000001
000000000000000001000000001111001110111100110100000000
000000000000000001000010000101101110010100110011000000
000000000010000111100110100101111110110000110000000000
000000000000000000100000001111001110100000100000000000

.logic_tile 12 15
000000000000000011100000000000001010000100000100000000
000000000001000000000000000000010000000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000001000000011110000000000000000000000000000
110010100000000011000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000010000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000010000000001
000001111000000010
000000001000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000101100000000000000100000000
000000000000000101000010100000100000000001000010000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011000000000000000100000000
000000000000000000000100000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000001000000010000000000000000000
000000000000000011000011101001001101000000
111000010000001001000000000101000001000100
100000000000000111100000001011001000000000
010000000000000111100010000000000000000000
110000000000000000100000001111000000000000
000000000000000000000000010000000000000000
000000000000000000000011001001000000000000
000000001110000000000010001000000000000000
000000000000000001000010010001000000000000
000000000000000001000000001001000000000000
000000000000000001000000000011000000000100
000000000000000000000011100000000000000000
000001000000000000000100000011000000000000
110000000000000000000000001000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000100000110000000
000000000000000000000011110000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000010000000000000000000000000001000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000011110000100000100100101
000000000000000000000000000000010000000000000000100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000001111000000000000
000000000000000000000100000000001010001111000000000000

.logic_tile 7 16
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000110000001
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000110000000
010000000000000000000000000000000000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000001000000000000000011010000011000010000000
000000000000000011000000000000011111000011000010000000
111000000000000000000000010000000000000000100110000000
100000000000000000000011000000001101000000000110000000
110000000000100000000000000000000001000000100100000000
010000000001010000000000000000001010000000000110000001
000000000000000001000000010001000000000000000100000000
000000000000000000000010000000000000000001000100100000
000001001100000000000010010000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000110000000000001000000100100000000
000000000001010000000000000000001001000000000110100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000010000001000000000011000000000000000
000000000000000011000011110111001111000000
111000010000001000000111101111100000000100
100000000000000011000100001001101010000000
110000000000001000000111100000000000000000
010000000000001111000100001001000000000000
000000000000000000000011100000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000010001101000000000000
000000000000000111000111001001000000001000
000000000000000000000000000011000000000000
000000000000000000000011100000000000000000
000010100000001001000000001101000000000000
010000000000000001000010001000000000000000
010000000000000000000000001011000000000000

.logic_tile 11 16
000000000000000000000000000111011011100000010000000000
000000000000000000000000001011001100100001010000000000
111000000000001000000000000000000001000000100100000000
100000000000001011000000000000001111000000000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000000001100000000000011100100000000000000000
000000000000001111000000000111001111010000000000000000
000000000000000000000111101011111110000000000000000100
000000000000001111000011110001000000000010100001000000
000000000000001000000000010011000000000000000100000000
000000000000000111000010110000000000000001000000000000

.logic_tile 12 16
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000010000000111000000000000000000000000000000
110001001110100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001101001010100000000
000000001100000000000000000001001110011111100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000001001000100000000
000000000000000000000000000111001000001111000000100100
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
100100000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
110000000000000000
100000000000000001
100000000000000001
010000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000

.io_tile 8 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000001010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
010000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000001010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 2 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 3 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 6 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 7 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8 r_counter_$glb_clk
.sym 48 w_rx_09_fifo_data[13]
.sym 56 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 78 $PACKER_VCC_NET
.sym 129 i_smi_a2$SB_IO_IN
.sym 177 w_rx_09_fifo_data[10]
.sym 178 w_rx_09_fifo_data[3]
.sym 179 w_rx_09_fifo_data[11]
.sym 180 w_rx_09_fifo_data[4]
.sym 181 w_rx_09_fifo_data[5]
.sym 182 w_rx_09_fifo_data[9]
.sym 183 w_rx_09_fifo_data[2]
.sym 184 w_rx_09_fifo_data[7]
.sym 291 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 293 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 294 smi_ctrl_ins.int_cnt_rx[3]
.sym 296 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 297 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 298 smi_ctrl_ins.int_cnt_rx[4]
.sym 299 tx_fifo.wr_addr[2]
.sym 317 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 323 w_rx_09_fifo_data[20]
.sym 330 w_rx_09_fifo_data[9]
.sym 335 w_rx_09_fifo_data[17]
.sym 346 w_rx_09_fifo_data[7]
.sym 373 i_smi_a2$SB_IO_IN
.sym 405 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 406 w_rx_09_fifo_data[0]
.sym 407 w_rx_09_fifo_data[1]
.sym 409 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 410 o_iq_tx_clk_n$SB_IO_OUT
.sym 411 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 412 i_rst_b$SB_IO_IN
.sym 415 w_rx_09_fifo_data[29]
.sym 434 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 451 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 464 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 485 o_iq_tx_clk_p$SB_IO_OUT
.sym 492 o_iq_tx_clk_n$SB_IO_OUT
.sym 497 o_iq_tx_clk_p$SB_IO_OUT
.sym 515 o_iq_tx_clk_p$SB_IO_OUT
.sym 516 o_iq_tx_clk_n$SB_IO_OUT
.sym 519 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 520 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 521 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 522 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 523 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 524 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 525 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 526 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 530 i_rst_b$SB_IO_IN
.sym 533 w_smi_data_output[2]
.sym 554 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 595 tx_fifo.rd_addr[0]
.sym 634 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 635 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 636 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 637 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 639 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 640 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 660 w_rx_fifo_pulled_data[22]
.sym 683 o_iq_tx_clk_p$SB_IO_OUT
.sym 710 w_lvds_tx_d0
.sym 713 o_iq_tx_clk_p$SB_IO_OUT
.sym 714 w_lvds_tx_d0
.sym 746 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 748 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 749 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 750 w_rx_fifo_data[3]
.sym 751 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 752 lvds_rx_09_inst.r_phase_count[1]
.sym 759 channel
.sym 774 w_smi_data_output[4]
.sym 779 iq_tx_p_D_OUT_1
.sym 826 iq_tx_p_D_OUT_1
.sym 828 i_smi_a2$SB_IO_IN
.sym 830 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 849 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 863 w_rx_24_fifo_data[0]
.sym 865 w_rx_24_fifo_data[1]
.sym 866 w_rx_fifo_data[0]
.sym 867 w_rx_fifo_data[1]
.sym 891 w_rx_24_fifo_data[3]
.sym 896 w_rx_fifo_pulled_data[3]
.sym 897 w_rx_fifo_data[3]
.sym 907 w_rx_fifo_pulled_data[1]
.sym 917 w_lvds_rx_09_d1
.sym 938 $PACKER_VCC_NET
.sym 940 o_iq_tx_clk_p$SB_IO_OUT
.sym 941 w_lvds_rx_09_d1
.sym 944 o_iq_tx_clk_p$SB_IO_OUT
.sym 970 o_iq_tx_clk_p$SB_IO_OUT
.sym 976 w_rx_24_fifo_push
.sym 978 iq_tx_p_D_OUT_0
.sym 980 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 982 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1007 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1018 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 1024 w_lvds_rx_24_d0
.sym 1028 channel
.sym 1031 w_lvds_rx_24_d1
.sym 1054 w_lvds_rx_24_d0
.sym 1055 w_lvds_rx_24_d1
.sym 1061 w_lvds_tx_d1
.sym 1062 w_lvds_tx_d0
.sym 1066 iq_tx_p_D_OUT_0
.sym 1067 iq_tx_p_D_OUT_1
.sym 1069 $PACKER_VCC_NET
.sym 1071 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1073 w_lvds_tx_d0
.sym 1074 $PACKER_VCC_NET
.sym 1076 iq_tx_p_D_OUT_1
.sym 1081 w_lvds_tx_d1
.sym 1084 iq_tx_p_D_OUT_0
.sym 1088 rx_fifo.wr_addr_gray[3]
.sym 1089 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 1090 rx_fifo.wr_addr[8]
.sym 1091 rx_fifo.wr_addr[9]
.sym 1092 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 1093 rx_fifo.wr_addr_gray[2]
.sym 1094 rx_fifo.wr_addr_gray[4]
.sym 1096 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1105 w_lvds_tx_d1
.sym 1121 $PACKER_VCC_NET
.sym 1122 $PACKER_VCC_NET
.sym 1147 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 1154 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 1163 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 1165 $PACKER_VCC_NET
.sym 1168 o_iq_tx_clk_p$SB_IO_OUT
.sym 1169 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1191 $PACKER_VCC_NET
.sym 1202 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 1203 rx_fifo.wr_addr[5]
.sym 1204 rx_fifo.wr_addr[2]
.sym 1205 rx_fifo.wr_addr[4]
.sym 1206 rx_fifo.wr_addr[3]
.sym 1207 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1208 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 1234 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 1235 w_lvds_rx_24_d0
.sym 1237 rx_fifo.wr_addr[9]
.sym 1246 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 1249 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 1252 rx_fifo.wr_addr[8]
.sym 1254 rx_fifo.wr_addr[9]
.sym 1269 w_lvds_rx_09_d0
.sym 1271 w_lvds_rx_09_d1
.sym 1278 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 1279 w_lvds_rx_24_d1
.sym 1281 rx_fifo.wr_addr[8]
.sym 1282 w_lvds_rx_24_d0
.sym 1283 w_lvds_rx_24_d1
.sym 1284 i_smi_a2$SB_IO_IN
.sym 1287 o_iq_tx_clk_p$SB_IO_OUT
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1317 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 1318 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 1319 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 1320 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 1321 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 1322 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 1323 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 1325 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1353 rx_fifo.wr_addr[3]
.sym 1355 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 1360 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 1364 rx_fifo.wr_addr[5]
.sym 1373 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1376 $PACKER_VCC_NET
.sym 1393 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1416 $PACKER_VCC_NET
.sym 1430 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 1431 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 1433 rx_fifo.wr_addr[0]
.sym 1435 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 1437 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 1438 w_lvds_rx_24_d0
.sym 1440 w_lvds_rx_24_d1
.sym 1450 rx_fifo.wr_addr[7]
.sym 1464 $PACKER_VCC_NET
.sym 1473 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 1475 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 1496 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 1544 rx_fifo.wr_addr_gray[6]
.sym 1545 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 1546 rx_fifo.wr_addr_gray[5]
.sym 1547 rx_fifo.wr_addr_gray[8]
.sym 1550 rx_fifo.wr_addr_gray[7]
.sym 1558 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 1561 rx_fifo.rd_addr_gray[5]
.sym 1575 rx_fifo.wr_addr_gray_rd_r[2]
.sym 1579 rx_fifo.wr_addr[0]
.sym 1588 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 1658 rx_fifo.wr_addr_gray_rd[7]
.sym 1663 rx_fifo.wr_addr_gray_rd[5]
.sym 1665 rx_fifo.wr_addr_gray_rd[6]
.sym 1706 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 1740 i_smi_a2$SB_IO_IN
.sym 1819 rx_fifo.wr_addr_gray_rd[6]
.sym 1898 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 1908 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1911 w_smi_data_input[6]
.sym 1930 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1936 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2063 w_rx_09_fifo_data[24]
.sym 2064 w_rx_09_fifo_data[15]
.sym 2065 w_rx_09_fifo_data[26]
.sym 2067 w_rx_09_fifo_data[6]
.sym 2070 w_rx_09_fifo_data[8]
.sym 2074 rx_fifo.wr_addr[8]
.sym 2079 w_tx_fifo_pulled_data[6]
.sym 2107 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2119 w_rx_09_fifo_data[16]
.sym 2126 w_rx_09_fifo_data[22]
.sym 2138 w_rx_09_fifo_data[0]
.sym 2139 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2140 w_rx_09_fifo_data[1]
.sym 2146 w_rx_09_fifo_data[3]
.sym 2161 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2162 w_rx_09_fifo_data[11]
.sym 2163 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2191 w_rx_09_fifo_data[11]
.sym 2194 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2231 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2232 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2233 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2234 w_rx_09_fifo_data[12]
.sym 2235 w_rx_09_fifo_data[25]
.sym 2236 w_rx_09_fifo_data[22]
.sym 2237 w_rx_09_fifo_data[14]
.sym 2238 w_rx_09_fifo_data[20]
.sym 2239 w_rx_09_fifo_data[17]
.sym 2240 w_rx_09_fifo_data[18]
.sym 2241 w_rx_09_fifo_data[16]
.sym 2245 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 2250 w_rx_09_fifo_data[13]
.sym 2257 w_rx_09_fifo_data[26]
.sym 2261 w_smi_data_output[0]
.sym 2263 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 2265 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 2266 w_rx_09_fifo_data[10]
.sym 2267 w_smi_data_output[7]
.sym 2275 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2276 w_rx_09_fifo_data[0]
.sym 2277 smi_ctrl_ins.int_cnt_rx[4]
.sym 2278 w_rx_09_fifo_data[2]
.sym 2279 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2288 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2293 w_rx_09_fifo_data[2]
.sym 2294 w_rx_09_fifo_data[8]
.sym 2296 w_rx_09_fifo_data[3]
.sym 2302 w_rx_09_fifo_data[7]
.sym 2305 w_rx_09_fifo_data[0]
.sym 2307 w_rx_09_fifo_data[1]
.sym 2308 w_rx_09_fifo_data[9]
.sym 2314 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2315 w_rx_09_fifo_data[5]
.sym 2321 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2323 w_rx_09_fifo_data[8]
.sym 2326 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2329 w_rx_09_fifo_data[1]
.sym 2333 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2335 w_rx_09_fifo_data[9]
.sym 2338 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2339 w_rx_09_fifo_data[2]
.sym 2344 w_rx_09_fifo_data[3]
.sym 2345 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2350 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2351 w_rx_09_fifo_data[7]
.sym 2357 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2358 w_rx_09_fifo_data[0]
.sym 2362 w_rx_09_fifo_data[5]
.sym 2364 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2366 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2367 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2368 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2369 w_rx_09_fifo_data[19]
.sym 2370 w_rx_09_fifo_data[27]
.sym 2371 w_rx_09_fifo_data[28]
.sym 2372 w_rx_09_fifo_data[29]
.sym 2373 lvds_rx_09_inst.o_fifo_data[31]
.sym 2374 w_rx_09_fifo_data[21]
.sym 2375 w_rx_09_fifo_data[23]
.sym 2376 w_rx_09_fifo_data[30]
.sym 2377 i_smi_a2$SB_IO_IN
.sym 2378 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 2380 i_smi_a2$SB_IO_IN
.sym 2382 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2387 w_rx_09_fifo_data[11]
.sym 2389 w_rx_09_fifo_data[4]
.sym 2390 tx_fifo.wr_addr[6]
.sym 2391 w_rx_09_fifo_data[5]
.sym 2393 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 2395 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 2397 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2398 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 2399 o_iq_tx_clk_p$SB_IO_OUT
.sym 2400 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 2402 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 2405 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2407 smi_ctrl_ins.int_cnt_rx[3]
.sym 2409 w_lvds_rx_09_d0
.sym 2412 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2413 w_lvds_rx_09_d1
.sym 2425 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 2428 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2429 i_rst_b$SB_IO_IN
.sym 2433 smi_ctrl_ins.int_cnt_rx[3]
.sym 2438 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2445 smi_ctrl_ins.int_cnt_rx[4]
.sym 2452 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 2453 smi_ctrl_ins.int_cnt_rx[4]
.sym 2455 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2458 i_rst_b$SB_IO_IN
.sym 2469 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2474 smi_ctrl_ins.int_cnt_rx[3]
.sym 2485 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 2486 smi_ctrl_ins.int_cnt_rx[4]
.sym 2487 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 2488 smi_ctrl_ins.int_cnt_rx[3]
.sym 2492 smi_ctrl_ins.int_cnt_rx[4]
.sym 2493 smi_ctrl_ins.int_cnt_rx[3]
.sym 2494 i_rst_b$SB_IO_IN
.sym 2498 smi_ctrl_ins.int_cnt_rx[4]
.sym 2500 smi_ctrl_ins.int_cnt_rx[3]
.sym 2502 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2503 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2504 w_smi_data_output[3]
.sym 2505 w_smi_data_output[0]
.sym 2506 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2507 w_smi_data_output[6]
.sym 2508 w_smi_data_output[7]
.sym 2509 w_smi_data_output[2]
.sym 2510 w_smi_data_output[5]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 2517 w_rx_09_fifo_data[23]
.sym 2521 w_rx_09_fifo_data[30]
.sym 2524 smi_ctrl_ins.int_cnt_rx[3]
.sym 2525 w_tx_fifo_data[9]
.sym 2526 w_tx_fifo_data[11]
.sym 2527 w_rx_09_fifo_data[28]
.sym 2528 rx_fifo.rd_data_o[28]
.sym 2529 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2530 rx_fifo.rd_data_o[30]
.sym 2531 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 2535 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 2536 w_rx_fifo_pulled_data[14]
.sym 2537 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2538 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 2539 smi_ctrl_ins.int_cnt_rx[4]
.sym 2543 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2544 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 2551 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 2560 smi_ctrl_ins.int_cnt_rx[3]
.sym 2563 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2564 smi_ctrl_ins.int_cnt_rx[4]
.sym 2567 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2568 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2569 i_rst_b$SB_IO_IN
.sym 2573 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 2575 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 2578 w_lvds_rx_09_d0
.sym 2579 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2582 w_lvds_rx_09_d1
.sym 2583 o_iq_tx_clk_p$SB_IO_OUT
.sym 2587 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2590 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 2591 smi_ctrl_ins.int_cnt_rx[4]
.sym 2592 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 2593 smi_ctrl_ins.int_cnt_rx[3]
.sym 2596 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2597 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2598 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2599 w_lvds_rx_09_d1
.sym 2605 w_lvds_rx_09_d0
.sym 2614 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2615 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2616 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2622 o_iq_tx_clk_p$SB_IO_OUT
.sym 2626 w_lvds_rx_09_d1
.sym 2627 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2628 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2629 w_lvds_rx_09_d0
.sym 2634 i_rst_b$SB_IO_IN
.sym 2636 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2637 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2639 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 2640 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 2641 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 2642 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 2643 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 2644 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 2645 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 2646 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 2647 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 2651 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 2652 i_smi_a2$SB_IO_IN
.sym 2654 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2656 i_smi_a2$SB_IO_IN
.sym 2657 w_rx_09_fifo_data[1]
.sym 2658 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 2661 i_smi_a2$SB_IO_IN
.sym 2662 tx_fifo.wr_addr[9]
.sym 2663 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2664 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2665 $PACKER_VCC_NET
.sym 2666 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2667 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2669 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2672 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 2674 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 2677 i_smi_a2$SB_IO_IN
.sym 2679 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 2680 w_rx_09_fifo_data[1]
.sym 2684 i_smi_a2$SB_IO_IN
.sym 2686 w_rx_09_fifo_data[3]
.sym 2695 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 2697 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 2698 smi_ctrl_ins.int_cnt_rx[3]
.sym 2699 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 2700 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2703 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2704 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2706 smi_ctrl_ins.int_cnt_rx[4]
.sym 2707 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2708 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 2710 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 2712 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 2714 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 2715 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 2717 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 2718 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2722 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 2723 smi_ctrl_ins.int_cnt_rx[4]
.sym 2725 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 2726 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 2727 smi_ctrl_ins.int_cnt_rx[3]
.sym 2728 smi_ctrl_ins.int_cnt_rx[4]
.sym 2731 smi_ctrl_ins.int_cnt_rx[4]
.sym 2732 smi_ctrl_ins.int_cnt_rx[3]
.sym 2733 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 2734 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 2737 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2738 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2740 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2743 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 2744 smi_ctrl_ins.int_cnt_rx[3]
.sym 2745 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 2746 smi_ctrl_ins.int_cnt_rx[4]
.sym 2749 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2750 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2751 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2752 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2755 smi_ctrl_ins.int_cnt_rx[4]
.sym 2756 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 2757 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2758 smi_ctrl_ins.int_cnt_rx[3]
.sym 2762 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2763 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2764 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2767 smi_ctrl_ins.int_cnt_rx[4]
.sym 2768 smi_ctrl_ins.int_cnt_rx[3]
.sym 2769 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 2770 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 2771 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 2772 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2773 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2774 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 2776 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2777 w_rx_fifo_data[12]
.sym 2779 w_rx_fifo_data[9]
.sym 2780 w_rx_09_fifo_push
.sym 2786 tx_fifo.rd_addr[5]
.sym 2788 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2791 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 2793 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 2795 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 2798 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 2800 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 2801 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 2803 channel
.sym 2804 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2805 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 2807 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 2809 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 2811 w_rx_09_fifo_data[2]
.sym 2816 w_rx_09_fifo_data[0]
.sym 2831 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2833 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2837 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2838 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2841 lvds_rx_09_inst.r_phase_count[1]
.sym 2844 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 2845 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2847 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2849 $PACKER_VCC_NET
.sym 2850 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2853 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 2857 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2859 $nextpnr_ICESTORM_LC_5$O
.sym 2862 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2865 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 2867 $PACKER_VCC_NET
.sym 2868 lvds_rx_09_inst.r_phase_count[1]
.sym 2869 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2873 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2874 $PACKER_VCC_NET
.sym 2875 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 2878 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2880 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2881 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2884 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2885 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 2886 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2887 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2896 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2897 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2898 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2899 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 2902 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2903 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2904 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2905 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2906 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2907 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2908 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2909 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2910 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 2911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 2913 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 2914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 2915 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 2916 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2922 w_rx_09_fifo_push
.sym 2925 w_rx_24_fifo_data[12]
.sym 2930 tx_fifo.wr_addr[6]
.sym 2933 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 2935 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 2940 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2945 w_lvds_rx_09_d1
.sym 2949 w_lvds_rx_09_d0
.sym 2964 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2966 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2969 w_rx_09_fifo_data[3]
.sym 2972 w_rx_24_fifo_data[3]
.sym 2975 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2978 w_lvds_rx_09_d0
.sym 2979 w_rx_fifo_pulled_data[3]
.sym 2980 w_lvds_rx_09_d1
.sym 2981 w_rx_fifo_pulled_data[1]
.sym 2987 channel
.sym 2998 w_rx_fifo_pulled_data[3]
.sym 3008 w_rx_fifo_pulled_data[1]
.sym 3014 w_lvds_rx_09_d1
.sym 3016 w_lvds_rx_09_d0
.sym 3019 channel
.sym 3020 w_rx_24_fifo_data[3]
.sym 3022 w_rx_09_fifo_data[3]
.sym 3028 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3031 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3041 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 3042 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 3043 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3045 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 3047 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 3048 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 3049 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 3050 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 3051 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 3055 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3058 w_tx_fifo_pulled_data[21]
.sym 3060 w_tx_fifo_pulled_data[23]
.sym 3062 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 3063 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3067 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 3072 w_rx_fifo_data[0]
.sym 3077 w_rx_24_fifo_push
.sym 3078 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 3086 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3098 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3099 w_rx_09_fifo_data[0]
.sym 3101 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3108 w_rx_24_fifo_data[0]
.sym 3109 w_rx_09_fifo_data[1]
.sym 3110 w_rx_24_fifo_data[1]
.sym 3112 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3117 w_lvds_rx_24_d0
.sym 3121 channel
.sym 3123 w_lvds_rx_24_d1
.sym 3124 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3148 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3149 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3150 w_lvds_rx_24_d1
.sym 3151 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3163 w_lvds_rx_24_d0
.sym 3166 w_rx_09_fifo_data[0]
.sym 3167 channel
.sym 3168 w_rx_24_fifo_data[0]
.sym 3172 channel
.sym 3173 w_rx_24_fifo_data[1]
.sym 3174 w_rx_09_fifo_data[1]
.sym 3176 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3177 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3179 rx_fifo.wr_addr_gray_rd[9]
.sym 3180 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3181 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 3182 w_rx_fifo_data[2]
.sym 3183 rx_fifo.wr_addr_gray_rd[3]
.sym 3184 rx_fifo.wr_addr_gray_rd[4]
.sym 3185 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 3186 rx_fifo.wr_addr_gray_rd[2]
.sym 3187 rx_fifo.wr_addr[8]
.sym 3188 w_rx_fifo_pulled_data[18]
.sym 3190 rx_fifo.wr_addr[8]
.sym 3191 rx_fifo.wr_addr[5]
.sym 3193 w_rx_24_fifo_data[1]
.sym 3194 rx_fifo.wr_addr[4]
.sym 3195 rx_fifo.wr_addr[2]
.sym 3197 rx_fifo.wr_addr[4]
.sym 3199 w_rx_24_fifo_data[0]
.sym 3202 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3206 w_rx_fifo_full
.sym 3208 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3209 w_rx_24_fifo_data[2]
.sym 3211 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3213 channel
.sym 3214 w_rx_fifo_data[1]
.sym 3216 i_smi_a2$SB_IO_IN
.sym 3221 rx_fifo.wr_addr[5]
.sym 3223 rx_fifo.wr_addr[2]
.sym 3224 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3225 rx_fifo.wr_addr[4]
.sym 3232 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3234 w_rx_fifo_full
.sym 3235 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3242 w_lvds_tx_d1
.sym 3243 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3253 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3277 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3278 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3279 w_rx_fifo_full
.sym 3280 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3292 w_lvds_tx_d1
.sym 3303 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3304 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3311 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3312 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3313 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3316 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 3317 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3318 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 3319 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 3320 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 3321 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 3326 rx_fifo.rd_addr[9]
.sym 3327 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 3329 w_rx_fifo_pull
.sym 3331 rx_fifo.wr_addr_gray_rd[2]
.sym 3333 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 3334 w_rx_09_fifo_data[2]
.sym 3335 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 3337 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 3339 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3342 rx_fifo.wr_addr[0]
.sym 3343 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3345 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3346 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 3347 rx_fifo.wr_addr[6]
.sym 3348 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3349 rx_fifo.wr_addr[4]
.sym 3350 rx_fifo.wr_addr[8]
.sym 3352 rx_fifo.wr_addr[9]
.sym 3353 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 3367 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3369 rx_fifo.wr_addr[2]
.sym 3372 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3375 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3381 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3388 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3390 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 3392 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3394 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3395 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3396 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 3398 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 3403 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3406 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3409 rx_fifo.wr_addr[2]
.sym 3415 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 3419 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 3424 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 3425 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3426 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3427 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3433 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3439 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3446 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3447 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3448 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3449 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 3450 w_rx_fifo_full
.sym 3451 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 3452 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3453 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3454 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 3455 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 3456 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 3461 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3462 rx_fifo.wr_addr[2]
.sym 3464 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3467 rx_fifo.wr_addr[8]
.sym 3469 rx_fifo.wr_addr[9]
.sym 3470 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3471 rx_fifo.wr_addr[4]
.sym 3472 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3473 rx_fifo.wr_addr[3]
.sym 3474 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3475 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3476 rx_fifo.wr_addr[9]
.sym 3478 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 3479 rx_fifo.wr_addr[0]
.sym 3485 rx_fifo.wr_addr[2]
.sym 3487 rx_fifo.wr_addr[4]
.sym 3489 rx_fifo.wr_addr[3]
.sym 3491 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3493 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3495 rx_fifo.wr_addr[0]
.sym 3509 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 3511 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 3512 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 3513 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 3514 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 3515 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3516 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 3520 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3536 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 3538 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 3542 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3550 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 3555 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 3559 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 3568 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 3573 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3574 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 3581 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3582 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3583 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3584 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3585 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3587 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3588 rx_fifo.wr_addr[6]
.sym 3589 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 3590 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3591 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3597 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 3598 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3601 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 3602 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 3603 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3605 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 3607 rx_fifo.rd_addr_gray_wr_r[8]
.sym 3608 rx_fifo.wr_addr[8]
.sym 3609 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3610 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 3611 rx_fifo.wr_addr[4]
.sym 3612 w_rx_fifo_data[0]
.sym 3613 rx_fifo.wr_addr[3]
.sym 3615 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3616 rx_fifo.rd_addr_gray_wr_r[2]
.sym 3617 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3618 rx_fifo.rd_addr_gray_wr_r[3]
.sym 3619 rx_fifo.wr_addr[0]
.sym 3639 rx_fifo.wr_addr[2]
.sym 3640 rx_fifo.wr_addr[4]
.sym 3641 rx_fifo.wr_addr[3]
.sym 3642 rx_fifo.wr_addr[7]
.sym 3646 rx_fifo.wr_addr[5]
.sym 3648 rx_fifo.wr_addr[0]
.sym 3650 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3665 rx_fifo.wr_addr[6]
.sym 3669 $nextpnr_ICESTORM_LC_0$O
.sym 3672 rx_fifo.wr_addr[0]
.sym 3675 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3677 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3679 rx_fifo.wr_addr[0]
.sym 3681 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3684 rx_fifo.wr_addr[2]
.sym 3685 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3687 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3689 rx_fifo.wr_addr[3]
.sym 3691 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3693 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3695 rx_fifo.wr_addr[4]
.sym 3697 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3699 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3701 rx_fifo.wr_addr[5]
.sym 3703 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3705 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3707 rx_fifo.wr_addr[6]
.sym 3709 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3711 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3714 rx_fifo.wr_addr[7]
.sym 3715 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3719 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3721 rx_fifo.rd_addr_gray_wr_r[2]
.sym 3722 rx_fifo.rd_addr_gray_wr_r[3]
.sym 3723 rx_fifo.rd_addr_gray_wr[5]
.sym 3724 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3725 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3726 rx_fifo.rd_addr_gray_wr[6]
.sym 3727 rx_fifo.wr_addr[8]
.sym 3732 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3736 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3740 rx_fifo.wr_addr[5]
.sym 3742 rx_fifo.wr_addr[2]
.sym 3743 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3748 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3749 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 3751 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3753 rx_fifo.rd_addr[9]
.sym 3754 w_rx_fifo_data[1]
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3767 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3773 rx_fifo.wr_addr[8]
.sym 3774 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3775 rx_fifo.wr_addr[9]
.sym 3782 rx_fifo.wr_addr_gray_rd_r[2]
.sym 3784 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3785 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3786 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 3791 rx_fifo.wr_addr[0]
.sym 3804 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 3806 rx_fifo.wr_addr[8]
.sym 3808 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3811 rx_fifo.wr_addr[9]
.sym 3814 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 3825 rx_fifo.wr_addr[0]
.sym 3837 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 3838 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3847 rx_fifo.wr_addr_gray_rd_r[2]
.sym 3849 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3851 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3852 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3854 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3855 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 3856 rx_fifo.rd_addr_gray_wr[7]
.sym 3857 rx_fifo.rd_addr_gray_wr[3]
.sym 3858 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3859 rx_fifo.rd_addr_gray_wr[9]
.sym 3860 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3861 rx_fifo.rd_addr_gray_wr[2]
.sym 3869 rx_fifo.rd_addr_gray_wr_r[8]
.sym 3870 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 3874 rx_fifo.wr_addr[0]
.sym 3881 rx_fifo.wr_addr[0]
.sym 3907 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3918 rx_fifo.rd_addr_gray_wr_r[3]
.sym 3920 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 3923 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3925 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3926 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3931 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3935 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3943 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3946 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3947 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 3948 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3949 rx_fifo.rd_addr_gray_wr_r[3]
.sym 3952 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 3960 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3978 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3986 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3987 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3988 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3993 rx_fifo.wr_addr_gray_rd[8]
.sym 4000 i_smi_a2$SB_IO_IN
.sym 4002 rx_fifo.wr_addr[2]
.sym 4003 w_rx_fifo_pulled_data[0]
.sym 4004 rx_fifo.wr_addr[3]
.sym 4006 rx_fifo.rd_addr_gray[7]
.sym 4008 rx_fifo.wr_addr[0]
.sym 4010 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 4011 rx_fifo.rd_addr_gray[2]
.sym 4024 rx_fifo.rd_addr_gray[3]
.sym 4042 rx_fifo.wr_addr_gray[6]
.sym 4044 rx_fifo.wr_addr_gray[5]
.sym 4056 rx_fifo.wr_addr_gray[7]
.sym 4076 rx_fifo.wr_addr_gray[7]
.sym 4106 rx_fifo.wr_addr_gray[5]
.sym 4118 rx_fifo.wr_addr_gray[6]
.sym 4122 r_counter_$glb_clk
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4144 rx_fifo.wr_addr_gray_rd[7]
.sym 4146 rx_fifo.wr_addr_gray_rd[5]
.sym 4149 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 4162 o_shdn_tx_lna$SB_IO_OUT
.sym 4238 w_tx_fifo_pulled_data[4]
.sym 4242 w_tx_fifo_pulled_data[6]
.sym 4254 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 4258 w_rx_09_fifo_data[12]
.sym 4271 i_smi_a2$SB_IO_IN
.sym 4366 w_tx_fifo_pulled_data[5]
.sym 4370 w_tx_fifo_pulled_data[7]
.sym 4375 w_rx_fifo_full
.sym 4377 w_tx_fifo_data[19]
.sym 4378 w_smi_data_output[7]
.sym 4381 w_smi_data_output[0]
.sym 4382 tx_fifo.wr_addr[3]
.sym 4386 tx_fifo.wr_addr[7]
.sym 4387 w_smi_data_input[0]
.sym 4394 w_smi_data_output[5]
.sym 4406 tx_fifo.wr_addr[5]
.sym 4407 w_tx_fifo_data[6]
.sym 4408 w_rx_09_fifo_data[8]
.sym 4410 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 4413 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 4414 w_tx_fifo_data[7]
.sym 4417 tx_fifo.rd_addr[0]
.sym 4419 w_rx_09_fifo_data[6]
.sym 4422 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4425 tx_fifo.wr_addr[8]
.sym 4428 w_rx_09_fifo_data[24]
.sym 4430 tx_fifo.wr_addr[8]
.sym 4431 w_rx_09_fifo_data[14]
.sym 4434 w_smi_data_output[6]
.sym 4443 w_rx_09_fifo_data[13]
.sym 4444 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4448 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4452 w_rx_09_fifo_data[22]
.sym 4458 w_rx_09_fifo_data[24]
.sym 4469 w_rx_09_fifo_data[4]
.sym 4470 w_rx_09_fifo_data[6]
.sym 4477 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4478 w_rx_09_fifo_data[22]
.sym 4481 w_rx_09_fifo_data[13]
.sym 4484 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4487 w_rx_09_fifo_data[24]
.sym 4489 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4499 w_rx_09_fifo_data[4]
.sym 4501 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4518 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4519 w_rx_09_fifo_data[6]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4522 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4523 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4525 w_tx_fifo_pulled_data[8]
.sym 4529 w_tx_fifo_pulled_data[10]
.sym 4540 w_rx_09_fifo_data[15]
.sym 4548 w_smi_data_output[3]
.sym 4549 w_rx_09_fifo_data[26]
.sym 4550 tx_fifo.rd_addr[1]
.sym 4551 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 4552 w_rx_09_fifo_data[18]
.sym 4553 w_rx_09_fifo_data[19]
.sym 4554 w_smi_data_output[6]
.sym 4555 w_rx_09_fifo_data[27]
.sym 4557 w_tx_fifo_data[23]
.sym 4558 w_rx_09_fifo_data[25]
.sym 4568 w_rx_09_fifo_data[14]
.sym 4570 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4571 w_rx_09_fifo_data[23]
.sym 4573 w_rx_09_fifo_data[10]
.sym 4574 w_rx_09_fifo_data[15]
.sym 4581 w_rx_09_fifo_data[12]
.sym 4583 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4587 w_rx_09_fifo_data[18]
.sym 4593 w_rx_09_fifo_data[20]
.sym 4596 w_rx_09_fifo_data[16]
.sym 4599 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4601 w_rx_09_fifo_data[10]
.sym 4604 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4607 w_rx_09_fifo_data[23]
.sym 4611 w_rx_09_fifo_data[20]
.sym 4613 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4618 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4619 w_rx_09_fifo_data[12]
.sym 4624 w_rx_09_fifo_data[18]
.sym 4625 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4629 w_rx_09_fifo_data[15]
.sym 4630 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4634 w_rx_09_fifo_data[16]
.sym 4635 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4640 w_rx_09_fifo_data[14]
.sym 4642 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4645 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4646 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4648 w_tx_fifo_pulled_data[9]
.sym 4652 w_tx_fifo_pulled_data[11]
.sym 4655 tx_fifo.wr_addr[5]
.sym 4666 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4670 tx_fifo.wr_addr[4]
.sym 4672 w_smi_data_output[5]
.sym 4679 w_tx_fifo_data[31]
.sym 4681 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 4689 w_rx_09_fifo_data[27]
.sym 4693 w_rx_09_fifo_data[17]
.sym 4696 w_rx_09_fifo_data[19]
.sym 4697 w_rx_09_fifo_data[25]
.sym 4698 w_rx_09_fifo_data[28]
.sym 4699 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4701 w_rx_09_fifo_data[21]
.sym 4707 w_rx_09_fifo_data[29]
.sym 4709 w_rx_09_fifo_data[26]
.sym 4717 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4723 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4724 w_rx_09_fifo_data[17]
.sym 4728 w_rx_09_fifo_data[25]
.sym 4730 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4735 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4736 w_rx_09_fifo_data[26]
.sym 4740 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4741 w_rx_09_fifo_data[27]
.sym 4746 w_rx_09_fifo_data[29]
.sym 4747 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4752 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4753 w_rx_09_fifo_data[19]
.sym 4757 w_rx_09_fifo_data[21]
.sym 4759 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4764 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4765 w_rx_09_fifo_data[28]
.sym 4767 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4768 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4769 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4771 w_tx_fifo_pulled_data[28]
.sym 4775 w_tx_fifo_pulled_data[30]
.sym 4782 $PACKER_VCC_NET
.sym 4783 tx_fifo.rd_addr[6]
.sym 4786 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 4787 w_rx_09_fifo_data[16]
.sym 4790 w_tx_fifo_pulled_data[13]
.sym 4793 w_rx_09_fifo_data[22]
.sym 4794 rx_fifo.rd_data_o[26]
.sym 4795 tx_fifo.wr_addr[5]
.sym 4796 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 4797 w_rx_09_fifo_data[9]
.sym 4798 w_rx_09_fifo_data[8]
.sym 4799 lvds_rx_09_inst.o_fifo_data[31]
.sym 4801 w_rx_09_fifo_data[21]
.sym 4802 w_tx_fifo_data[29]
.sym 4804 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 4805 i_rst_b$SB_IO_IN
.sym 4811 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 4812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 4814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 4815 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 4816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 4817 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 4818 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 4819 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 4821 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 4822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 4823 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 4824 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 4825 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 4826 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 4828 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 4829 i_rst_b$SB_IO_IN
.sym 4830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 4832 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 4834 smi_ctrl_ins.int_cnt_rx[4]
.sym 4835 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 4838 smi_ctrl_ins.int_cnt_rx[3]
.sym 4840 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 4841 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 4842 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 4844 smi_ctrl_ins.int_cnt_rx[3]
.sym 4845 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 4846 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 4847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 4850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 4851 smi_ctrl_ins.int_cnt_rx[3]
.sym 4852 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 4856 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 4862 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 4863 smi_ctrl_ins.int_cnt_rx[3]
.sym 4864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 4865 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 4868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 4869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 4870 smi_ctrl_ins.int_cnt_rx[3]
.sym 4871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 4874 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 4876 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 4877 smi_ctrl_ins.int_cnt_rx[3]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 4881 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 4882 smi_ctrl_ins.int_cnt_rx[3]
.sym 4883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 4886 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 4887 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 4888 smi_ctrl_ins.int_cnt_rx[4]
.sym 4889 smi_ctrl_ins.int_cnt_rx[3]
.sym 4890 i_rst_b$SB_IO_IN
.sym 4891 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4894 w_tx_fifo_pulled_data[29]
.sym 4898 w_tx_fifo_pulled_data[31]
.sym 4905 tx_fifo.wr_addr[3]
.sym 4906 channel
.sym 4908 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 4909 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 4910 w_rx_09_fifo_data[10]
.sym 4914 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 4916 tx_fifo.wr_addr[7]
.sym 4917 rx_fifo.rd_data_o[27]
.sym 4918 w_rx_09_fifo_data[24]
.sym 4919 w_tx_fifo_data[21]
.sym 4920 w_rx_fifo_pulled_data[7]
.sym 4921 tx_fifo.wr_addr[8]
.sym 4922 w_rx_09_fifo_data[6]
.sym 4925 w_rx_fifo_pulled_data[9]
.sym 4926 w_tx_fifo_data[22]
.sym 4927 w_rx_fifo_pulled_data[1]
.sym 4928 w_tx_fifo_data[20]
.sym 4935 rx_fifo.rd_data_o[29]
.sym 4938 rx_fifo.rd_data_o[28]
.sym 4940 rx_fifo.rd_data_o[30]
.sym 4942 w_rx_fifo_pulled_data[15]
.sym 4945 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4946 w_rx_fifo_pulled_data[14]
.sym 4948 w_rx_fifo_pulled_data[13]
.sym 4954 rx_fifo.rd_data_o[26]
.sym 4961 w_rx_fifo_pulled_data[10]
.sym 4969 rx_fifo.rd_data_o[26]
.sym 4973 rx_fifo.rd_data_o[29]
.sym 4981 w_rx_fifo_pulled_data[10]
.sym 4986 rx_fifo.rd_data_o[30]
.sym 4994 w_rx_fifo_pulled_data[14]
.sym 4997 w_rx_fifo_pulled_data[15]
.sym 5004 w_rx_fifo_pulled_data[13]
.sym 5010 rx_fifo.rd_data_o[28]
.sym 5013 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5014 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5015 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5017 w_tx_fifo_pulled_data[20]
.sym 5021 w_tx_fifo_pulled_data[22]
.sym 5028 w_rx_fifo_pulled_data[15]
.sym 5029 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 5031 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5033 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 5034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 5036 w_rx_fifo_pulled_data[13]
.sym 5037 tx_fifo.rd_addr[0]
.sym 5038 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5039 rx_fifo.rd_data_o[29]
.sym 5040 w_rx_fifo_data[10]
.sym 5041 rx_fifo.wr_addr[7]
.sym 5042 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 5044 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 5045 w_tx_fifo_data[23]
.sym 5046 w_rx_09_fifo_data[25]
.sym 5047 w_rx_fifo_pulled_data[10]
.sym 5048 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5051 tx_fifo.rd_addr[1]
.sym 5059 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5064 w_rx_24_fifo_data[12]
.sym 5066 channel
.sym 5067 w_rx_09_fifo_data[9]
.sym 5068 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5072 w_rx_24_fifo_data[9]
.sym 5079 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5081 w_rx_09_fifo_data[12]
.sym 5083 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5085 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 5086 w_rx_fifo_full
.sym 5087 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5092 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5093 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5105 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 5108 w_rx_09_fifo_data[12]
.sym 5110 w_rx_24_fifo_data[12]
.sym 5111 channel
.sym 5121 w_rx_24_fifo_data[9]
.sym 5122 w_rx_09_fifo_data[9]
.sym 5123 channel
.sym 5126 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5127 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5128 w_rx_fifo_full
.sym 5129 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5136 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5137 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5138 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5140 w_tx_fifo_pulled_data[21]
.sym 5144 w_tx_fifo_pulled_data[23]
.sym 5151 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 5153 rx_fifo.rd_data_o[30]
.sym 5154 tx_fifo.wr_addr[4]
.sym 5155 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 5157 smi_ctrl_ins.int_cnt_rx[4]
.sym 5159 w_rx_fifo_data[12]
.sym 5160 w_rx_24_fifo_data[9]
.sym 5161 rx_fifo.rd_data_o[28]
.sym 5162 w_rx_fifo_pulled_data[14]
.sym 5163 w_rx_fifo_pulled_data[11]
.sym 5164 w_rx_fifo_data[5]
.sym 5167 w_rx_fifo_pulled_data[21]
.sym 5169 i_rst_b$SB_IO_IN
.sym 5170 w_rx_fifo_data[9]
.sym 5172 w_rx_fifo_pulled_data[19]
.sym 5174 w_rx_fifo_data[4]
.sym 5181 w_rx_fifo_pulled_data[11]
.sym 5182 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5189 rx_fifo.rd_data_o[27]
.sym 5190 w_rx_fifo_pulled_data[7]
.sym 5192 w_rx_fifo_pulled_data[12]
.sym 5197 w_rx_fifo_pulled_data[9]
.sym 5205 w_rx_fifo_pulled_data[4]
.sym 5207 w_rx_fifo_pulled_data[2]
.sym 5213 rx_fifo.rd_data_o[27]
.sym 5220 w_rx_fifo_pulled_data[2]
.sym 5225 w_rx_fifo_pulled_data[4]
.sym 5238 w_rx_fifo_pulled_data[11]
.sym 5243 w_rx_fifo_pulled_data[7]
.sym 5252 w_rx_fifo_pulled_data[12]
.sym 5255 w_rx_fifo_pulled_data[9]
.sym 5259 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5260 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5261 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5263 w_rx_fifo_pulled_data[4]
.sym 5267 w_rx_fifo_pulled_data[6]
.sym 5275 w_rx_24_fifo_data[2]
.sym 5276 $PACKER_VCC_NET
.sym 5278 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 5280 w_rx_fifo_pulled_data[12]
.sym 5286 rx_fifo.wr_addr[6]
.sym 5287 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 5293 w_rx_fifo_pulled_data[2]
.sym 5294 w_rx_fifo_data[7]
.sym 5297 rx_fifo.rd_data_o[26]
.sym 5305 w_rx_fifo_pulled_data[18]
.sym 5318 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5320 w_rx_fifo_pulled_data[5]
.sym 5324 w_rx_fifo_pulled_data[6]
.sym 5327 w_rx_fifo_pulled_data[21]
.sym 5330 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5332 w_rx_fifo_pulled_data[19]
.sym 5345 w_rx_fifo_pulled_data[19]
.sym 5354 w_rx_fifo_pulled_data[5]
.sym 5361 w_rx_fifo_pulled_data[21]
.sym 5367 w_rx_fifo_pulled_data[18]
.sym 5373 w_rx_fifo_pulled_data[6]
.sym 5379 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5382 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5383 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5384 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5386 w_rx_fifo_pulled_data[5]
.sym 5390 w_rx_fifo_pulled_data[7]
.sym 5397 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 5398 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5399 rx_fifo.wr_addr[0]
.sym 5400 channel
.sym 5401 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 5404 channel
.sym 5405 w_rx_fifo_push
.sym 5406 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5407 rx_fifo.wr_addr[6]
.sym 5408 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5409 w_rx_fifo_pulled_data[3]
.sym 5410 w_rx_fifo_data[3]
.sym 5411 w_rx_fifo_data[26]
.sym 5412 w_rx_fifo_pulled_data[7]
.sym 5413 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 5414 rx_fifo.wr_addr[5]
.sym 5415 w_rx_fifo_push
.sym 5416 rx_fifo.wr_addr[3]
.sym 5418 $PACKER_VCC_NET
.sym 5420 rx_fifo.rd_data_o[27]
.sym 5426 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 5430 rx_fifo.wr_addr_gray_rd[3]
.sym 5432 w_rx_fifo_pull
.sym 5436 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5437 w_rx_09_fifo_data[2]
.sym 5441 i_rst_b$SB_IO_IN
.sym 5445 channel
.sym 5447 rx_fifo.wr_addr_gray[2]
.sym 5448 rx_fifo.wr_addr_gray[4]
.sym 5449 w_rx_24_fifo_data[2]
.sym 5450 rx_fifo.wr_addr_gray[3]
.sym 5453 rx_fifo.wr_addr[9]
.sym 5459 rx_fifo.wr_addr[9]
.sym 5466 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 5467 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5473 rx_fifo.wr_addr_gray_rd[3]
.sym 5477 channel
.sym 5478 w_rx_09_fifo_data[2]
.sym 5479 w_rx_24_fifo_data[2]
.sym 5486 rx_fifo.wr_addr_gray[3]
.sym 5492 rx_fifo.wr_addr_gray[4]
.sym 5495 i_rst_b$SB_IO_IN
.sym 5497 w_rx_fifo_pull
.sym 5501 rx_fifo.wr_addr_gray[2]
.sym 5506 r_counter_$glb_clk
.sym 5509 w_rx_fifo_pulled_data[24]
.sym 5513 rx_fifo.rd_data_o[26]
.sym 5520 rx_fifo.wr_addr_gray_rd[9]
.sym 5521 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 5522 rx_fifo.wr_addr_gray_rd[4]
.sym 5524 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 5525 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5528 rx_fifo.wr_addr[3]
.sym 5529 rx_fifo.wr_addr[0]
.sym 5530 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5533 rx_fifo.wr_addr[7]
.sym 5534 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5535 w_rx_fifo_data[2]
.sym 5536 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5537 w_rx_fifo_data[10]
.sym 5538 w_rx_fifo_data[25]
.sym 5540 rx_fifo.rd_addr_gray[6]
.sym 5541 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 5542 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5543 w_rx_fifo_pulled_data[10]
.sym 5557 rx_fifo.wr_addr[7]
.sym 5559 rx_fifo.wr_addr[8]
.sym 5566 rx_fifo.wr_addr[5]
.sym 5569 rx_fifo.wr_addr[3]
.sym 5573 rx_fifo.wr_addr[6]
.sym 5575 rx_fifo.wr_addr[2]
.sym 5576 rx_fifo.wr_addr[4]
.sym 5578 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5581 $nextpnr_ICESTORM_LC_9$O
.sym 5584 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5587 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5590 rx_fifo.wr_addr[2]
.sym 5593 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5596 rx_fifo.wr_addr[3]
.sym 5597 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5599 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5601 rx_fifo.wr_addr[4]
.sym 5603 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5605 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5607 rx_fifo.wr_addr[5]
.sym 5609 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5611 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5614 rx_fifo.wr_addr[6]
.sym 5615 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5617 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5619 rx_fifo.wr_addr[7]
.sym 5621 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5623 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 5626 rx_fifo.wr_addr[8]
.sym 5627 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5632 rx_fifo.rd_data_o[25]
.sym 5636 rx_fifo.rd_data_o[27]
.sym 5643 rx_fifo.rd_addr[7]
.sym 5645 rx_fifo.wr_addr[0]
.sym 5646 rx_fifo.rd_addr_gray_wr_r[3]
.sym 5647 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5648 rx_fifo.wr_addr[9]
.sym 5649 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5651 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 5653 w_rx_24_fifo_push
.sym 5654 rx_fifo.wr_addr[3]
.sym 5655 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5659 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 5660 i_rst_b$SB_IO_IN
.sym 5662 w_rx_fifo_data[9]
.sym 5663 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 5665 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5666 w_rx_fifo_pulled_data[11]
.sym 5667 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 5673 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5674 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5675 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5676 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5679 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 5680 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5683 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5684 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5685 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5687 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5689 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5690 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5692 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5693 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 5695 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5697 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5699 rx_fifo.wr_addr[9]
.sym 5703 rx_fifo.wr_addr[0]
.sym 5705 rx_fifo.wr_addr[9]
.sym 5708 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 5711 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5712 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5713 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5714 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5717 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5718 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5719 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5724 rx_fifo.wr_addr[0]
.sym 5726 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5729 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5730 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 5732 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5736 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5738 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5742 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5744 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 5747 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5748 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5752 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5753 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5755 w_rx_fifo_pulled_data[8]
.sym 5759 w_rx_fifo_pulled_data[10]
.sym 5763 rx_fifo.rd_addr[9]
.sym 5766 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 5767 $PACKER_VCC_NET
.sym 5768 $PACKER_VCC_NET
.sym 5769 rx_fifo.rd_addr[9]
.sym 5770 w_rx_fifo_full
.sym 5773 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5774 channel
.sym 5775 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 5778 rx_fifo.wr_addr[6]
.sym 5782 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5788 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5789 w_rx_fifo_pulled_data[2]
.sym 5797 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5798 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 5799 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 5801 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 5803 w_rx_fifo_push
.sym 5804 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5806 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5807 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5808 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5809 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5814 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5815 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5816 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5817 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5820 i_rst_b$SB_IO_IN
.sym 5824 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5825 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5830 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 5831 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 5836 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5847 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5848 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5849 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5852 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 5858 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5859 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5860 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5861 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5866 i_rst_b$SB_IO_IN
.sym 5867 w_rx_fifo_push
.sym 5870 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5871 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5873 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5874 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5875 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5876 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5878 w_rx_fifo_pulled_data[9]
.sym 5882 w_rx_fifo_pulled_data[11]
.sym 5885 rx_fifo.wr_addr[6]
.sym 5889 w_rx_fifo_push
.sym 5890 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5891 rx_fifo.wr_addr[4]
.sym 5892 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5895 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5897 w_rx_fifo_push
.sym 5898 rx_fifo.wr_addr[0]
.sym 5899 rx_fifo.wr_addr[6]
.sym 5901 rx_fifo.rd_addr_gray_wr[5]
.sym 5902 w_rx_fifo_data[3]
.sym 5903 rx_fifo.wr_addr[5]
.sym 5905 rx_fifo.wr_addr[3]
.sym 5906 rx_fifo.wr_addr[6]
.sym 5908 rx_fifo.rd_addr[9]
.sym 5909 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5910 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5912 w_rx_fifo_pulled_data[3]
.sym 5921 rx_fifo.rd_addr_gray_wr[3]
.sym 5922 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5923 rx_fifo.rd_addr_gray[5]
.sym 5925 rx_fifo.rd_addr_gray_wr[2]
.sym 5926 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 5931 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5932 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5935 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5939 rx_fifo.rd_addr_gray[6]
.sym 5941 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 5944 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5945 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 5952 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 5954 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 5964 rx_fifo.rd_addr_gray_wr[2]
.sym 5969 rx_fifo.rd_addr_gray_wr[3]
.sym 5978 rx_fifo.rd_addr_gray[5]
.sym 5981 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5982 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5983 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5984 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5989 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 5990 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5993 rx_fifo.rd_addr_gray[6]
.sym 5998 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6001 w_rx_fifo_pulled_data[0]
.sym 6005 w_rx_fifo_pulled_data[2]
.sym 6013 rx_fifo.wr_addr[3]
.sym 6014 rx_fifo.rd_addr_gray[3]
.sym 6016 rx_fifo.wr_addr[9]
.sym 6018 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6021 rx_fifo.rd_addr[9]
.sym 6023 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6024 rx_fifo.wr_addr[7]
.sym 6025 rx_fifo.rd_addr_gray[6]
.sym 6028 rx_fifo.rd_addr_gray_wr_r[7]
.sym 6030 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6035 w_rx_fifo_data[2]
.sym 6046 rx_fifo.rd_addr_gray[2]
.sym 6047 rx_fifo.rd_addr_gray[7]
.sym 6048 rx_fifo.rd_addr_gray_wr[6]
.sym 6055 rx_fifo.rd_addr[9]
.sym 6062 rx_fifo.rd_addr_gray_wr[9]
.sym 6065 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 6066 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 6067 rx_fifo.rd_addr_gray_wr[7]
.sym 6072 rx_fifo.rd_addr_gray[3]
.sym 6075 rx_fifo.rd_addr_gray_wr[6]
.sym 6080 rx_fifo.rd_addr_gray_wr[9]
.sym 6086 rx_fifo.rd_addr_gray[7]
.sym 6093 rx_fifo.rd_addr_gray[3]
.sym 6100 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 6101 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 6106 rx_fifo.rd_addr[9]
.sym 6113 rx_fifo.rd_addr_gray_wr[7]
.sym 6116 rx_fifo.rd_addr_gray[2]
.sym 6121 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6124 w_rx_fifo_pulled_data[1]
.sym 6128 w_rx_fifo_pulled_data[3]
.sym 6135 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6136 rx_fifo.wr_addr[8]
.sym 6137 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 6138 w_rx_fifo_data[0]
.sym 6139 rx_fifo.wr_addr[4]
.sym 6141 rx_fifo.wr_addr[3]
.sym 6144 o_shdn_tx_lna$SB_IO_OUT
.sym 6145 rx_fifo.wr_addr[4]
.sym 6183 rx_fifo.wr_addr_gray[8]
.sym 6222 rx_fifo.wr_addr_gray[8]
.sym 6244 r_counter_$glb_clk
.sym 6255 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6260 w_rx_fifo_data[1]
.sym 6271 rx_fifo.wr_addr_gray_rd[8]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6307 o_shdn_tx_lna$SB_IO_OUT
.sym 6347 w_tx_fifo_data[25]
.sym 6348 w_tx_fifo_data[4]
.sym 6349 w_tx_fifo_data[1]
.sym 6350 w_tx_fifo_data[19]
.sym 6351 w_tx_fifo_data[2]
.sym 6352 w_tx_fifo_data[5]
.sym 6353 w_tx_fifo_data[8]
.sym 6358 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6369 $PACKER_VCC_NET
.sym 6378 w_smi_data_input[6]
.sym 6379 w_smi_data_output[6]
.sym 6380 w_smi_data_output[5]
.sym 6396 tx_fifo.wr_addr[7]
.sym 6397 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6399 tx_fifo.wr_addr[4]
.sym 6400 tx_fifo.wr_addr[3]
.sym 6402 tx_fifo.wr_addr[6]
.sym 6404 w_tx_fifo_data[4]
.sym 6405 tx_fifo.wr_addr[9]
.sym 6408 tx_fifo.wr_addr[8]
.sym 6410 tx_fifo.wr_addr[5]
.sym 6411 w_tx_fifo_data[6]
.sym 6413 w_tx_fifo_push
.sym 6414 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6415 $PACKER_VCC_NET
.sym 6417 tx_fifo.wr_addr[2]
.sym 6418 w_smi_data_input[6]
.sym 6422 w_tx_fifo_data[8]
.sym 6427 w_tx_fifo_data[11]
.sym 6428 w_tx_fifo_data[10]
.sym 6429 w_tx_fifo_data[9]
.sym 6438 tx_fifo.wr_addr[2]
.sym 6439 tx_fifo.wr_addr[3]
.sym 6441 tx_fifo.wr_addr[4]
.sym 6442 tx_fifo.wr_addr[5]
.sym 6443 tx_fifo.wr_addr[6]
.sym 6444 tx_fifo.wr_addr[7]
.sym 6445 tx_fifo.wr_addr[8]
.sym 6446 tx_fifo.wr_addr[9]
.sym 6447 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6448 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6449 r_counter_$glb_clk
.sym 6450 w_tx_fifo_push
.sym 6452 w_tx_fifo_data[4]
.sym 6456 w_tx_fifo_data[6]
.sym 6459 $PACKER_VCC_NET
.sym 6465 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 6467 w_tx_fifo_data[1]
.sym 6468 w_tx_fifo_data[23]
.sym 6472 w_smi_data_output[3]
.sym 6473 w_tx_fifo_data[25]
.sym 6477 w_smi_data_input[3]
.sym 6479 tx_fifo.wr_addr[9]
.sym 6481 tx_fifo.rd_addr[5]
.sym 6487 w_tx_fifo_push
.sym 6490 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6492 tx_fifo.wr_addr[2]
.sym 6493 tx_fifo.wr_addr[3]
.sym 6498 tx_fifo.rd_addr[7]
.sym 6499 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6500 w_tx_fifo_pull
.sym 6502 w_smi_data_input[6]
.sym 6503 tx_fifo.wr_addr[7]
.sym 6505 w_tx_fifo_pulled_data[4]
.sym 6509 w_tx_fifo_pulled_data[20]
.sym 6511 tx_fifo.wr_addr[9]
.sym 6515 tx_fifo.rd_addr[5]
.sym 6516 $PACKER_VCC_NET
.sym 6517 w_tx_fifo_pulled_data[5]
.sym 6519 tx_fifo.wr_addr[4]
.sym 6522 tx_fifo.wr_addr[6]
.sym 6528 tx_fifo.rd_addr[6]
.sym 6530 w_tx_fifo_data[7]
.sym 6531 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6534 w_tx_fifo_data[5]
.sym 6535 tx_fifo.rd_addr[0]
.sym 6536 tx_fifo.rd_addr[5]
.sym 6538 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6543 tx_fifo.rd_addr[1]
.sym 6544 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6548 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6552 tx_fifo.rd_addr[7]
.sym 6553 tx_fifo.rd_addr[2]
.sym 6555 w_tx_fifo_pull
.sym 6557 $PACKER_VCC_NET
.sym 6560 lvds_tx_inst.r_fifo_data[20]
.sym 6561 lvds_tx_inst.r_fifo_data[9]
.sym 6562 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6563 lvds_tx_inst.r_fifo_data[28]
.sym 6564 lvds_tx_inst.r_fifo_data[0]
.sym 6565 lvds_tx_inst.r_fifo_data[4]
.sym 6566 lvds_tx_inst.r_fifo_data[8]
.sym 6567 lvds_tx_inst.r_fifo_data[11]
.sym 6576 tx_fifo.rd_addr[2]
.sym 6577 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6579 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6580 tx_fifo.rd_addr[5]
.sym 6581 tx_fifo.rd_addr[6]
.sym 6582 tx_fifo.rd_addr[7]
.sym 6583 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6584 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6585 tx_fifo.rd_addr[1]
.sym 6586 tx_fifo.rd_addr[0]
.sym 6587 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6588 w_tx_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_tx_fifo_data[7]
.sym 6597 w_tx_fifo_data[5]
.sym 6604 w_smi_data_input[3]
.sym 6606 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6607 w_tx_fifo_data[31]
.sym 6609 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 6610 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 6611 tx_fifo.rd_addr[1]
.sym 6612 tx_fifo.rd_addr[6]
.sym 6614 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6615 tx_fifo.rd_addr[0]
.sym 6616 w_tx_fifo_pulled_data[28]
.sym 6619 tx_fifo.rd_addr[2]
.sym 6620 tx_fifo.wr_addr[6]
.sym 6621 w_tx_fifo_pulled_data[7]
.sym 6623 lvds_tx_inst.r_fifo_data[20]
.sym 6624 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6625 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6630 w_tx_fifo_data[8]
.sym 6632 w_tx_fifo_push
.sym 6633 tx_fifo.wr_addr[5]
.sym 6634 tx_fifo.wr_addr[4]
.sym 6635 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6636 w_tx_fifo_data[10]
.sym 6638 tx_fifo.wr_addr[3]
.sym 6639 tx_fifo.wr_addr[8]
.sym 6641 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6645 tx_fifo.wr_addr[2]
.sym 6647 tx_fifo.wr_addr[7]
.sym 6654 tx_fifo.wr_addr[9]
.sym 6659 $PACKER_VCC_NET
.sym 6661 tx_fifo.wr_addr[6]
.sym 6662 lvds_tx_inst.r_fifo_data[29]
.sym 6663 lvds_tx_inst.r_fifo_data[5]
.sym 6664 iq_tx_p_D_OUT_1
.sym 6665 lvds_tx_inst.r_fifo_data[22]
.sym 6666 lvds_tx_inst.r_fifo_data[13]
.sym 6667 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6668 lvds_tx_inst.r_fifo_data[30]
.sym 6669 lvds_tx_inst.r_fifo_data[31]
.sym 6678 tx_fifo.wr_addr[2]
.sym 6679 tx_fifo.wr_addr[3]
.sym 6681 tx_fifo.wr_addr[4]
.sym 6682 tx_fifo.wr_addr[5]
.sym 6683 tx_fifo.wr_addr[6]
.sym 6684 tx_fifo.wr_addr[7]
.sym 6685 tx_fifo.wr_addr[8]
.sym 6686 tx_fifo.wr_addr[9]
.sym 6687 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6688 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6689 r_counter_$glb_clk
.sym 6690 w_tx_fifo_push
.sym 6692 w_tx_fifo_data[8]
.sym 6696 w_tx_fifo_data[10]
.sym 6699 $PACKER_VCC_NET
.sym 6702 w_rx_fifo_pulled_data[9]
.sym 6704 tx_fifo.wr_addr[5]
.sym 6705 w_tx_fifo_data[6]
.sym 6706 w_tx_fifo_push
.sym 6707 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6708 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 6709 w_tx_fifo_data[29]
.sym 6710 i_rst_b$SB_IO_IN
.sym 6711 tx_fifo.rd_addr[0]
.sym 6712 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6713 w_tx_fifo_data[7]
.sym 6715 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6716 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 6717 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 6718 w_tx_fifo_pulled_data[29]
.sym 6720 lvds_tx_inst.r_fifo_data[0]
.sym 6721 tx_fifo.wr_addr[4]
.sym 6722 w_lvds_tx_d0
.sym 6723 w_tx_fifo_push
.sym 6726 w_tx_fifo_pulled_data[31]
.sym 6727 tx_fifo.wr_addr[2]
.sym 6734 w_tx_fifo_pull
.sym 6735 tx_fifo.rd_addr[7]
.sym 6736 tx_fifo.rd_addr[6]
.sym 6737 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6738 tx_fifo.rd_addr[1]
.sym 6745 $PACKER_VCC_NET
.sym 6747 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6748 w_tx_fifo_data[11]
.sym 6749 tx_fifo.rd_addr[5]
.sym 6752 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6753 tx_fifo.rd_addr[0]
.sym 6757 tx_fifo.rd_addr[2]
.sym 6762 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6763 w_tx_fifo_data[9]
.sym 6765 w_lvds_tx_d0
.sym 6766 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 6768 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 6769 w_lvds_tx_d1
.sym 6770 w_rx_fifo_data[10]
.sym 6771 w_rx_fifo_data[27]
.sym 6780 tx_fifo.rd_addr[2]
.sym 6781 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6783 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6784 tx_fifo.rd_addr[5]
.sym 6785 tx_fifo.rd_addr[6]
.sym 6786 tx_fifo.rd_addr[7]
.sym 6787 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6788 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6789 tx_fifo.rd_addr[1]
.sym 6790 tx_fifo.rd_addr[0]
.sym 6791 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6792 w_tx_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_tx_fifo_data[11]
.sym 6801 w_tx_fifo_data[9]
.sym 6808 w_tx_fifo_data[20]
.sym 6809 tx_fifo.wr_addr[8]
.sym 6810 w_tx_fifo_pull
.sym 6811 tx_fifo.rd_addr[7]
.sym 6812 w_rx_09_fifo_data[14]
.sym 6813 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6814 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 6816 w_tx_fifo_data[22]
.sym 6817 w_tx_fifo_data[21]
.sym 6818 iq_tx_p_D_OUT_1
.sym 6819 w_rx_09_fifo_data[20]
.sym 6820 w_rx_09_fifo_data[7]
.sym 6821 w_rx_09_fifo_data[17]
.sym 6822 w_tx_fifo_data[28]
.sym 6823 tx_fifo.wr_addr[7]
.sym 6825 tx_fifo.wr_addr[3]
.sym 6826 lvds_tx_inst.r_fifo_data[30]
.sym 6827 tx_fifo.wr_addr[2]
.sym 6828 w_tx_fifo_pulled_data[22]
.sym 6829 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 6839 tx_fifo.wr_addr[3]
.sym 6846 tx_fifo.wr_addr[7]
.sym 6847 w_tx_fifo_data[28]
.sym 6849 tx_fifo.wr_addr[6]
.sym 6850 tx_fifo.wr_addr[8]
.sym 6851 tx_fifo.wr_addr[9]
.sym 6852 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6853 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6858 tx_fifo.wr_addr[5]
.sym 6859 tx_fifo.wr_addr[4]
.sym 6861 w_tx_fifo_push
.sym 6863 $PACKER_VCC_NET
.sym 6865 tx_fifo.wr_addr[2]
.sym 6866 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 6867 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 6869 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 6870 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 6871 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 6872 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 6882 tx_fifo.wr_addr[2]
.sym 6883 tx_fifo.wr_addr[3]
.sym 6885 tx_fifo.wr_addr[4]
.sym 6886 tx_fifo.wr_addr[5]
.sym 6887 tx_fifo.wr_addr[6]
.sym 6888 tx_fifo.wr_addr[7]
.sym 6889 tx_fifo.wr_addr[8]
.sym 6890 tx_fifo.wr_addr[9]
.sym 6891 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6892 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 6893 r_counter_$glb_clk
.sym 6894 w_tx_fifo_push
.sym 6896 w_tx_fifo_data[28]
.sym 6903 $PACKER_VCC_NET
.sym 6906 w_rx_fifo_pulled_data[1]
.sym 6908 w_rx_09_fifo_data[27]
.sym 6909 w_rx_fifo_data[10]
.sym 6910 tx_fifo.rd_addr[1]
.sym 6911 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6912 lvds_tx_inst.r_phase_count[1]
.sym 6914 w_rx_09_fifo_data[19]
.sym 6915 w_rx_09_fifo_data[18]
.sym 6918 w_rx_fifo_data[13]
.sym 6919 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6920 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 6921 tx_fifo.wr_addr[9]
.sym 6922 rx_fifo.rd_data_o[25]
.sym 6923 w_rx_fifo_pulled_data[24]
.sym 6926 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 6927 w_tx_fifo_pulled_data[20]
.sym 6928 tx_fifo.rd_addr[5]
.sym 6929 $PACKER_VCC_NET
.sym 6930 w_rx_fifo_data[27]
.sym 6931 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 6936 tx_fifo.rd_addr[6]
.sym 6937 tx_fifo.rd_addr[7]
.sym 6940 w_tx_fifo_data[29]
.sym 6941 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6942 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6945 w_tx_fifo_data[31]
.sym 6946 tx_fifo.rd_addr[0]
.sym 6947 w_tx_fifo_pull
.sym 6949 tx_fifo.rd_addr[2]
.sym 6951 tx_fifo.rd_addr[1]
.sym 6955 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6958 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6960 tx_fifo.rd_addr[5]
.sym 6965 $PACKER_VCC_NET
.sym 6968 w_rx_fifo_data[8]
.sym 6969 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 6971 w_smi_data_output[4]
.sym 6972 smi_ctrl_ins.w_fifo_pull_trigger
.sym 6973 w_smi_data_output[1]
.sym 6974 w_rx_fifo_data[11]
.sym 6975 w_rx_fifo_data[7]
.sym 6984 tx_fifo.rd_addr[2]
.sym 6985 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6987 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 6988 tx_fifo.rd_addr[5]
.sym 6989 tx_fifo.rd_addr[6]
.sym 6990 tx_fifo.rd_addr[7]
.sym 6991 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 6992 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 6993 tx_fifo.rd_addr[1]
.sym 6994 tx_fifo.rd_addr[0]
.sym 6995 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6996 w_tx_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_tx_fifo_data[31]
.sym 7005 w_tx_fifo_data[29]
.sym 7006 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 7010 w_rx_fifo_data[5]
.sym 7011 tx_fifo.rd_addr[7]
.sym 7012 w_rx_fifo_pulled_data[23]
.sym 7015 w_tx_fifo_pull
.sym 7017 tx_fifo.rd_addr[2]
.sym 7018 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 7019 tx_fifo.rd_addr[1]
.sym 7020 tx_fifo.rd_addr[6]
.sym 7021 w_rx_fifo_pulled_data[20]
.sym 7022 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7024 w_rx_fifo_pulled_data[8]
.sym 7027 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 7031 w_rx_fifo_data[8]
.sym 7032 tx_fifo.rd_addr[0]
.sym 7038 tx_fifo.wr_addr[8]
.sym 7040 w_tx_fifo_push
.sym 7041 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 7044 tx_fifo.wr_addr[4]
.sym 7046 tx_fifo.wr_addr[5]
.sym 7050 tx_fifo.wr_addr[7]
.sym 7051 w_tx_fifo_data[22]
.sym 7052 tx_fifo.wr_addr[3]
.sym 7053 w_tx_fifo_data[20]
.sym 7054 tx_fifo.wr_addr[2]
.sym 7058 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7059 tx_fifo.wr_addr[9]
.sym 7067 $PACKER_VCC_NET
.sym 7069 tx_fifo.wr_addr[6]
.sym 7070 w_rx_fifo_empty
.sym 7071 w_rx_fifo_pull
.sym 7072 smi_ctrl_ins.r_fifo_pull_1
.sym 7073 w_rx_fifo_data[24]
.sym 7074 smi_ctrl_ins.r_fifo_pull
.sym 7075 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 7076 w_rx_fifo_data[6]
.sym 7077 w_rx_fifo_data[26]
.sym 7086 tx_fifo.wr_addr[2]
.sym 7087 tx_fifo.wr_addr[3]
.sym 7089 tx_fifo.wr_addr[4]
.sym 7090 tx_fifo.wr_addr[5]
.sym 7091 tx_fifo.wr_addr[6]
.sym 7092 tx_fifo.wr_addr[7]
.sym 7093 tx_fifo.wr_addr[8]
.sym 7094 tx_fifo.wr_addr[9]
.sym 7095 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 7096 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 7097 r_counter_$glb_clk
.sym 7098 w_tx_fifo_push
.sym 7100 w_tx_fifo_data[20]
.sym 7104 w_tx_fifo_data[22]
.sym 7107 $PACKER_VCC_NET
.sym 7108 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 7112 w_rx_09_fifo_data[21]
.sym 7114 w_tx_fifo_push
.sym 7115 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 7117 w_rx_fifo_data[7]
.sym 7118 lvds_rx_09_inst.o_fifo_data[31]
.sym 7119 w_rx_09_fifo_data[8]
.sym 7120 i_rst_b$SB_IO_IN
.sym 7121 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 7123 spi_if_ins.spi.r3_rx_done
.sym 7132 w_rx_fifo_data[11]
.sym 7133 rx_fifo.rd_addr[8]
.sym 7135 w_rx_fifo_pull
.sym 7140 tx_fifo.rd_addr[2]
.sym 7142 w_tx_fifo_pull
.sym 7148 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7149 w_tx_fifo_data[23]
.sym 7150 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 7151 w_tx_fifo_data[21]
.sym 7153 tx_fifo.rd_addr[6]
.sym 7155 tx_fifo.rd_addr[1]
.sym 7157 tx_fifo.rd_addr[5]
.sym 7160 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7165 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 7166 tx_fifo.rd_addr[7]
.sym 7169 $PACKER_VCC_NET
.sym 7170 tx_fifo.rd_addr[0]
.sym 7172 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7173 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 7174 rx_fifo.rd_addr_gray[6]
.sym 7175 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 7176 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7177 rx_fifo.rd_addr_gray[5]
.sym 7178 w_rx_fifo_data[25]
.sym 7179 rx_fifo.rd_addr_gray[2]
.sym 7188 tx_fifo.rd_addr[2]
.sym 7189 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7191 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7192 tx_fifo.rd_addr[5]
.sym 7193 tx_fifo.rd_addr[6]
.sym 7194 tx_fifo.rd_addr[7]
.sym 7195 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 7196 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 7197 tx_fifo.rd_addr[1]
.sym 7198 tx_fifo.rd_addr[0]
.sym 7199 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7200 w_tx_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_tx_fifo_data[23]
.sym 7209 w_tx_fifo_data[21]
.sym 7216 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 7218 w_tx_fifo_pull
.sym 7219 w_rx_fifo_data[26]
.sym 7220 w_rx_09_fifo_data[6]
.sym 7221 tx_fifo.rd_addr[6]
.sym 7222 w_rx_09_fifo_data[24]
.sym 7223 w_rx_fifo_pull
.sym 7224 tx_fifo.rd_addr[2]
.sym 7225 channel
.sym 7228 w_rx_fifo_data[24]
.sym 7230 rx_fifo.wr_addr[9]
.sym 7232 tx_fifo.rd_addr[7]
.sym 7233 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 7234 rx_fifo.wr_addr[8]
.sym 7235 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7237 w_rx_09_fifo_data[17]
.sym 7244 rx_fifo.wr_addr[8]
.sym 7247 rx_fifo.wr_addr[9]
.sym 7248 w_rx_fifo_data[6]
.sym 7249 rx_fifo.wr_addr[0]
.sym 7250 rx_fifo.wr_addr[7]
.sym 7253 w_rx_fifo_push
.sym 7255 rx_fifo.wr_addr[6]
.sym 7257 w_rx_fifo_data[4]
.sym 7260 rx_fifo.wr_addr[2]
.sym 7261 rx_fifo.wr_addr[3]
.sym 7262 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7266 rx_fifo.wr_addr[5]
.sym 7269 rx_fifo.wr_addr[4]
.sym 7271 $PACKER_VCC_NET
.sym 7275 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 7276 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 7277 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 7278 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 7279 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 7280 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7281 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7290 rx_fifo.wr_addr[2]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7300 rx_fifo.wr_addr[0]
.sym 7301 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7302 w_rx_fifo_push
.sym 7304 w_rx_fifo_data[4]
.sym 7308 w_rx_fifo_data[6]
.sym 7311 $PACKER_VCC_NET
.sym 7316 channel
.sym 7317 w_rx_fifo_data[25]
.sym 7323 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7325 w_rx_09_fifo_data[25]
.sym 7327 rx_fifo.rd_addr_gray[6]
.sym 7328 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7330 rx_fifo.rd_data_o[25]
.sym 7332 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7334 w_rx_fifo_data[27]
.sym 7335 w_rx_fifo_pulled_data[24]
.sym 7337 rx_fifo.rd_addr[8]
.sym 7344 w_rx_fifo_data[5]
.sym 7348 w_rx_fifo_data[7]
.sym 7356 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7357 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7360 rx_fifo.rd_addr[8]
.sym 7362 w_rx_fifo_pull
.sym 7363 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7364 $PACKER_VCC_NET
.sym 7366 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7368 rx_fifo.rd_addr[9]
.sym 7372 rx_fifo.rd_addr[7]
.sym 7373 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7374 rx_fifo.rd_addr[0]
.sym 7375 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7376 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 7377 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 7378 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 7379 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7380 rx_fifo.rd_addr[7]
.sym 7381 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7382 rx_fifo.rd_addr[0]
.sym 7383 w_rx_fifo_data[17]
.sym 7392 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7393 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7395 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7396 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7397 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7398 rx_fifo.rd_addr[7]
.sym 7399 rx_fifo.rd_addr[8]
.sym 7400 rx_fifo.rd_addr[9]
.sym 7401 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7402 rx_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_fifo_data[7]
.sym 7413 w_rx_fifo_data[5]
.sym 7418 w_rx_fifo_pulled_data[21]
.sym 7420 w_rx_fifo_data[4]
.sym 7421 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 7423 w_rx_fifo_pulled_data[19]
.sym 7431 rx_fifo.rd_addr[7]
.sym 7432 w_rx_fifo_pulled_data[8]
.sym 7433 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7437 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 7439 w_rx_fifo_data[8]
.sym 7441 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 7447 rx_fifo.wr_addr[5]
.sym 7448 w_rx_fifo_push
.sym 7449 rx_fifo.wr_addr[3]
.sym 7452 w_rx_fifo_data[26]
.sym 7453 rx_fifo.wr_addr[0]
.sym 7455 rx_fifo.wr_addr[6]
.sym 7457 w_rx_fifo_data[24]
.sym 7459 $PACKER_VCC_NET
.sym 7462 rx_fifo.wr_addr[4]
.sym 7466 rx_fifo.wr_addr[8]
.sym 7470 rx_fifo.wr_addr[7]
.sym 7471 rx_fifo.wr_addr[2]
.sym 7476 rx_fifo.wr_addr[9]
.sym 7477 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7478 rx_fifo.wr_addr_gray_rd[1]
.sym 7481 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 7482 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 7483 rx_fifo.wr_addr_gray_rd[0]
.sym 7484 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 7494 rx_fifo.wr_addr[2]
.sym 7495 rx_fifo.wr_addr[3]
.sym 7497 rx_fifo.wr_addr[4]
.sym 7498 rx_fifo.wr_addr[5]
.sym 7499 rx_fifo.wr_addr[6]
.sym 7500 rx_fifo.wr_addr[7]
.sym 7501 rx_fifo.wr_addr[8]
.sym 7502 rx_fifo.wr_addr[9]
.sym 7503 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7504 rx_fifo.wr_addr[0]
.sym 7505 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7506 w_rx_fifo_push
.sym 7508 w_rx_fifo_data[24]
.sym 7512 w_rx_fifo_data[26]
.sym 7515 $PACKER_VCC_NET
.sym 7521 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 7523 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7524 channel
.sym 7525 w_rx_fifo_data[17]
.sym 7527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 7528 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7530 w_cs[1]
.sym 7532 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 7533 rx_fifo.rd_addr[8]
.sym 7534 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7535 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7536 w_rx_fifo_data[11]
.sym 7537 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7538 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7540 rx_fifo.rd_addr[0]
.sym 7541 $PACKER_VCC_NET
.sym 7542 rx_fifo.wr_addr[0]
.sym 7543 w_rx_fifo_pull
.sym 7548 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7550 w_rx_fifo_data[25]
.sym 7551 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7552 $PACKER_VCC_NET
.sym 7554 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7558 rx_fifo.rd_addr[9]
.sym 7560 rx_fifo.rd_addr[7]
.sym 7561 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7562 rx_fifo.rd_addr[0]
.sym 7563 w_rx_fifo_data[27]
.sym 7564 rx_fifo.rd_addr[8]
.sym 7566 w_rx_fifo_pull
.sym 7576 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7579 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7581 rx_fifo.wr_addr[7]
.sym 7582 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7583 rx_fifo.wr_addr_gray[0]
.sym 7584 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 7585 rx_fifo.wr_addr_gray[1]
.sym 7586 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 7587 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 7596 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7597 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7599 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7600 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7601 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7602 rx_fifo.rd_addr[7]
.sym 7603 rx_fifo.rd_addr[8]
.sym 7604 rx_fifo.rd_addr[9]
.sym 7605 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7606 rx_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 w_rx_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_fifo_data[27]
.sym 7617 w_rx_fifo_data[25]
.sym 7619 $PACKER_VCC_NET
.sym 7623 rx_fifo.wr_addr[5]
.sym 7624 rx_fifo.wr_addr[5]
.sym 7625 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7626 w_rx_fifo_push
.sym 7627 $PACKER_VCC_NET
.sym 7630 rx_fifo.rd_addr[9]
.sym 7637 rx_fifo.rd_addr[7]
.sym 7638 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 7639 rx_fifo.wr_addr[9]
.sym 7640 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7641 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 7642 rx_fifo.wr_addr[8]
.sym 7643 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7644 w_rx_fifo_push
.sym 7645 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 7652 rx_fifo.wr_addr[8]
.sym 7654 w_rx_fifo_data[10]
.sym 7659 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7661 w_rx_fifo_push
.sym 7662 rx_fifo.wr_addr[9]
.sym 7663 rx_fifo.wr_addr[6]
.sym 7665 rx_fifo.wr_addr[4]
.sym 7666 w_rx_fifo_data[8]
.sym 7667 rx_fifo.wr_addr[7]
.sym 7673 rx_fifo.wr_addr[5]
.sym 7674 rx_fifo.wr_addr[3]
.sym 7675 rx_fifo.wr_addr[2]
.sym 7679 $PACKER_VCC_NET
.sym 7680 rx_fifo.wr_addr[0]
.sym 7682 rx_fifo.rd_addr[8]
.sym 7683 rx_fifo.rd_addr_gray[3]
.sym 7685 rx_fifo.rd_addr_gray[7]
.sym 7687 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7688 rx_fifo.rd_addr_gray[1]
.sym 7689 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 7698 rx_fifo.wr_addr[2]
.sym 7699 rx_fifo.wr_addr[3]
.sym 7701 rx_fifo.wr_addr[4]
.sym 7702 rx_fifo.wr_addr[5]
.sym 7703 rx_fifo.wr_addr[6]
.sym 7704 rx_fifo.wr_addr[7]
.sym 7705 rx_fifo.wr_addr[8]
.sym 7706 rx_fifo.wr_addr[9]
.sym 7707 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7708 rx_fifo.wr_addr[0]
.sym 7709 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7710 w_rx_fifo_push
.sym 7712 w_rx_fifo_data[8]
.sym 7716 w_rx_fifo_data[10]
.sym 7719 $PACKER_VCC_NET
.sym 7726 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 7729 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 7731 rx_fifo.rd_addr_gray_wr_r[7]
.sym 7732 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 7733 rx_fifo.wr_addr[7]
.sym 7734 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 7736 $PACKER_VCC_NET
.sym 7738 w_rx_fifo_pull
.sym 7740 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7741 $PACKER_VCC_NET
.sym 7742 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 7744 rx_fifo.wr_addr_gray_rd[6]
.sym 7745 rx_fifo.rd_addr[8]
.sym 7746 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7754 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7756 $PACKER_VCC_NET
.sym 7757 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7758 w_rx_fifo_data[9]
.sym 7761 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7762 rx_fifo.rd_addr[9]
.sym 7765 w_rx_fifo_data[11]
.sym 7766 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7767 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7768 rx_fifo.rd_addr[8]
.sym 7769 rx_fifo.rd_addr[0]
.sym 7770 w_rx_fifo_pull
.sym 7775 rx_fifo.rd_addr[7]
.sym 7781 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7785 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 7786 rx_fifo.wr_addr_gray_rd_r[8]
.sym 7789 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 7791 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 7800 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7801 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7803 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7804 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7805 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7806 rx_fifo.rd_addr[7]
.sym 7807 rx_fifo.rd_addr[8]
.sym 7808 rx_fifo.rd_addr[9]
.sym 7809 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7810 rx_fifo.rd_addr[0]
.sym 7811 r_counter_$glb_clk
.sym 7812 w_rx_fifo_pull
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_fifo_data[11]
.sym 7821 w_rx_fifo_data[9]
.sym 7826 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 7828 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7829 i_rst_b$SB_IO_IN
.sym 7831 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 7833 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 7838 $PACKER_VCC_NET
.sym 7839 rx_fifo.rd_addr[7]
.sym 7855 rx_fifo.wr_addr[3]
.sym 7858 rx_fifo.wr_addr[8]
.sym 7860 w_rx_fifo_data[0]
.sym 7863 rx_fifo.wr_addr[6]
.sym 7865 w_rx_fifo_push
.sym 7866 rx_fifo.wr_addr[9]
.sym 7867 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7868 rx_fifo.wr_addr[5]
.sym 7869 rx_fifo.wr_addr[4]
.sym 7871 rx_fifo.wr_addr[7]
.sym 7872 w_rx_fifo_data[2]
.sym 7874 $PACKER_VCC_NET
.sym 7875 rx_fifo.wr_addr[0]
.sym 7879 rx_fifo.wr_addr[2]
.sym 7888 rx_fifo.rd_addr_gray_wr_r[5]
.sym 7902 rx_fifo.wr_addr[2]
.sym 7903 rx_fifo.wr_addr[3]
.sym 7905 rx_fifo.wr_addr[4]
.sym 7906 rx_fifo.wr_addr[5]
.sym 7907 rx_fifo.wr_addr[6]
.sym 7908 rx_fifo.wr_addr[7]
.sym 7909 rx_fifo.wr_addr[8]
.sym 7910 rx_fifo.wr_addr[9]
.sym 7911 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7912 rx_fifo.wr_addr[0]
.sym 7913 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7914 w_rx_fifo_push
.sym 7916 w_rx_fifo_data[0]
.sym 7920 w_rx_fifo_data[2]
.sym 7923 $PACKER_VCC_NET
.sym 7931 w_rx_fifo_push
.sym 7939 rx_fifo.wr_addr_gray_rd[8]
.sym 7942 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7944 rx_fifo.rd_addr[0]
.sym 7951 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7956 w_rx_fifo_data[3]
.sym 7958 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7959 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7960 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7961 rx_fifo.rd_addr[0]
.sym 7965 w_rx_fifo_data[1]
.sym 7967 w_rx_fifo_pull
.sym 7970 rx_fifo.rd_addr[9]
.sym 7972 rx_fifo.rd_addr[8]
.sym 7974 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7975 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7976 $PACKER_VCC_NET
.sym 7977 rx_fifo.rd_addr[7]
.sym 7983 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8000 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 8001 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8003 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8004 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8005 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 8006 rx_fifo.rd_addr[7]
.sym 8007 rx_fifo.rd_addr[8]
.sym 8008 rx_fifo.rd_addr[9]
.sym 8009 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8010 rx_fifo.rd_addr[0]
.sym 8011 r_counter_$glb_clk
.sym 8012 w_rx_fifo_pull
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_fifo_data[3]
.sym 8021 w_rx_fifo_data[1]
.sym 8035 rx_fifo.rd_addr_gray_wr[5]
.sym 8037 rx_fifo.rd_addr_gray_wr_r[5]
.sym 8038 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$SB_IO_IN
.sym 8099 $PACKER_VCC_NET
.sym 8107 $PACKER_VCC_NET
.sym 8112 i_smi_a2$SB_IO_IN
.sym 8115 w_smi_data_output[6]
.sym 8118 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 8119 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 8122 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 8123 $PACKER_VCC_NET
.sym 8136 w_lvds_tx_d1
.sym 8150 w_smi_data_input[3]
.sym 8151 $PACKER_VCC_NET
.sym 8152 w_smi_data_input[7]
.sym 8162 w_smi_data_input[1]
.sym 8169 w_smi_data_input[3]
.sym 8170 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 8174 w_smi_data_input[4]
.sym 8180 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 8184 w_smi_data_input[0]
.sym 8187 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8188 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 8201 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 8205 w_smi_data_input[3]
.sym 8213 w_smi_data_input[0]
.sym 8217 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 8224 w_smi_data_input[1]
.sym 8232 w_smi_data_input[4]
.sym 8237 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 8239 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8240 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 8241 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 8242 w_smi_data_input[2]
.sym 8244 w_smi_data_input[1]
.sym 8246 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 8248 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 8250 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 8251 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 8252 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 8253 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 8258 tx_fifo.wr_addr[4]
.sym 8260 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 8261 tx_fifo.wr_addr[9]
.sym 8262 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 8268 tx_fifo.wr_addr[6]
.sym 8271 i_smi_a2$SB_IO_IN
.sym 8278 w_smi_data_input[2]
.sym 8281 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8282 i_smi_a2$SB_IO_IN
.sym 8283 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 8287 w_smi_data_input[2]
.sym 8288 w_smi_data_input[6]
.sym 8289 w_smi_data_output[1]
.sym 8290 w_tx_fifo_data[2]
.sym 8291 w_smi_data_input[1]
.sym 8295 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 8301 lvds_tx_inst.r_fifo_data[8]
.sym 8302 w_tx_fifo_data[11]
.sym 8307 w_tx_fifo_data[9]
.sym 8308 lvds_tx_inst.r_fifo_data[9]
.sym 8309 w_smi_data_input[1]
.sym 8310 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8313 i_smi_a2$SB_IO_IN
.sym 8314 w_smi_data_input[4]
.sym 8323 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 8330 w_tx_fifo_data[8]
.sym 8331 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 8332 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 8334 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8359 w_tx_fifo_data[8]
.sym 8386 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 8394 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 8399 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 8402 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8403 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 8404 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 8405 w_tx_fifo_data[16]
.sym 8406 lvds_tx_inst.r_fifo_data[11]
.sym 8407 w_tx_fifo_data[27]
.sym 8408 w_tx_fifo_data[28]
.sym 8409 w_tx_fifo_data[12]
.sym 8410 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 8411 lvds_tx_inst.r_phase_count[2]
.sym 8415 rx_fifo.rd_addr_gray[5]
.sym 8416 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8418 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 8419 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 8420 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8421 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 8422 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8424 tx_fifo.wr_addr[2]
.sym 8425 w_tx_fifo_push
.sym 8426 tx_fifo.rd_addr[5]
.sym 8428 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 8429 i_smi_a2$SB_IO_IN
.sym 8432 i_smi_a2$SB_IO_IN
.sym 8435 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 8436 w_rx_24_fifo_data[27]
.sym 8437 i_smi_a2$SB_IO_IN
.sym 8438 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8439 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8447 i_smi_a2$SB_IO_IN
.sym 8448 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8452 w_tx_fifo_pulled_data[0]
.sym 8453 i_smi_a2$SB_IO_IN
.sym 8455 w_tx_fifo_pulled_data[8]
.sym 8456 i_smi_a2$SB_IO_IN
.sym 8457 w_tx_fifo_pulled_data[4]
.sym 8459 w_tx_fifo_pulled_data[10]
.sym 8461 w_tx_fifo_pulled_data[20]
.sym 8463 i_smi_a2$SB_IO_IN
.sym 8471 w_tx_fifo_pulled_data[9]
.sym 8473 w_tx_fifo_pulled_data[28]
.sym 8475 w_tx_fifo_pulled_data[11]
.sym 8481 w_tx_fifo_pulled_data[20]
.sym 8482 i_smi_a2$SB_IO_IN
.sym 8485 i_smi_a2$SB_IO_IN
.sym 8488 w_tx_fifo_pulled_data[9]
.sym 8491 w_tx_fifo_pulled_data[10]
.sym 8492 i_smi_a2$SB_IO_IN
.sym 8497 i_smi_a2$SB_IO_IN
.sym 8500 w_tx_fifo_pulled_data[28]
.sym 8504 i_smi_a2$SB_IO_IN
.sym 8505 w_tx_fifo_pulled_data[0]
.sym 8509 i_smi_a2$SB_IO_IN
.sym 8512 w_tx_fifo_pulled_data[4]
.sym 8517 w_tx_fifo_pulled_data[8]
.sym 8518 i_smi_a2$SB_IO_IN
.sym 8521 i_smi_a2$SB_IO_IN
.sym 8522 w_tx_fifo_pulled_data[11]
.sym 8525 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8526 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8527 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8529 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8530 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8531 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8533 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 8534 w_tx_fifo_empty
.sym 8535 lvds_tx_inst.r_phase_count[3]
.sym 8540 tx_fifo.wr_addr[3]
.sym 8541 w_tx_fifo_pull
.sym 8542 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8543 w_tx_fifo_data[28]
.sym 8544 w_smi_data_input[6]
.sym 8546 tx_fifo.wr_addr[7]
.sym 8547 tx_fifo.rd_addr[7]
.sym 8548 w_tx_fifo_pulled_data[0]
.sym 8549 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8550 tx_fifo.wr_addr[2]
.sym 8551 w_tx_fifo_pull
.sym 8555 lvds_tx_inst.r_fifo_data[28]
.sym 8557 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 8558 w_rx_09_fifo_data[13]
.sym 8559 lvds_tx_inst.r_fifo_data[4]
.sym 8560 w_rx_09_fifo_data[26]
.sym 8563 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8572 w_tx_fifo_pulled_data[7]
.sym 8578 w_lvds_tx_d0
.sym 8580 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8582 w_tx_fifo_pulled_data[5]
.sym 8588 w_tx_fifo_pulled_data[31]
.sym 8589 i_smi_a2$SB_IO_IN
.sym 8590 w_tx_fifo_pulled_data[30]
.sym 8591 w_tx_fifo_pulled_data[22]
.sym 8592 i_smi_a2$SB_IO_IN
.sym 8596 w_tx_fifo_pulled_data[29]
.sym 8597 i_smi_a2$SB_IO_IN
.sym 8599 w_tx_fifo_pulled_data[13]
.sym 8602 w_tx_fifo_pulled_data[29]
.sym 8603 i_smi_a2$SB_IO_IN
.sym 8608 i_smi_a2$SB_IO_IN
.sym 8611 w_tx_fifo_pulled_data[5]
.sym 8614 w_lvds_tx_d0
.sym 8620 i_smi_a2$SB_IO_IN
.sym 8623 w_tx_fifo_pulled_data[22]
.sym 8627 w_tx_fifo_pulled_data[13]
.sym 8629 i_smi_a2$SB_IO_IN
.sym 8632 w_tx_fifo_pulled_data[7]
.sym 8633 i_smi_a2$SB_IO_IN
.sym 8639 w_tx_fifo_pulled_data[30]
.sym 8641 i_smi_a2$SB_IO_IN
.sym 8644 i_smi_a2$SB_IO_IN
.sym 8646 w_tx_fifo_pulled_data[31]
.sym 8648 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8649 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8650 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8651 w_rx_fifo_data[13]
.sym 8652 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8653 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8654 tx_fifo.wr_addr_gray_rd[9]
.sym 8655 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 8656 lvds_tx_inst.r_phase_count[1]
.sym 8658 tx_fifo.wr_addr_gray_rd_r[9]
.sym 8663 tx_fifo.wr_addr[9]
.sym 8664 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 8665 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 8666 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8667 lvds_tx_inst.r_fifo_data[5]
.sym 8669 $PACKER_VCC_NET
.sym 8670 w_tx_fifo_pulled_data[5]
.sym 8672 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8673 lvds_tx_inst.r_fifo_data[13]
.sym 8674 tx_fifo.rd_addr[5]
.sym 8675 w_rx_09_fifo_data[5]
.sym 8676 w_rx_fifo_pulled_data[0]
.sym 8680 w_rx_09_fifo_data[11]
.sym 8681 tx_fifo.wr_addr[6]
.sym 8682 w_rx_09_fifo_data[4]
.sym 8683 w_tx_fifo_empty
.sym 8684 w_rx_24_fifo_data[13]
.sym 8685 w_smi_data_output[1]
.sym 8694 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8695 lvds_tx_inst.r_fifo_data[22]
.sym 8696 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8697 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 8699 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8700 lvds_tx_inst.r_fifo_data[20]
.sym 8701 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8703 i_rst_b$SB_IO_IN
.sym 8704 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 8705 w_rx_09_fifo_data[27]
.sym 8706 w_rx_24_fifo_data[27]
.sym 8708 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8709 channel
.sym 8710 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 8711 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8716 w_rx_24_fifo_data[10]
.sym 8717 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 8718 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8719 w_rx_09_fifo_data[10]
.sym 8731 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8733 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8734 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8737 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 8738 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 8739 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 8740 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8749 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8750 lvds_tx_inst.r_fifo_data[22]
.sym 8751 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8752 lvds_tx_inst.r_fifo_data[20]
.sym 8756 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8757 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 8758 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 8761 w_rx_09_fifo_data[10]
.sym 8762 w_rx_24_fifo_data[10]
.sym 8764 channel
.sym 8767 w_rx_24_fifo_data[27]
.sym 8768 w_rx_09_fifo_data[27]
.sym 8769 channel
.sym 8771 i_rst_b$SB_IO_IN
.sym 8772 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8775 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 8776 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 8777 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 8778 w_rx_fifo_data[5]
.sym 8779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 8780 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 8781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 8784 w_rx_fifo_pull
.sym 8788 tx_fifo.rd_addr[0]
.sym 8789 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8790 tx_fifo.wr_addr[6]
.sym 8791 tx_fifo.wr_addr_gray_rd_r[9]
.sym 8792 tx_fifo.rd_addr[2]
.sym 8793 tx_fifo.wr_addr[9]
.sym 8794 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8795 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8796 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 8797 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 8798 w_rx_09_fifo_data[23]
.sym 8800 spi_if_ins.spi.r2_rx_done
.sym 8802 w_rx_24_fifo_data[10]
.sym 8805 smi_ctrl_ins.int_cnt_rx[3]
.sym 8806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 8807 w_rx_09_fifo_data[30]
.sym 8808 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8809 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 8816 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8819 w_rx_fifo_pulled_data[20]
.sym 8820 w_rx_fifo_pulled_data[22]
.sym 8822 w_rx_fifo_pulled_data[23]
.sym 8824 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8825 lvds_tx_inst.r_fifo_data[28]
.sym 8827 lvds_tx_inst.r_fifo_data[30]
.sym 8828 lvds_tx_inst.r_fifo_data[0]
.sym 8829 lvds_tx_inst.r_fifo_data[4]
.sym 8833 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8834 rx_fifo.rd_data_o[25]
.sym 8841 w_rx_fifo_pulled_data[24]
.sym 8842 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8845 w_rx_fifo_pulled_data[8]
.sym 8848 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8849 lvds_tx_inst.r_fifo_data[28]
.sym 8850 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8851 lvds_tx_inst.r_fifo_data[30]
.sym 8854 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8855 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8856 lvds_tx_inst.r_fifo_data[4]
.sym 8857 lvds_tx_inst.r_fifo_data[0]
.sym 8863 w_rx_fifo_pulled_data[23]
.sym 8866 w_rx_fifo_pulled_data[24]
.sym 8873 w_rx_fifo_pulled_data[8]
.sym 8880 rx_fifo.rd_data_o[25]
.sym 8887 w_rx_fifo_pulled_data[22]
.sym 8891 w_rx_fifo_pulled_data[20]
.sym 8894 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8895 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8896 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8897 w_rx_24_fifo_data[10]
.sym 8898 w_rx_24_fifo_data[12]
.sym 8899 w_rx_24_fifo_data[11]
.sym 8900 w_rx_24_fifo_data[7]
.sym 8901 w_rx_24_fifo_data[13]
.sym 8902 w_rx_24_fifo_data[9]
.sym 8903 w_rx_24_fifo_data[5]
.sym 8904 w_rx_24_fifo_data[14]
.sym 8909 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 8910 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8911 tx_fifo.rd_addr_gray_wr[9]
.sym 8913 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8915 tx_fifo.wr_addr[4]
.sym 8916 tx_fifo.wr_addr[2]
.sym 8917 w_tx_fifo_push
.sym 8918 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 8919 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8921 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8922 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 8923 w_rx_24_fifo_data[27]
.sym 8925 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8926 w_rx_24_fifo_data[1]
.sym 8928 w_rx_24_fifo_data[0]
.sym 8930 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8931 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8941 w_rx_09_fifo_data[7]
.sym 8942 spi_if_ins.spi.r3_rx_done
.sym 8943 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 8945 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 8946 w_rx_09_fifo_data[8]
.sym 8949 i_rst_b$SB_IO_IN
.sym 8950 w_rx_09_fifo_data[11]
.sym 8951 channel
.sym 8954 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 8956 w_rx_24_fifo_data[11]
.sym 8957 w_rx_24_fifo_data[7]
.sym 8958 smi_ctrl_ins.int_cnt_rx[4]
.sym 8960 spi_if_ins.spi.r2_rx_done
.sym 8962 w_rx_24_fifo_data[8]
.sym 8964 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 8965 smi_ctrl_ins.int_cnt_rx[3]
.sym 8966 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 8969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 8971 channel
.sym 8972 w_rx_09_fifo_data[8]
.sym 8974 w_rx_24_fifo_data[8]
.sym 8978 spi_if_ins.spi.r2_rx_done
.sym 8980 spi_if_ins.spi.r3_rx_done
.sym 8989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 8990 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 8991 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 8992 smi_ctrl_ins.int_cnt_rx[3]
.sym 8995 smi_ctrl_ins.int_cnt_rx[4]
.sym 8997 smi_ctrl_ins.int_cnt_rx[3]
.sym 9001 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 9002 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 9003 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 9004 smi_ctrl_ins.int_cnt_rx[3]
.sym 9007 w_rx_24_fifo_data[11]
.sym 9008 w_rx_09_fifo_data[11]
.sym 9009 channel
.sym 9013 w_rx_09_fifo_data[7]
.sym 9015 w_rx_24_fifo_data[7]
.sym 9016 channel
.sym 9017 i_rst_b$SB_IO_IN
.sym 9018 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9020 w_rx_24_fifo_data[8]
.sym 9021 w_rx_24_fifo_data[6]
.sym 9022 w_rx_24_fifo_data[2]
.sym 9023 w_rx_24_fifo_data[26]
.sym 9024 w_rx_24_fifo_data[4]
.sym 9025 w_rx_24_fifo_data[3]
.sym 9026 w_rx_24_fifo_data[15]
.sym 9027 w_rx_24_fifo_data[27]
.sym 9030 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9031 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9032 w_rx_09_fifo_data[20]
.sym 9033 tx_fifo.rd_addr[7]
.sym 9034 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9036 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9045 spi_if_ins.state_if[1]
.sym 9046 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 9048 w_rx_09_fifo_data[26]
.sym 9049 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9050 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9051 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9052 w_rx_fifo_empty
.sym 9053 spi_if_ins.state_if[0]
.sym 9054 w_rx_fifo_pull
.sym 9055 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 9062 w_rx_24_fifo_data[24]
.sym 9065 smi_ctrl_ins.w_fifo_pull_trigger
.sym 9067 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9069 spi_if_ins.state_if[1]
.sym 9070 w_rx_09_fifo_data[6]
.sym 9072 w_rx_09_fifo_data[24]
.sym 9073 channel
.sym 9074 w_rx_09_fifo_data[26]
.sym 9077 spi_if_ins.state_if[0]
.sym 9078 w_rx_24_fifo_data[6]
.sym 9079 smi_ctrl_ins.r_fifo_pull_1
.sym 9080 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9081 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9085 w_rx_fifo_empty
.sym 9086 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9088 w_rx_24_fifo_data[26]
.sym 9089 smi_ctrl_ins.r_fifo_pull
.sym 9091 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9094 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9095 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9096 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9097 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9100 w_rx_fifo_empty
.sym 9101 smi_ctrl_ins.r_fifo_pull_1
.sym 9102 smi_ctrl_ins.r_fifo_pull
.sym 9109 smi_ctrl_ins.r_fifo_pull
.sym 9112 channel
.sym 9114 w_rx_24_fifo_data[24]
.sym 9115 w_rx_09_fifo_data[24]
.sym 9120 smi_ctrl_ins.w_fifo_pull_trigger
.sym 9124 spi_if_ins.state_if[1]
.sym 9125 spi_if_ins.state_if[0]
.sym 9127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9131 channel
.sym 9132 w_rx_09_fifo_data[6]
.sym 9133 w_rx_24_fifo_data[6]
.sym 9136 channel
.sym 9137 w_rx_09_fifo_data[26]
.sym 9139 w_rx_24_fifo_data[26]
.sym 9141 r_counter_$glb_clk
.sym 9142 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9143 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9144 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9145 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9146 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 9147 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9148 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9149 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9150 rx_fifo.rd_addr_gray[4]
.sym 9154 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9155 w_rx_fifo_empty
.sym 9162 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9164 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9165 $PACKER_VCC_NET
.sym 9166 w_rx_24_fifo_data[24]
.sym 9167 w_rx_09_fifo_push
.sym 9168 w_rx_fifo_pulled_data[0]
.sym 9170 w_rx_09_fifo_data[4]
.sym 9173 rx_fifo.rd_addr_gray[2]
.sym 9174 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 9175 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9176 rx_fifo.wr_addr_gray_rd_r[8]
.sym 9185 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9186 w_rx_09_fifo_data[25]
.sym 9187 w_rx_24_fifo_data[25]
.sym 9190 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9191 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9193 w_rx_fifo_pull
.sym 9194 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9195 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9197 channel
.sym 9202 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9203 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 9204 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9209 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9214 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9220 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9223 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9224 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9225 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9230 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 9235 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9236 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9237 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9238 w_rx_fifo_pull
.sym 9241 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9248 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9253 channel
.sym 9254 w_rx_24_fifo_data[25]
.sym 9255 w_rx_09_fifo_data[25]
.sym 9259 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9260 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9263 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9264 r_counter_$glb_clk
.sym 9265 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9266 spi_if_ins.state_if[1]
.sym 9267 w_rx_fifo_data[4]
.sym 9268 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 9269 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9270 spi_if_ins.state_if[0]
.sym 9271 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9272 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9273 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9276 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9278 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9281 w_rx_24_fifo_data[25]
.sym 9282 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9284 w_fetch
.sym 9285 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 9286 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 9289 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9290 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9291 rx_fifo.rd_addr[0]
.sym 9294 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9295 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9296 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9298 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 9299 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9300 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9301 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9307 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9309 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9311 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9312 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9313 rx_fifo.rd_addr[0]
.sym 9318 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9319 rx_fifo.rd_addr[7]
.sym 9320 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9321 rx_fifo.rd_addr[0]
.sym 9339 $nextpnr_ICESTORM_LC_3$O
.sym 9341 rx_fifo.rd_addr[0]
.sym 9345 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9348 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9349 rx_fifo.rd_addr[0]
.sym 9351 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9354 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9355 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9357 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9359 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9361 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9363 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9366 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9367 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9369 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9371 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9373 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9375 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9378 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9379 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9381 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9384 rx_fifo.rd_addr[7]
.sym 9385 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9389 w_cs[1]
.sym 9390 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 9391 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 9393 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 9395 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9402 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9403 $PACKER_VCC_NET
.sym 9407 $PACKER_VCC_NET
.sym 9408 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 9409 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9411 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9412 rx_fifo.rd_addr[0]
.sym 9415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9418 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9422 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9423 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9424 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9425 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9432 w_rx_09_fifo_data[17]
.sym 9435 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9436 rx_fifo.rd_addr[0]
.sym 9437 channel
.sym 9439 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9441 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9444 w_rx_24_fifo_data[17]
.sym 9445 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9449 rx_fifo.rd_addr_gray_wr_r[3]
.sym 9450 rx_fifo.rd_addr[8]
.sym 9452 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9453 rx_fifo.rd_addr[9]
.sym 9458 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9462 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 9465 rx_fifo.rd_addr[8]
.sym 9466 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 9469 rx_fifo.rd_addr[9]
.sym 9472 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 9476 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9477 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9478 rx_fifo.rd_addr_gray_wr_r[3]
.sym 9481 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9487 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9496 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9501 rx_fifo.rd_addr[0]
.sym 9505 w_rx_24_fifo_data[17]
.sym 9507 channel
.sym 9508 w_rx_09_fifo_data[17]
.sym 9509 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9510 r_counter_$glb_clk
.sym 9511 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9512 rx_fifo.rd_addr_gray[0]
.sym 9513 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9515 rx_fifo.rd_addr_gray[8]
.sym 9516 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9517 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9519 rx_fifo.rd_addr[9]
.sym 9524 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 9525 w_lvds_rx_24_d0
.sym 9526 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 9527 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9528 spi_if_ins.w_rx_data[5]
.sym 9529 w_lvds_rx_24_d1
.sym 9530 spi_if_ins.w_rx_data[6]
.sym 9531 w_cs[1]
.sym 9532 w_rx_24_fifo_data[17]
.sym 9534 rx_fifo.rd_addr[7]
.sym 9535 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 9536 rx_fifo.rd_addr[8]
.sym 9537 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9538 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9539 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9540 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 9541 rx_fifo.rd_addr[7]
.sym 9543 rx_fifo.rd_addr[9]
.sym 9544 w_rx_fifo_empty
.sym 9545 rx_fifo.wr_addr_gray_rd[2]
.sym 9546 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9547 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9555 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 9556 rx_fifo.wr_addr_gray[0]
.sym 9558 rx_fifo.wr_addr_gray[1]
.sym 9564 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9572 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9573 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9576 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9579 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9580 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9583 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9587 rx_fifo.wr_addr_gray[1]
.sym 9604 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9605 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9606 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9607 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9610 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9612 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9618 rx_fifo.wr_addr_gray[0]
.sym 9623 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9624 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 9625 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9633 r_counter_$glb_clk
.sym 9637 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 9639 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9640 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9641 rx_fifo.wr_addr_gray_rd_r[9]
.sym 9642 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9649 $PACKER_VCC_NET
.sym 9652 rx_fifo.rd_addr[9]
.sym 9654 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9656 $PACKER_VCC_NET
.sym 9657 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 9659 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9661 rx_fifo.rd_addr_gray[2]
.sym 9662 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9663 rx_fifo.wr_addr_gray_rd_r[8]
.sym 9664 w_rx_fifo_pulled_data[0]
.sym 9666 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9667 w_rx_09_fifo_push
.sym 9669 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9670 rx_fifo.rd_addr_gray[7]
.sym 9676 rx_fifo.rd_addr_gray_wr_r[7]
.sym 9678 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 9681 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 9683 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9686 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9687 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9688 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9691 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 9695 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9697 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9701 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9702 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9703 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9705 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 9706 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 9718 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9721 rx_fifo.rd_addr_gray_wr_r[7]
.sym 9724 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 9728 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9733 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 9734 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9735 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 9736 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 9741 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 9745 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9746 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9747 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9748 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9751 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9753 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9755 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 9756 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9757 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9759 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9760 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 9761 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 9762 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 9763 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9764 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 9765 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 9770 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9774 rx_fifo.wr_addr[7]
.sym 9779 $PACKER_VCC_NET
.sym 9783 rx_fifo.rd_addr_gray[0]
.sym 9784 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9785 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9786 rx_fifo.rd_addr_gray_wr_r[5]
.sym 9787 rx_fifo.wr_addr_gray_rd[5]
.sym 9789 rx_fifo.wr_addr_gray_rd[7]
.sym 9790 rx_fifo.rd_addr[8]
.sym 9793 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9801 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9805 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9807 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9808 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9813 w_rx_fifo_push
.sym 9816 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9818 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9819 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9821 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9823 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9825 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9826 rx_fifo.wr_addr[0]
.sym 9827 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9835 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9839 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9840 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9851 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9862 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9865 rx_fifo.wr_addr[0]
.sym 9869 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9871 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9874 w_rx_fifo_push
.sym 9875 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9876 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9877 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9878 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9879 r_counter_$glb_clk
.sym 9880 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9881 rx_fifo.rd_addr_gray_wr[8]
.sym 9882 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9883 rx_fifo.rd_addr_gray_wr[0]
.sym 9884 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9888 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9893 rx_fifo.rd_addr[8]
.sym 9895 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9898 $PACKER_VCC_NET
.sym 9904 rx_fifo.rd_addr[0]
.sym 9907 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9914 rx_fifo.rd_addr_gray[1]
.sym 9926 rx_fifo.wr_addr_gray_rd[6]
.sym 9934 rx_fifo.wr_addr_gray_rd[8]
.sym 9947 rx_fifo.wr_addr_gray_rd[5]
.sym 9949 rx_fifo.wr_addr_gray_rd[7]
.sym 9964 rx_fifo.wr_addr_gray_rd[5]
.sym 9968 rx_fifo.wr_addr_gray_rd[8]
.sym 9986 rx_fifo.wr_addr_gray_rd[6]
.sym 10000 rx_fifo.wr_addr_gray_rd[7]
.sym 10002 r_counter_$glb_clk
.sym 10007 rx_fifo.rd_addr_gray_wr[1]
.sym 10017 o_shdn_rx_lna$SB_IO_OUT
.sym 10020 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 10024 w_rx_fifo_push
.sym 10038 rx_fifo.rd_addr_gray_wr_r[8]
.sym 10055 rx_fifo.rd_addr_gray_wr[5]
.sym 10093 rx_fifo.rd_addr_gray_wr[5]
.sym 10125 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10190 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$SB_IO_IN
.sym 10207 $PACKER_VCC_NET
.sym 10212 i_smi_a2$SB_IO_IN
.sym 10215 i_smi_a2$SB_IO_IN
.sym 10219 w_smi_data_output[2]
.sym 10220 w_smi_data_output[1]
.sym 10223 $PACKER_VCC_NET
.sym 10226 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 10227 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10228 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 10229 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 10230 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 10231 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 10232 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 10233 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 10257 w_smi_data_output[2]
.sym 10258 i_smi_a2$SB_IO_IN
.sym 10260 w_smi_data_input[7]
.sym 10270 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 10278 $PACKER_VCC_NET
.sym 10280 w_smi_data_input[2]
.sym 10282 w_smi_data_input[1]
.sym 10298 w_smi_data_input[5]
.sym 10304 w_smi_data_input[1]
.sym 10309 w_smi_data_input[2]
.sym 10326 w_smi_data_input[5]
.sym 10333 $PACKER_VCC_NET
.sym 10347 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 10348 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10349 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10350 w_smi_data_input[0]
.sym 10352 w_smi_data_input[7]
.sym 10354 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 10355 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10356 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 10357 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 10358 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 10359 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 10360 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 10361 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10364 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 10366 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 10367 w_smi_data_input[4]
.sym 10370 w_tx_fifo_pulled_data[6]
.sym 10373 w_smi_data_input[4]
.sym 10374 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 10375 i_smi_a2$SB_IO_IN
.sym 10377 tx_fifo.rd_addr_gray_wr_r[7]
.sym 10379 w_smi_data_output[7]
.sym 10383 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 10385 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 10390 w_smi_data_output[0]
.sym 10393 w_smi_data_input[5]
.sym 10394 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10395 w_smi_data_input[0]
.sym 10396 w_smi_data_input[4]
.sym 10398 smi_ctrl_ins.modem_tx_ctrl
.sym 10399 w_smi_data_input[7]
.sym 10405 w_smi_data_input[5]
.sym 10409 tx_fifo.rd_addr_gray_wr_r[9]
.sym 10410 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 10411 $PACKER_VCC_NET
.sym 10413 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 10414 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 10418 w_tx_fifo_data[27]
.sym 10424 w_smi_data_input[0]
.sym 10432 w_smi_data_input[1]
.sym 10433 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 10435 w_smi_data_input[6]
.sym 10436 w_smi_data_input[2]
.sym 10451 w_smi_data_input[4]
.sym 10457 w_smi_data_input[3]
.sym 10459 w_smi_data_input[5]
.sym 10466 w_smi_data_input[6]
.sym 10479 w_smi_data_input[3]
.sym 10489 w_smi_data_input[1]
.sym 10495 w_smi_data_input[4]
.sym 10501 w_smi_data_input[2]
.sym 10506 w_smi_data_input[5]
.sym 10510 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 10511 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10513 w_tx_fifo_data[18]
.sym 10514 w_tx_fifo_data[13]
.sym 10515 w_tx_fifo_data[6]
.sym 10516 w_tx_fifo_data[29]
.sym 10517 w_tx_fifo_data[3]
.sym 10518 w_tx_fifo_data[7]
.sym 10519 w_tx_fifo_data[26]
.sym 10520 w_tx_fifo_data[24]
.sym 10523 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10528 w_smi_data_input[2]
.sym 10531 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 10533 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10534 tx_fifo.rd_addr_gray_wr_r[8]
.sym 10536 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 10537 w_tx_fifo_data[12]
.sym 10538 tx_fifo.wr_addr[3]
.sym 10539 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 10542 tx_fifo.wr_addr[7]
.sym 10543 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 10544 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10545 w_tx_fifo_data[16]
.sym 10547 w_smi_data_input[0]
.sym 10548 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10556 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10558 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 10560 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 10561 lvds_tx_inst.r_fifo_data[11]
.sym 10563 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10566 w_tx_fifo_pull
.sym 10574 i_rst_b$SB_IO_IN
.sym 10576 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 10578 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 10588 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 10595 lvds_tx_inst.r_fifo_data[11]
.sym 10599 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 10606 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 10613 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 10619 w_tx_fifo_pull
.sym 10620 i_rst_b$SB_IO_IN
.sym 10623 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10633 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10634 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10635 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 10637 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10638 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 10640 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 10641 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 10643 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 10645 w_tx_fifo_push
.sym 10648 w_smi_data_input[2]
.sym 10649 w_tx_fifo_data[26]
.sym 10652 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 10653 w_tx_fifo_data[24]
.sym 10657 tx_fifo.wr_addr[6]
.sym 10658 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 10659 w_tx_fifo_data[2]
.sym 10660 tx_fifo.wr_addr_gray_rd[3]
.sym 10661 w_rx_fifo_pulled_data[16]
.sym 10662 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10663 w_rx_09_fifo_data[15]
.sym 10664 w_tx_fifo_empty
.sym 10666 tx_fifo.rd_addr[0]
.sym 10668 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10670 channel
.sym 10678 $PACKER_VCC_NET
.sym 10679 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 10680 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10683 lvds_tx_inst.r_phase_count[2]
.sym 10684 lvds_tx_inst.r_fifo_data[31]
.sym 10685 lvds_tx_inst.r_fifo_data[29]
.sym 10686 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10687 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10690 lvds_tx_inst.r_phase_count[1]
.sym 10697 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10698 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10699 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10702 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10708 lvds_tx_inst.r_phase_count[3]
.sym 10709 $nextpnr_ICESTORM_LC_6$O
.sym 10712 lvds_tx_inst.r_phase_count[1]
.sym 10715 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 10717 lvds_tx_inst.r_phase_count[2]
.sym 10718 $PACKER_VCC_NET
.sym 10719 lvds_tx_inst.r_phase_count[1]
.sym 10721 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[3]
.sym 10723 $PACKER_VCC_NET
.sym 10724 lvds_tx_inst.r_phase_count[3]
.sym 10725 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 10728 $PACKER_VCC_NET
.sym 10730 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10731 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[3]
.sym 10740 lvds_tx_inst.r_fifo_data[29]
.sym 10741 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10742 lvds_tx_inst.r_fifo_data[31]
.sym 10743 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10746 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10747 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10748 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10749 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10755 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 10757 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10758 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10759 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10760 tx_fifo.rd_addr[0]
.sym 10761 tx_fifo.rd_addr[6]
.sym 10762 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 10763 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10764 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10765 tx_fifo.rd_addr[2]
.sym 10766 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10771 lvds_tx_inst.r_fifo_data[8]
.sym 10775 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 10776 w_smi_data_input[1]
.sym 10778 w_rx_09_fifo_data[28]
.sym 10779 lvds_tx_inst.r_fifo_data[9]
.sym 10781 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10783 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 10784 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 10785 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10786 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10787 tx_fifo.rd_addr_gray_wr[1]
.sym 10789 w_rx_fifo_pulled_data[17]
.sym 10790 tx_fifo.wr_addr[4]
.sym 10791 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10792 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10800 tx_fifo.wr_addr[9]
.sym 10802 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 10803 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10805 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 10806 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 10808 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 10809 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 10810 w_rx_09_fifo_data[13]
.sym 10812 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 10813 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 10816 w_rx_24_fifo_data[13]
.sym 10819 tx_fifo.wr_addr_gray_rd[9]
.sym 10820 tx_fifo.wr_addr_gray_rd[3]
.sym 10828 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10830 channel
.sym 10834 channel
.sym 10835 w_rx_24_fifo_data[13]
.sym 10836 w_rx_09_fifo_data[13]
.sym 10839 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 10840 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 10841 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 10842 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 10845 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 10846 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10847 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 10848 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 10852 tx_fifo.wr_addr[9]
.sym 10859 tx_fifo.wr_addr_gray_rd[3]
.sym 10863 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10875 tx_fifo.wr_addr_gray_rd[9]
.sym 10880 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10882 tx_fifo.rd_addr_gray_wr[1]
.sym 10883 tx_fifo.rd_addr_gray_wr[9]
.sym 10884 tx_fifo.rd_addr_gray_wr[8]
.sym 10885 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10886 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 10887 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10888 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 10889 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10894 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 10897 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10898 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 10899 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 10900 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 10901 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10902 i_smi_a2$SB_IO_IN
.sym 10903 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 10904 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 10905 tx_fifo.wr_addr[9]
.sym 10906 tx_fifo.rd_addr[6]
.sym 10907 tx_fifo.rd_addr_gray_wr_r[9]
.sym 10908 w_rx_09_fifo_data[16]
.sym 10909 w_rx_24_fifo_data[14]
.sym 10912 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10913 $PACKER_VCC_NET
.sym 10914 w_rx_09_fifo_data[22]
.sym 10917 rx_fifo.rd_data_o[31]
.sym 10925 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 10927 w_rx_09_fifo_data[5]
.sym 10928 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10929 w_rx_24_fifo_data[5]
.sym 10930 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10931 w_rx_fifo_pulled_data[16]
.sym 10932 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10935 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10936 w_rx_fifo_pulled_data[0]
.sym 10941 rx_fifo.rd_data_o[31]
.sym 10943 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 10949 w_rx_fifo_pulled_data[17]
.sym 10950 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10951 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10952 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10953 channel
.sym 10962 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10963 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10964 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10965 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 10969 w_rx_fifo_pulled_data[16]
.sym 10975 rx_fifo.rd_data_o[31]
.sym 10980 w_rx_09_fifo_data[5]
.sym 10982 w_rx_24_fifo_data[5]
.sym 10983 channel
.sym 10986 w_rx_fifo_pulled_data[17]
.sym 10992 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10993 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10994 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10995 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10999 w_rx_fifo_pulled_data[0]
.sym 11002 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 11003 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11004 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11006 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11007 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11008 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 11009 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11010 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 11011 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 11014 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11017 tx_fifo.rd_addr[5]
.sym 11019 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 11020 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11023 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11024 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11028 tx_fifo.rd_addr_gray_wr[8]
.sym 11030 w_rx_24_fifo_data[15]
.sym 11032 w_rx_24_fifo_data[27]
.sym 11035 channel
.sym 11037 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 11039 channel
.sym 11040 w_rx_24_fifo_data[26]
.sym 11051 w_rx_24_fifo_data[3]
.sym 11054 w_rx_24_fifo_data[8]
.sym 11060 w_rx_24_fifo_data[5]
.sym 11062 w_rx_24_fifo_data[10]
.sym 11063 w_rx_24_fifo_data[12]
.sym 11064 w_rx_24_fifo_data[11]
.sym 11065 w_rx_24_fifo_data[7]
.sym 11067 w_rx_24_fifo_data[9]
.sym 11070 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11073 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11080 w_rx_24_fifo_data[8]
.sym 11082 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11085 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11088 w_rx_24_fifo_data[10]
.sym 11092 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11094 w_rx_24_fifo_data[9]
.sym 11097 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11099 w_rx_24_fifo_data[5]
.sym 11104 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11105 w_rx_24_fifo_data[11]
.sym 11109 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11111 w_rx_24_fifo_data[7]
.sym 11116 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11118 w_rx_24_fifo_data[3]
.sym 11121 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11123 w_rx_24_fifo_data[12]
.sym 11125 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11126 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 11127 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11128 w_rx_fifo_data[22]
.sym 11130 w_rx_fifo_data[18]
.sym 11131 w_rx_fifo_data[30]
.sym 11134 spi_if_ins.r_tx_data_valid
.sym 11135 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11139 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11144 w_rx_24_fifo_data[12]
.sym 11150 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 11151 w_tx_fifo_empty
.sym 11152 w_rx_24_fifo_data[4]
.sym 11155 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11156 w_rx_09_fifo_data[15]
.sym 11159 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11160 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11161 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11162 channel
.sym 11163 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11171 w_rx_24_fifo_data[25]
.sym 11173 w_rx_24_fifo_data[24]
.sym 11177 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11178 w_rx_24_fifo_data[1]
.sym 11179 w_rx_24_fifo_data[2]
.sym 11180 w_rx_24_fifo_data[0]
.sym 11181 w_rx_24_fifo_data[13]
.sym 11186 w_rx_24_fifo_data[6]
.sym 11187 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11189 w_rx_24_fifo_data[4]
.sym 11203 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11205 w_rx_24_fifo_data[6]
.sym 11210 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11211 w_rx_24_fifo_data[4]
.sym 11214 w_rx_24_fifo_data[0]
.sym 11217 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11220 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11223 w_rx_24_fifo_data[24]
.sym 11227 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11229 w_rx_24_fifo_data[2]
.sym 11232 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11233 w_rx_24_fifo_data[1]
.sym 11239 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11241 w_rx_24_fifo_data[13]
.sym 11244 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11245 w_rx_24_fifo_data[25]
.sym 11248 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11249 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 11250 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11251 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11253 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11254 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 11255 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11256 w_rx_fifo_data[15]
.sym 11257 w_fetch
.sym 11258 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11262 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 11263 i_glob_clock$SB_IO_IN
.sym 11264 w_rx_09_fifo_data[23]
.sym 11265 w_rx_24_fifo_data[25]
.sym 11267 w_rx_09_fifo_data[30]
.sym 11268 spi_if_ins.spi.r2_rx_done
.sym 11270 w_tx_fifo_pulled_data[23]
.sym 11271 w_tx_fifo_pulled_data[21]
.sym 11275 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11276 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11277 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11278 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11284 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11286 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11292 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 11293 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11294 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11301 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11302 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 11303 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 11306 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11311 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11313 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 11314 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11315 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11316 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11317 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 11320 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11322 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11323 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11325 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11326 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11327 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11328 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11333 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11338 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11344 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11345 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11349 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 11350 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11352 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11357 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11361 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 11362 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 11363 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 11364 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 11367 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11371 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11372 r_counter_$glb_clk
.sym 11373 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11374 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11375 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 11377 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11379 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 11380 rx_fifo.rd_addr_gray_wr[4]
.sym 11381 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 11386 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11388 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11389 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11392 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 11393 rx_fifo.wr_addr[2]
.sym 11394 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11395 rx_fifo.wr_addr[4]
.sym 11396 rx_fifo.wr_addr[5]
.sym 11399 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11400 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11401 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11402 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11404 w_rx_fifo_data[15]
.sym 11405 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11406 w_fetch
.sym 11409 $PACKER_VCC_NET
.sym 11415 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11417 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 11418 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 11420 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11422 w_rx_09_fifo_data[4]
.sym 11423 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11424 w_rx_24_fifo_data[4]
.sym 11425 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11426 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11430 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11431 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11432 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11433 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11434 channel
.sym 11437 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11440 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11441 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 11445 rx_fifo.rd_addr[0]
.sym 11449 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 11450 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11451 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11454 w_rx_09_fifo_data[4]
.sym 11456 channel
.sym 11457 w_rx_24_fifo_data[4]
.sym 11460 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11461 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11462 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11463 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 11467 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11472 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11473 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11474 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11478 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11479 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11480 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11484 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11486 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11490 rx_fifo.rd_addr[0]
.sym 11492 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11494 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 11495 r_counter_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11497 spi_if_ins.spi.r_tx_byte[3]
.sym 11498 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11499 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11500 spi_if_ins.spi.r_tx_byte[4]
.sym 11501 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11502 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11503 spi_if_ins.spi.r_tx_byte[0]
.sym 11504 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 11510 rx_fifo.rd_addr[8]
.sym 11511 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11512 w_rx_fifo_pull
.sym 11515 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 11516 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11519 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 11522 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11527 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 11528 w_rx_fifo_push
.sym 11529 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 11531 channel
.sym 11532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11539 spi_if_ins.w_rx_data[6]
.sym 11542 spi_if_ins.state_if[0]
.sym 11544 w_lvds_rx_24_d1
.sym 11546 spi_if_ins.state_if[1]
.sym 11549 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11550 w_lvds_rx_24_d0
.sym 11551 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11552 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11553 spi_if_ins.w_rx_data[5]
.sym 11556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11559 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11561 rx_fifo.wr_addr_gray_rd_r[2]
.sym 11562 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11564 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11567 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 11568 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11571 spi_if_ins.w_rx_data[5]
.sym 11572 spi_if_ins.w_rx_data[6]
.sym 11577 rx_fifo.wr_addr_gray_rd_r[2]
.sym 11579 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11583 w_lvds_rx_24_d1
.sym 11584 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11585 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 11586 w_lvds_rx_24_d0
.sym 11595 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11596 spi_if_ins.state_if[1]
.sym 11597 spi_if_ins.state_if[0]
.sym 11598 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11608 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11610 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 11617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11618 r_counter_$glb_clk
.sym 11619 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11620 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11621 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 11622 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 11624 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 11625 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 11626 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 11627 r_tx_data[0]
.sym 11632 w_cs[1]
.sym 11633 rx_fifo.wr_addr[2]
.sym 11635 rx_fifo.wr_addr[4]
.sym 11636 spi_if_ins.r_tx_byte[3]
.sym 11638 rx_fifo.wr_addr[8]
.sym 11640 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11641 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11642 spi_if_ins.r_tx_byte[4]
.sym 11643 rx_fifo.wr_addr[9]
.sym 11645 rx_fifo.wr_addr_gray_rd[9]
.sym 11646 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11648 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 11649 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11650 rx_fifo.rd_addr[9]
.sym 11652 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11654 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 11655 rx_fifo.wr_addr_gray_rd[4]
.sym 11664 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11665 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 11667 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11668 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11677 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11678 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11679 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11682 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11685 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11687 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 11688 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11691 rx_fifo.rd_addr[0]
.sym 11695 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11700 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11701 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11702 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11703 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11712 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11714 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11718 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 11719 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 11720 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 11721 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11724 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11726 rx_fifo.rd_addr[0]
.sym 11738 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11740 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11741 r_counter_$glb_clk
.sym 11742 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11744 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11745 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11746 r_tx_data_SB_DFFE_Q_E
.sym 11747 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11748 w_load
.sym 11750 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11755 rx_fifo.rd_addr_gray[0]
.sym 11756 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 11759 rx_fifo.rd_addr[8]
.sym 11761 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 11762 i_glob_clock$SB_IO_IN
.sym 11763 rx_fifo.rd_addr[0]
.sym 11764 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11766 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 11768 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 11770 rx_fifo.rd_addr_gray[8]
.sym 11772 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11776 w_rx_24_fifo_push
.sym 11778 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11796 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11805 rx_fifo.wr_addr_gray_rd[9]
.sym 11806 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11807 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 11808 rx_fifo.wr_addr_gray_rd[1]
.sym 11811 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11813 rx_fifo.wr_addr_gray_rd[0]
.sym 11815 rx_fifo.wr_addr_gray_rd[4]
.sym 11829 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11830 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 11831 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11832 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11842 rx_fifo.wr_addr_gray_rd[1]
.sym 11850 rx_fifo.wr_addr_gray_rd[4]
.sym 11856 rx_fifo.wr_addr_gray_rd[9]
.sym 11860 rx_fifo.wr_addr_gray_rd[0]
.sym 11864 r_counter_$glb_clk
.sym 11866 w_tx_data_smi[2]
.sym 11868 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11869 w_tx_data_smi[1]
.sym 11873 w_tx_data_smi[0]
.sym 11875 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 11880 rx_fifo.wr_addr[5]
.sym 11881 r_tx_data_SB_DFFE_Q_E
.sym 11883 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11885 rx_fifo.wr_addr[2]
.sym 11886 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 11887 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11893 w_rx_fifo_full
.sym 11897 channel
.sym 11899 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11907 rx_fifo.rd_addr[8]
.sym 11909 w_rx_fifo_full
.sym 11910 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 11911 rx_fifo.rd_addr[7]
.sym 11912 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 11913 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11915 rx_fifo.wr_addr_gray_rd[2]
.sym 11916 w_rx_fifo_empty
.sym 11917 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 11919 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11921 rx_fifo.rd_addr[9]
.sym 11922 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 11924 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11926 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11930 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11932 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11933 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11934 i_rst_b$SB_IO_IN
.sym 11935 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 11936 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11938 w_rx_fifo_push
.sym 11946 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 11947 w_rx_fifo_push
.sym 11948 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11949 w_rx_fifo_full
.sym 11952 w_rx_fifo_empty
.sym 11953 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 11954 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 11955 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 11958 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11959 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11961 rx_fifo.rd_addr[7]
.sym 11964 rx_fifo.rd_addr[8]
.sym 11965 rx_fifo.rd_addr[9]
.sym 11966 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11967 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11972 rx_fifo.wr_addr_gray_rd[2]
.sym 11976 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11977 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 11978 i_rst_b$SB_IO_IN
.sym 11979 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11983 rx_fifo.rd_addr[8]
.sym 11984 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11985 rx_fifo.rd_addr[7]
.sym 11987 r_counter_$glb_clk
.sym 11994 w_tx_data_sys[0]
.sym 11996 w_rx_fifo_push
.sym 12003 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 12004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 12006 w_rx_fifo_empty
.sym 12007 rx_fifo.rd_addr[7]
.sym 12009 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12012 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 12017 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12020 w_rx_fifo_push
.sym 12023 channel
.sym 12040 rx_fifo.rd_addr_gray[8]
.sym 12041 rx_fifo.rd_addr_gray_wr[1]
.sym 12043 rx_fifo.rd_addr_gray[0]
.sym 12046 rx_fifo.rd_addr_gray_wr[8]
.sym 12056 rx_fifo.rd_addr_gray_wr[0]
.sym 12066 rx_fifo.rd_addr_gray[8]
.sym 12071 rx_fifo.rd_addr_gray_wr[0]
.sym 12077 rx_fifo.rd_addr_gray[0]
.sym 12082 rx_fifo.rd_addr_gray_wr[1]
.sym 12108 rx_fifo.rd_addr_gray_wr[8]
.sym 12110 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12115 channel
.sym 12119 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12124 w_tx_data_io[2]
.sym 12125 rx_fifo.wr_addr[2]
.sym 12126 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 12127 rx_fifo.wr_addr[3]
.sym 12129 w_rx_fifo_push
.sym 12130 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 12134 rx_fifo.wr_addr[0]
.sym 12135 w_rx_09_fifo_push
.sym 12146 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 12158 rx_fifo.rd_addr_gray[1]
.sym 12206 rx_fifo.rd_addr_gray[1]
.sym 12233 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12248 rx_fifo.rd_addr[8]
.sym 12309 smi_ctrl_ins.soe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$SB_IO_IN
.sym 12316 $PACKER_VCC_NET
.sym 12320 w_smi_data_output[7]
.sym 12321 w_smi_data_output[0]
.sym 12323 i_smi_a2$SB_IO_IN
.sym 12324 smi_ctrl_ins.soe_and_reset
.sym 12331 i_smi_a2$SB_IO_IN
.sym 12332 $PACKER_VCC_NET
.sym 12335 w_tx_fifo_data[17]
.sym 12336 w_tx_fifo_data[23]
.sym 12337 w_tx_fifo_data[14]
.sym 12338 w_tx_fifo_data[22]
.sym 12339 w_tx_fifo_data[20]
.sym 12341 w_tx_fifo_data[21]
.sym 12342 w_tx_fifo_data[31]
.sym 12362 smi_ctrl_ins.soe_and_reset
.sym 12367 w_smi_data_input[4]
.sym 12369 w_smi_data_input[7]
.sym 12377 w_smi_data_input[4]
.sym 12381 tx_fifo.rd_addr_gray_wr_r[7]
.sym 12382 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 12383 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 12384 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 12385 w_smi_data_input[3]
.sym 12386 w_smi_data_input[6]
.sym 12388 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 12389 w_smi_data_input[0]
.sym 12390 $PACKER_VCC_NET
.sym 12392 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 12396 smi_ctrl_ins.modem_tx_ctrl
.sym 12405 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 12407 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12412 $PACKER_VCC_NET
.sym 12416 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 12417 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 12418 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 12419 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 12422 w_smi_data_input[6]
.sym 12429 w_smi_data_input[4]
.sym 12435 smi_ctrl_ins.modem_tx_ctrl
.sym 12442 w_smi_data_input[0]
.sym 12447 w_smi_data_input[3]
.sym 12452 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 12454 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12455 tx_fifo.rd_addr_gray_wr_r[7]
.sym 12456 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 12457 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12458 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12459 w_smi_data_input[3]
.sym 12463 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 12464 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 12465 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 12466 w_tx_fifo_full
.sym 12467 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 12468 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 12469 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12470 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12474 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12475 tx_fifo.wr_addr[3]
.sym 12476 w_tx_fifo_data[12]
.sym 12477 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 12480 w_tx_fifo_data[19]
.sym 12481 tx_fifo.wr_addr[7]
.sym 12482 w_tx_fifo_data[17]
.sym 12483 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 12484 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 12487 w_smi_data_output[3]
.sym 12488 w_smi_data_input[6]
.sym 12492 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 12493 w_tx_fifo_data[31]
.sym 12495 w_smi_data_input[3]
.sym 12498 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 12499 w_tx_fifo_data[23]
.sym 12502 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12504 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12505 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 12507 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12508 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 12512 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12515 i_rst_b$SB_IO_IN
.sym 12518 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12519 w_tx_fifo_data[22]
.sym 12520 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12522 w_tx_fifo_data[20]
.sym 12523 lvds_tx_inst.r_fifo_data[12]
.sym 12524 $PACKER_VCC_NET
.sym 12526 w_tx_fifo_data[21]
.sym 12528 lvds_tx_inst.r_fifo_data[15]
.sym 12541 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 12542 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12544 w_smi_data_input[4]
.sym 12545 w_smi_data_input[0]
.sym 12550 tx_fifo.rd_addr_gray_wr_r[8]
.sym 12551 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12553 w_smi_data_input[3]
.sym 12554 w_smi_data_input[2]
.sym 12557 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 12558 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 12560 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 12564 tx_fifo.rd_addr_gray_wr_r[9]
.sym 12565 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 12566 $PACKER_VCC_NET
.sym 12574 $PACKER_VCC_NET
.sym 12579 tx_fifo.rd_addr_gray_wr_r[8]
.sym 12580 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 12581 tx_fifo.rd_addr_gray_wr_r[9]
.sym 12582 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12588 w_smi_data_input[0]
.sym 12592 w_smi_data_input[4]
.sym 12597 w_smi_data_input[3]
.sym 12604 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 12606 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12612 w_smi_data_input[2]
.sym 12615 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 12617 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 12619 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 12620 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12621 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12622 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 12623 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 12624 tx_fifo.rd_addr_gray_wr_r[2]
.sym 12625 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 12626 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12627 smi_ctrl_ins.soe_and_reset
.sym 12628 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12635 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12636 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12637 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12639 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12641 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 12642 w_smi_data_input[5]
.sym 12643 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 12645 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 12647 smi_ctrl_ins.tx_reg_state[0]
.sym 12648 i_rst_b$SB_IO_IN
.sym 12649 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 12652 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12653 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 12654 w_tx_fifo_data[18]
.sym 12655 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 12657 tx_fifo.rd_addr[1]
.sym 12666 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 12672 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 12673 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 12674 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12675 w_smi_data_input[5]
.sym 12676 w_smi_data_input[2]
.sym 12681 w_smi_data_input[6]
.sym 12687 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 12693 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 12697 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 12703 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 12711 w_smi_data_input[5]
.sym 12714 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 12720 w_smi_data_input[2]
.sym 12727 w_smi_data_input[6]
.sym 12733 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 12740 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 12742 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12743 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12744 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 12746 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12747 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12748 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 12749 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 12750 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 12751 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 12752 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 12754 smi_ctrl_ins.soe_and_reset
.sym 12756 w_fetch
.sym 12757 tx_fifo.wr_addr[2]
.sym 12758 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 12759 w_smi_data_input[7]
.sym 12760 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 12761 w_tx_fifo_data[13]
.sym 12762 smi_ctrl_ins.modem_tx_ctrl
.sym 12763 w_smi_data_input[5]
.sym 12764 tx_fifo.rd_addr_gray_wr[1]
.sym 12765 tx_fifo.wr_addr[4]
.sym 12766 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 12767 w_tx_fifo_data[3]
.sym 12768 tx_fifo.rd_addr_gray_wr_r[2]
.sym 12769 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 12770 tx_fifo.rd_addr[2]
.sym 12772 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 12774 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12776 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 12778 tx_fifo.rd_addr[6]
.sym 12779 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 12780 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12787 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 12790 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12791 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12795 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12796 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12797 lvds_tx_inst.r_fifo_data[9]
.sym 12798 lvds_tx_inst.r_fifo_data[12]
.sym 12799 lvds_tx_inst.r_fifo_data[8]
.sym 12800 w_smi_data_input[1]
.sym 12805 lvds_tx_inst.r_fifo_data[15]
.sym 12809 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 12810 lvds_tx_inst.r_fifo_data[13]
.sym 12811 lvds_tx_inst.r_fifo_data[11]
.sym 12813 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 12825 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 12826 lvds_tx_inst.r_fifo_data[8]
.sym 12827 lvds_tx_inst.r_fifo_data[12]
.sym 12828 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12834 w_smi_data_input[1]
.sym 12843 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12844 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12845 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12846 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12849 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 12850 lvds_tx_inst.r_fifo_data[11]
.sym 12851 lvds_tx_inst.r_fifo_data[15]
.sym 12852 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12861 lvds_tx_inst.r_fifo_data[13]
.sym 12862 lvds_tx_inst.r_fifo_data[9]
.sym 12863 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 12864 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12865 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 12866 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12867 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12868 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 12869 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 12870 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12871 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 12872 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 12873 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12874 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12875 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12882 w_tx_fifo_pulled_data[13]
.sym 12884 w_tx_fifo_data[27]
.sym 12890 tx_fifo.wr_addr[9]
.sym 12892 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12893 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 12895 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 12896 tx_fifo.rd_addr[2]
.sym 12897 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 12900 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 12902 tx_fifo.rd_addr[0]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12910 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12911 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12912 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 12915 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 12918 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12919 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 12920 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 12923 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 12926 tx_fifo.rd_addr[0]
.sym 12927 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12929 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 12933 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 12934 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 12935 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12945 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 12950 tx_fifo.rd_addr[0]
.sym 12954 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 12960 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12961 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12962 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12963 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12968 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12972 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 12973 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 12974 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 12975 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 12978 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12984 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 12988 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 12989 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12990 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12992 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 12993 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12995 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12996 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 12997 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 12998 tx_fifo.wr_addr_gray_rd[8]
.sym 13002 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13003 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13004 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 13005 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 13006 w_smi_data_input[0]
.sym 13007 tx_fifo.rd_addr[0]
.sym 13008 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 13009 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13011 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13014 w_tx_fifo_data[16]
.sym 13016 tx_fifo.rd_addr[6]
.sym 13018 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13019 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13020 w_rx_09_fifo_data[14]
.sym 13021 $PACKER_VCC_NET
.sym 13022 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13023 tx_fifo.rd_addr[7]
.sym 13024 tx_fifo.rd_addr[2]
.sym 13025 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13026 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13032 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 13036 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 13037 tx_fifo.rd_addr[5]
.sym 13038 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 13040 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 13041 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 13042 tx_fifo.rd_addr[6]
.sym 13044 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 13046 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 13047 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 13052 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 13054 tx_fifo.rd_addr_gray[8]
.sym 13056 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13059 tx_fifo.rd_addr_gray[1]
.sym 13060 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 13065 tx_fifo.rd_addr_gray[1]
.sym 13073 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13079 tx_fifo.rd_addr_gray[8]
.sym 13083 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 13085 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 13089 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 13090 tx_fifo.rd_addr[6]
.sym 13092 tx_fifo.rd_addr[5]
.sym 13095 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 13096 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 13101 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 13103 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 13107 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 13108 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 13109 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 13110 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 13112 r_counter_$glb_clk
.sym 13114 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13115 smi_ctrl_ins.swe_and_reset
.sym 13116 tx_fifo.rd_addr[7]
.sym 13117 tx_fifo.rd_addr_gray[1]
.sym 13118 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 13119 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 13120 tx_fifo.rd_addr_gray[8]
.sym 13121 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 13125 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13131 w_rx_fifo_pulled_data[13]
.sym 13132 w_rx_fifo_pulled_data[15]
.sym 13133 w_tx_fifo_empty
.sym 13134 rx_fifo.rd_data_o[29]
.sym 13135 w_rx_fifo_pulled_data[16]
.sym 13136 tx_fifo.wr_addr_gray_rd[3]
.sym 13137 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13138 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13139 spi_if_ins.r_tx_data_valid
.sym 13140 i_rst_b$SB_IO_IN
.sym 13141 channel
.sym 13142 w_rx_09_fifo_data[18]
.sym 13143 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13144 lvds_tx_inst.r_phase_count[1]
.sym 13146 w_rx_09_fifo_data[19]
.sym 13147 w_rx_fifo_data[18]
.sym 13149 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 13155 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 13157 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13160 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 13162 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13165 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13170 tx_fifo.wr_addr_gray_rd[8]
.sym 13173 i_rst_b$SB_IO_IN
.sym 13180 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 13185 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 13194 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 13195 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 13196 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13197 i_rst_b$SB_IO_IN
.sym 13203 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13207 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 13208 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 13209 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13214 tx_fifo.wr_addr_gray_rd[8]
.sym 13219 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13221 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 13224 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 13225 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13226 i_rst_b$SB_IO_IN
.sym 13235 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13237 w_rx_fifo_data[23]
.sym 13238 w_rx_24_fifo_data[25]
.sym 13239 w_rx_24_fifo_data[21]
.sym 13240 w_rx_24_fifo_data[22]
.sym 13241 w_rx_fifo_data[14]
.sym 13242 w_rx_24_fifo_data[16]
.sym 13243 w_rx_24_fifo_data[24]
.sym 13244 w_rx_24_fifo_data[23]
.sym 13247 channel
.sym 13250 w_rx_fifo_pulled_data[14]
.sym 13251 rx_fifo.rd_data_o[30]
.sym 13253 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13255 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13256 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13257 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 13258 w_rx_fifo_pulled_data[17]
.sym 13259 rx_fifo.rd_data_o[28]
.sym 13260 w_rx_fifo_data[12]
.sym 13261 tx_fifo.rd_addr[7]
.sym 13262 w_fetch
.sym 13265 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13269 w_rx_fifo_data[22]
.sym 13280 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13286 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13287 w_rx_09_fifo_data[22]
.sym 13288 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13293 w_rx_09_fifo_data[30]
.sym 13296 w_rx_24_fifo_data[18]
.sym 13299 w_rx_24_fifo_data[30]
.sym 13300 i_rst_b$SB_IO_IN
.sym 13302 w_rx_09_fifo_data[18]
.sym 13305 w_rx_24_fifo_data[22]
.sym 13307 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13308 channel
.sym 13309 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13311 w_rx_24_fifo_data[22]
.sym 13312 channel
.sym 13313 w_rx_09_fifo_data[22]
.sym 13324 w_rx_09_fifo_data[18]
.sym 13325 w_rx_24_fifo_data[18]
.sym 13326 channel
.sym 13329 channel
.sym 13330 w_rx_09_fifo_data[30]
.sym 13331 w_rx_24_fifo_data[30]
.sym 13350 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13354 i_rst_b$SB_IO_IN
.sym 13355 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13356 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13358 r_counter_$glb_clk
.sym 13359 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13360 w_rx_24_fifo_data[28]
.sym 13361 w_rx_24_fifo_data[19]
.sym 13362 w_rx_24_fifo_data[18]
.sym 13363 w_rx_24_fifo_data[20]
.sym 13364 w_rx_24_fifo_data[17]
.sym 13365 w_rx_24_fifo_data[30]
.sym 13366 w_rx_24_fifo_data[31]
.sym 13367 w_rx_24_fifo_data[29]
.sym 13372 tx_fifo.rd_addr_gray_wr_r[9]
.sym 13373 w_rx_fifo_pulled_data[12]
.sym 13374 rx_fifo.rd_data_o[31]
.sym 13376 w_rx_fifo_data[20]
.sym 13379 w_rx_fifo_data[23]
.sym 13380 w_rx_fifo_data[30]
.sym 13382 w_rx_24_fifo_data[14]
.sym 13383 w_rx_09_fifo_data[16]
.sym 13385 w_rx_09_fifo_data[21]
.sym 13386 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13388 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13389 lvds_rx_09_inst.o_fifo_data[31]
.sym 13390 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13391 i_rst_b$SB_IO_IN
.sym 13392 spi_if_ins.spi.r3_rx_done
.sym 13395 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13401 w_rx_09_fifo_data[15]
.sym 13405 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13410 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13411 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13412 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13413 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13414 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13417 spi_if_ins.state_if[1]
.sym 13419 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13420 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13425 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13426 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13427 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13428 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13429 spi_if_ins.state_if[0]
.sym 13430 channel
.sym 13431 w_rx_24_fifo_data[15]
.sym 13432 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13434 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13435 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13436 spi_if_ins.state_if[1]
.sym 13437 spi_if_ins.state_if[0]
.sym 13446 spi_if_ins.state_if[1]
.sym 13447 spi_if_ins.state_if[0]
.sym 13449 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13452 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13453 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13454 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13455 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13458 spi_if_ins.state_if[1]
.sym 13461 spi_if_ins.state_if[0]
.sym 13465 w_rx_09_fifo_data[15]
.sym 13466 w_rx_24_fifo_data[15]
.sym 13467 channel
.sym 13470 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13476 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13477 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13478 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13479 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13480 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13483 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13484 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13485 spi_if_ins.spi.r3_rx_done
.sym 13486 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 13487 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13488 w_rx_fifo_data[31]
.sym 13489 w_rx_fifo_data[29]
.sym 13490 w_rx_fifo_data[21]
.sym 13497 w_rx_24_fifo_data[26]
.sym 13499 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13500 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 13501 rx_fifo.wr_addr[6]
.sym 13502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13503 w_rx_24_fifo_data[15]
.sym 13504 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 13505 w_rx_24_fifo_data[27]
.sym 13506 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 13509 channel
.sym 13510 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13513 $PACKER_VCC_NET
.sym 13514 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13516 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13518 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13529 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13532 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 13534 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 13535 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 13536 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13537 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13538 rx_fifo.rd_addr_gray_wr[4]
.sym 13540 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13546 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13549 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13553 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 13554 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13555 rx_fifo.rd_addr_gray[4]
.sym 13557 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13560 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13563 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13564 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13565 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 13566 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13576 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 13577 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 13578 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 13587 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13589 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13590 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13593 rx_fifo.rd_addr_gray[4]
.sym 13601 rx_fifo.rd_addr_gray_wr[4]
.sym 13604 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13606 spi_if_ins.spi.r_tx_byte[6]
.sym 13608 spi_if_ins.spi.r_tx_byte[1]
.sym 13609 spi_if_ins.spi.r_tx_byte[5]
.sym 13610 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13612 spi_if_ins.spi.r_tx_byte[7]
.sym 13613 spi_if_ins.spi.r_tx_byte[2]
.sym 13618 rx_fifo.rd_addr[9]
.sym 13619 w_rx_fifo_data[29]
.sym 13620 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 13621 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13623 w_rx_fifo_data[21]
.sym 13625 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13626 rx_fifo.wr_addr[3]
.sym 13627 rx_fifo.wr_addr[0]
.sym 13628 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 13630 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13631 i_rst_b$SB_IO_IN
.sym 13632 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 13634 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13635 spi_if_ins.r_tx_byte[0]
.sym 13636 w_rx_fifo_push
.sym 13637 channel
.sym 13639 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 13640 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13641 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 13647 i_rst_b$SB_IO_IN
.sym 13648 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13650 spi_if_ins.spi.r_tx_byte[4]
.sym 13651 spi_if_ins.r_tx_byte[0]
.sym 13652 spi_if_ins.r_tx_byte[4]
.sym 13655 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13658 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13659 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 13660 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13662 spi_if_ins.r_tx_byte[3]
.sym 13665 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13666 i_button_SB_LUT4_I0_I1[0]
.sym 13669 spi_if_ins.spi.r_tx_byte[0]
.sym 13670 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13674 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13682 spi_if_ins.r_tx_byte[3]
.sym 13686 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13687 i_rst_b$SB_IO_IN
.sym 13688 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13689 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13692 i_rst_b$SB_IO_IN
.sym 13693 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13694 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13698 spi_if_ins.r_tx_byte[4]
.sym 13705 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13710 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13711 spi_if_ins.spi.r_tx_byte[0]
.sym 13712 spi_if_ins.spi.r_tx_byte[4]
.sym 13716 spi_if_ins.r_tx_byte[0]
.sym 13722 i_button_SB_LUT4_I0_I1[0]
.sym 13724 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 13726 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13731 w_cs[2]
.sym 13732 i_button_SB_LUT4_I0_I1[0]
.sym 13733 w_cs[3]
.sym 13735 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13741 rx_fifo.rd_addr[7]
.sym 13742 rx_fifo.wr_addr[0]
.sym 13743 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13746 rx_fifo.rd_addr[7]
.sym 13747 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13748 rx_fifo.wr_addr[3]
.sym 13749 rx_fifo.wr_addr[9]
.sym 13752 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 13753 w_tx_fifo_full
.sym 13754 w_cs[0]
.sym 13755 w_fetch
.sym 13756 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13760 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13762 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13770 i_glob_clock$SB_IO_IN
.sym 13772 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13778 w_cs[0]
.sym 13779 w_fetch
.sym 13780 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 13781 r_tx_data_SB_DFFE_Q_E
.sym 13783 w_load
.sym 13784 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13786 w_cs[1]
.sym 13788 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13790 w_cs[3]
.sym 13791 i_rst_b$SB_IO_IN
.sym 13792 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 13794 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13795 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 13796 w_cs[2]
.sym 13799 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 13800 w_tx_data_sys[0]
.sym 13803 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13804 i_rst_b$SB_IO_IN
.sym 13805 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 13809 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13811 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13812 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13815 w_cs[1]
.sym 13816 w_cs[0]
.sym 13817 w_cs[3]
.sym 13818 w_cs[2]
.sym 13827 w_fetch
.sym 13828 w_cs[2]
.sym 13829 w_load
.sym 13830 i_rst_b$SB_IO_IN
.sym 13833 w_cs[0]
.sym 13834 w_cs[3]
.sym 13835 w_cs[2]
.sym 13836 w_cs[1]
.sym 13839 w_cs[1]
.sym 13840 w_cs[0]
.sym 13841 w_cs[3]
.sym 13842 w_cs[2]
.sym 13845 w_tx_data_sys[0]
.sym 13846 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 13847 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 13848 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 13849 r_tx_data_SB_DFFE_Q_E
.sym 13850 i_glob_clock$SB_IO_IN
.sym 13853 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 13854 spi_if_ins.r_tx_byte[0]
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13856 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 13857 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 13864 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13866 $PACKER_VCC_NET
.sym 13872 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 13873 w_rx_fifo_data[15]
.sym 13876 w_cs[2]
.sym 13877 i_rst_b$SB_IO_IN
.sym 13878 w_load
.sym 13879 channel
.sym 13880 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13881 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13882 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13883 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13884 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13885 w_cs[1]
.sym 13886 w_tx_data_sys[0]
.sym 13887 w_tx_data_smi[1]
.sym 13896 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13897 w_lvds_rx_24_d0
.sym 13898 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 13901 i_rst_b$SB_IO_IN
.sym 13904 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13907 w_lvds_rx_24_d1
.sym 13909 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13912 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13913 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 13916 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13917 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13920 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13922 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 13932 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13934 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 13938 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 13940 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 13944 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 13946 i_rst_b$SB_IO_IN
.sym 13950 w_lvds_rx_24_d0
.sym 13953 w_lvds_rx_24_d1
.sym 13958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13968 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13969 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13970 i_rst_b$SB_IO_IN
.sym 13971 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13973 r_counter_$glb_clk
.sym 13974 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 13975 w_cs[0]
.sym 13976 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13977 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 13981 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13982 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13983 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13989 w_load
.sym 13990 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13993 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 13994 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13995 rx_fifo.wr_addr[4]
.sym 13996 rx_fifo.wr_addr[0]
.sym 13997 rx_fifo.wr_addr[6]
.sym 13998 w_ioc[1]
.sym 14002 w_rx_fifo_push
.sym 14005 channel
.sym 14006 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 14007 w_tx_data_smi[2]
.sym 14010 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14025 w_tx_fifo_full
.sym 14030 w_rx_fifo_empty
.sym 14032 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 14034 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14035 w_fetch
.sym 14036 w_cs[2]
.sym 14037 i_rst_b$SB_IO_IN
.sym 14045 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 14046 channel
.sym 14052 channel
.sym 14061 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 14062 w_fetch
.sym 14063 w_cs[2]
.sym 14064 i_rst_b$SB_IO_IN
.sym 14070 w_tx_fifo_full
.sym 14093 w_rx_fifo_empty
.sym 14095 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14097 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 14102 w_tx_data_io[2]
.sym 14112 rx_fifo.wr_addr[9]
.sym 14113 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14117 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 14119 rx_fifo.rd_addr[9]
.sym 14121 rx_fifo.wr_addr[3]
.sym 14123 i_rst_b$SB_IO_IN
.sym 14128 w_rx_fifo_push
.sym 14133 channel
.sym 14139 w_rx_24_fifo_push
.sym 14140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 14142 channel
.sym 14143 w_rx_09_fifo_push
.sym 14166 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 14204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 14215 w_rx_24_fifo_push
.sym 14216 channel
.sym 14217 w_rx_09_fifo_push
.sym 14218 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 14219 r_counter_$glb_clk
.sym 14220 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14229 w_fetch
.sym 14236 rx_fifo.wr_addr[4]
.sym 14238 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 14239 o_shdn_tx_lna$SB_IO_OUT
.sym 14249 i_rst_b$SB_IO_IN
.sym 14270 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14289 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 14293 w_rx_data[0]
.sym 14316 w_rx_data[0]
.sym 14339 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14341 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 14342 r_counter_$glb_clk
.sym 14344 i_rst_b$SB_IO_IN
.sym 14353 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14365 i_rst_b$SB_IO_IN
.sym 14367 channel
.sym 14375 w_rx_data[0]
.sym 14388 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14405 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14414 i_rst_b$SB_IO_IN
.sym 14418 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$SB_IO_IN
.sym 14425 $PACKER_VCC_NET
.sym 14428 w_smi_data_output[3]
.sym 14430 $PACKER_VCC_NET
.sym 14435 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O
.sym 14436 i_smi_a2$SB_IO_IN
.sym 14444 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 14445 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14446 tx_fifo.wr_addr_gray[5]
.sym 14447 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 14448 tx_fifo.wr_addr[3]
.sym 14449 tx_fifo.wr_addr_gray[6]
.sym 14450 tx_fifo.wr_addr[7]
.sym 14451 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O
.sym 14458 smi_ctrl_ins.swe_and_reset
.sym 14463 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14474 i_rst_b$SB_IO_IN
.sym 14478 w_smi_data_output[5]
.sym 14488 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 14489 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 14494 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 14502 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 14508 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 14510 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 14512 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 14513 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 14521 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 14525 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 14532 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 14540 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 14544 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 14555 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 14563 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 14565 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 14566 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 14567 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 14568 i_smi_swe_srw$SB_IO_IN
.sym 14573 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14574 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14575 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14576 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14577 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14578 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14579 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14582 w_tx_fifo_full
.sym 14584 smi_ctrl_ins.tx_reg_state[0]
.sym 14585 tx_fifo.wr_addr[7]
.sym 14587 w_tx_fifo_data[1]
.sym 14588 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14590 w_tx_fifo_data[14]
.sym 14591 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 14593 w_tx_fifo_data[25]
.sym 14594 i_rst_b$SB_IO_IN
.sym 14601 w_smi_data_input[7]
.sym 14602 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 14604 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 14606 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 14609 tx_fifo.wr_addr_gray[5]
.sym 14613 tx_fifo.wr_addr[3]
.sym 14614 i_smi_soe_se$SB_IO_IN
.sym 14615 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 14616 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14617 tx_fifo.wr_addr[7]
.sym 14620 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 14624 w_tx_fifo_full
.sym 14626 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14631 i_smi_swe_srw$SB_IO_IN
.sym 14635 tx_fifo.rd_addr_gray_wr_r[7]
.sym 14636 tx_fifo.rd_addr_gray_wr[2]
.sym 14637 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14638 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 14641 $PACKER_VCC_NET
.sym 14649 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14651 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 14652 w_tx_fifo_full
.sym 14653 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14655 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14656 i_rst_b$SB_IO_IN
.sym 14657 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 14658 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14659 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14660 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 14661 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14662 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14663 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 14664 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14666 tx_fifo.rd_addr_gray_wr_r[7]
.sym 14668 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14670 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14671 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14672 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14678 smi_ctrl_ins.tx_reg_state[0]
.sym 14679 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14680 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14682 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14683 tx_fifo.rd_addr_gray_wr_r[7]
.sym 14684 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14685 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14688 i_rst_b$SB_IO_IN
.sym 14691 smi_ctrl_ins.tx_reg_state[0]
.sym 14695 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14697 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14700 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14701 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14702 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 14703 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14706 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14708 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14712 w_tx_fifo_full
.sym 14713 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14714 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14715 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 14718 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14719 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14720 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 14721 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14725 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 14726 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 14729 r_counter_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 14732 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 14733 tx_fifo.wr_addr[5]
.sym 14734 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14735 tx_fifo.wr_addr[2]
.sym 14736 tx_fifo.wr_addr[6]
.sym 14737 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14738 tx_fifo.wr_addr[4]
.sym 14739 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14747 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 14750 tx_fifo.rd_addr[2]
.sym 14751 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 14752 tx_fifo.rd_addr[1]
.sym 14753 tx_fifo.rd_addr[6]
.sym 14756 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 14758 tx_fifo.wr_addr[6]
.sym 14759 tx_fifo.wr_addr[9]
.sym 14760 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14761 $PACKER_VCC_NET
.sym 14762 tx_fifo.wr_addr[4]
.sym 14772 tx_fifo.rd_addr_gray_wr[1]
.sym 14774 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14775 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 14777 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14778 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14779 w_smi_data_input[7]
.sym 14781 i_smi_soe_se$SB_IO_IN
.sym 14782 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 14783 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14785 smi_ctrl_ins.tx_reg_state[2]
.sym 14787 w_tx_fifo_push
.sym 14789 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14794 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14799 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14800 i_rst_b$SB_IO_IN
.sym 14801 tx_fifo.rd_addr_gray_wr[2]
.sym 14806 w_smi_data_input[7]
.sym 14807 smi_ctrl_ins.tx_reg_state[2]
.sym 14808 i_rst_b$SB_IO_IN
.sym 14811 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 14812 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14813 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 14814 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14819 tx_fifo.rd_addr_gray_wr[2]
.sym 14824 tx_fifo.rd_addr_gray_wr[1]
.sym 14829 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14831 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14835 i_rst_b$SB_IO_IN
.sym 14838 i_smi_soe_se$SB_IO_IN
.sym 14841 w_tx_fifo_push
.sym 14842 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14843 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14844 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14852 r_counter_$glb_clk
.sym 14854 tx_fifo.wr_addr[9]
.sym 14855 tx_fifo.wr_addr_gray[8]
.sym 14856 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 14857 tx_fifo.wr_addr_gray[2]
.sym 14858 tx_fifo.wr_addr_gray[4]
.sym 14860 tx_fifo.wr_addr_gray[3]
.sym 14861 tx_fifo.wr_addr[8]
.sym 14866 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14867 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14868 i_rst_b$SB_IO_IN
.sym 14869 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14870 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 14871 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 14872 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14873 smi_ctrl_ins.tx_reg_state[2]
.sym 14875 w_tx_fifo_push
.sym 14876 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 14877 tx_fifo.wr_addr[5]
.sym 14878 tx_fifo.rd_addr[5]
.sym 14880 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14881 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14882 tx_fifo.wr_addr[2]
.sym 14883 tx_fifo.wr_addr_gray[3]
.sym 14884 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 14885 i_ss$SB_IO_IN
.sym 14886 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14887 tx_fifo.rd_addr[7]
.sym 14888 tx_fifo.wr_addr[4]
.sym 14889 tx_fifo.wr_addr_gray[8]
.sym 14910 tx_fifo.rd_addr[1]
.sym 14912 tx_fifo.rd_addr[0]
.sym 14913 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14917 tx_fifo.rd_addr[5]
.sym 14919 tx_fifo.rd_addr[7]
.sym 14920 tx_fifo.rd_addr[0]
.sym 14921 tx_fifo.rd_addr[6]
.sym 14925 tx_fifo.rd_addr[2]
.sym 14926 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 14927 $nextpnr_ICESTORM_LC_4$O
.sym 14929 tx_fifo.rd_addr[0]
.sym 14933 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 14935 tx_fifo.rd_addr[1]
.sym 14937 tx_fifo.rd_addr[0]
.sym 14939 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 14941 tx_fifo.rd_addr[2]
.sym 14943 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 14945 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 14947 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 14949 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 14951 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 14954 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14955 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 14957 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 14959 tx_fifo.rd_addr[5]
.sym 14961 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 14963 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 14965 tx_fifo.rd_addr[6]
.sym 14967 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 14969 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 14972 tx_fifo.rd_addr[7]
.sym 14973 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 14977 tx_fifo.rd_addr_gray[6]
.sym 14978 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 14979 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14980 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14981 tx_fifo.rd_addr_gray[7]
.sym 14982 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 14983 tx_fifo.rd_addr[5]
.sym 14984 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14987 w_rx_09_fifo_data[29]
.sym 14989 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14991 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 14992 w_tx_fifo_pull
.sym 14993 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14994 tx_fifo.wr_addr[8]
.sym 14995 lvds_tx_inst.r_fifo_data[12]
.sym 14996 tx_fifo.rd_addr[6]
.sym 14997 lvds_tx_inst.r_fifo_data[15]
.sym 14999 tx_fifo.rd_addr[2]
.sym 15000 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15003 w_tx_fifo_pull
.sym 15005 tx_fifo.rd_addr[7]
.sym 15010 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15011 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15012 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15013 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 15020 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 15021 w_tx_fifo_pull
.sym 15024 w_smi_data_input[0]
.sym 15025 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15026 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15027 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15028 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15029 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15030 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 15031 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 15032 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15033 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15034 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15040 tx_fifo.wr_addr_gray_rd_r[9]
.sym 15050 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 15052 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15054 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 15058 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15060 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 15063 tx_fifo.wr_addr_gray_rd_r[9]
.sym 15065 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15066 w_tx_fifo_pull
.sym 15072 w_smi_data_input[0]
.sym 15076 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 15077 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 15078 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15083 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15084 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15087 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15088 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 15093 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15094 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15097 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 15098 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 15099 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15100 tx_fifo.wr_addr_gray_rd[3]
.sym 15101 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15102 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 15103 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15104 tx_fifo.wr_addr_gray_rd[8]
.sym 15105 tx_fifo.wr_addr_gray_rd[2]
.sym 15106 tx_fifo.wr_addr_gray_rd[6]
.sym 15107 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15111 i_rst_b$SB_IO_IN
.sym 15113 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15114 tx_fifo.rd_addr[1]
.sym 15115 w_rx_fifo_data[13]
.sym 15116 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 15117 w_tx_fifo_data[18]
.sym 15123 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 15124 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15126 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15127 lvds_tx_inst.r_fifo_data[5]
.sym 15128 i_smi_swe_srw$SB_IO_IN
.sym 15129 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 15130 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 15132 tx_fifo.rd_addr[5]
.sym 15133 tx_fifo.rd_addr[7]
.sym 15135 $PACKER_VCC_NET
.sym 15141 w_tx_fifo_empty
.sym 15143 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 15145 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 15146 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15150 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 15151 tx_fifo.rd_addr[7]
.sym 15153 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 15156 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 15158 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15159 lvds_tx_inst.r_phase_count[1]
.sym 15162 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 15164 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 15166 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15167 tx_fifo.rd_addr[6]
.sym 15169 tx_fifo.wr_addr_gray_rd[8]
.sym 15171 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 15180 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15181 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 15182 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15183 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 15188 lvds_tx_inst.r_phase_count[1]
.sym 15198 w_tx_fifo_empty
.sym 15199 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 15200 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15201 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 15204 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 15205 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 15206 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 15207 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 15211 tx_fifo.rd_addr[7]
.sym 15213 tx_fifo.rd_addr[6]
.sym 15216 tx_fifo.wr_addr_gray_rd[8]
.sym 15221 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15222 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15223 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15224 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 15225 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15226 tx_fifo.wr_addr_gray_rd_r[0]
.sym 15227 tx_fifo.wr_addr_gray_rd[7]
.sym 15228 tx_fifo.wr_addr_gray_rd[1]
.sym 15229 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15230 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15231 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15235 tx_fifo.rd_addr[2]
.sym 15236 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 15239 w_rx_fifo_pulled_data[23]
.sym 15240 w_tx_fifo_pull
.sym 15241 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 15242 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15244 tx_fifo.rd_addr[1]
.sym 15245 tx_fifo.rd_addr[6]
.sym 15246 w_rx_fifo_pulled_data[20]
.sym 15247 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 15249 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 15253 $PACKER_VCC_NET
.sym 15254 w_rx_24_fifo_data[25]
.sym 15255 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15256 tx_fifo.wr_addr_gray_rd_r[9]
.sym 15265 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15266 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15272 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15273 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15276 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15279 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15282 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15283 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15285 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 15286 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15288 i_smi_swe_srw$SB_IO_IN
.sym 15290 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15292 i_rst_b$SB_IO_IN
.sym 15295 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15298 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15303 i_rst_b$SB_IO_IN
.sym 15305 i_smi_swe_srw$SB_IO_IN
.sym 15311 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15315 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15316 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15321 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 15322 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15323 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15324 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15327 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15328 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15329 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15330 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15334 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 15339 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15340 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15341 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15343 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15344 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15345 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15346 w_rx_fifo_data[16]
.sym 15347 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 15348 w_rx_fifo_data[28]
.sym 15349 spi_if_ins.spi.r2_rx_done
.sym 15350 tx_fifo.rd_addr_gray_wr_r[9]
.sym 15351 w_rx_fifo_data[20]
.sym 15352 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 15353 tx_fifo.rd_addr_gray_wr_r[8]
.sym 15358 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15360 w_tx_fifo_push
.sym 15361 tx_fifo.rd_addr[2]
.sym 15363 tx_fifo.rd_addr[1]
.sym 15365 tx_fifo.rd_addr[0]
.sym 15367 tx_fifo.wr_addr_gray_rd[0]
.sym 15371 tx_fifo.rd_addr[7]
.sym 15372 w_rx_fifo_data[19]
.sym 15375 i_ss$SB_IO_IN
.sym 15378 i_ss$SB_IO_IN
.sym 15380 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15381 tx_fifo.rd_addr_gray_wr[9]
.sym 15390 w_rx_24_fifo_data[20]
.sym 15391 w_rx_09_fifo_data[14]
.sym 15392 w_rx_24_fifo_data[14]
.sym 15394 w_rx_24_fifo_data[23]
.sym 15396 w_rx_24_fifo_data[19]
.sym 15397 w_rx_24_fifo_data[21]
.sym 15398 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15402 channel
.sym 15406 w_rx_24_fifo_data[22]
.sym 15412 w_rx_09_fifo_data[23]
.sym 15415 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15420 w_rx_09_fifo_data[23]
.sym 15421 w_rx_24_fifo_data[23]
.sym 15422 channel
.sym 15426 w_rx_24_fifo_data[23]
.sym 15428 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15434 w_rx_24_fifo_data[19]
.sym 15435 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15438 w_rx_24_fifo_data[20]
.sym 15440 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15444 channel
.sym 15446 w_rx_09_fifo_data[14]
.sym 15447 w_rx_24_fifo_data[14]
.sym 15450 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15452 w_rx_24_fifo_data[14]
.sym 15457 w_rx_24_fifo_data[22]
.sym 15459 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15462 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15464 w_rx_24_fifo_data[21]
.sym 15466 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15467 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15468 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 15471 spi_if_ins.spi.r_rx_bit_count[2]
.sym 15472 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15475 spi_if_ins.spi.r_rx_bit_count[1]
.sym 15476 w_rx_fifo_data[19]
.sym 15479 smi_ctrl_ins.swe_and_reset
.sym 15480 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15482 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 15483 w_rx_fifo_pull
.sym 15484 w_tx_fifo_pull
.sym 15485 tx_fifo.rd_addr[2]
.sym 15486 channel
.sym 15487 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15488 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15489 tx_fifo.rd_addr[6]
.sym 15490 w_rx_fifo_pull
.sym 15491 w_rx_fifo_data[14]
.sym 15493 w_rx_24_fifo_data[17]
.sym 15494 w_rx_24_fifo_data[21]
.sym 15495 spi_if_ins.spi.r2_rx_done
.sym 15497 w_rx_09_fifo_data[20]
.sym 15500 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15501 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 15514 w_rx_24_fifo_data[17]
.sym 15515 w_rx_24_fifo_data[27]
.sym 15518 w_rx_24_fifo_data[28]
.sym 15521 w_rx_24_fifo_data[15]
.sym 15523 w_rx_24_fifo_data[16]
.sym 15525 w_rx_24_fifo_data[26]
.sym 15532 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15536 w_rx_24_fifo_data[18]
.sym 15537 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15541 w_rx_24_fifo_data[29]
.sym 15543 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15545 w_rx_24_fifo_data[26]
.sym 15550 w_rx_24_fifo_data[17]
.sym 15552 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15555 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15557 w_rx_24_fifo_data[16]
.sym 15561 w_rx_24_fifo_data[18]
.sym 15562 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15567 w_rx_24_fifo_data[15]
.sym 15569 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15573 w_rx_24_fifo_data[28]
.sym 15574 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15579 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15581 w_rx_24_fifo_data[29]
.sym 15587 w_rx_24_fifo_data[27]
.sym 15588 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15589 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15590 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15591 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 15592 spi_if_ins.r_tx_byte[1]
.sym 15593 spi_if_ins.r_tx_byte[2]
.sym 15594 spi_if_ins.r_tx_byte[4]
.sym 15595 spi_if_ins.r_tx_byte[7]
.sym 15596 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 15597 spi_if_ins.r_tx_byte[5]
.sym 15598 spi_if_ins.r_tx_byte[6]
.sym 15599 spi_if_ins.r_tx_byte[3]
.sym 15600 i_rst_b$SB_IO_IN
.sym 15603 i_rst_b$SB_IO_IN
.sym 15604 spi_if_ins.r_tx_data_valid
.sym 15605 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15606 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 15607 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15608 lvds_rx_24_inst.r_phase_count[0]
.sym 15609 w_rx_09_fifo_data[19]
.sym 15611 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 15612 channel
.sym 15613 w_rx_fifo_push
.sym 15614 w_rx_fifo_data[18]
.sym 15618 spi_if_ins.w_rx_data[5]
.sym 15619 $PACKER_VCC_NET
.sym 15620 i_sck$SB_IO_IN
.sym 15621 spi_if_ins.w_rx_data[6]
.sym 15624 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15626 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15636 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15640 w_rx_24_fifo_data[29]
.sym 15642 lvds_rx_09_inst.o_fifo_data[31]
.sym 15643 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15646 w_rx_09_fifo_data[21]
.sym 15647 w_rx_24_fifo_data[31]
.sym 15649 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15652 channel
.sym 15654 w_rx_24_fifo_data[21]
.sym 15655 spi_if_ins.spi.r2_rx_done
.sym 15656 i_rst_b$SB_IO_IN
.sym 15659 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15661 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 15662 w_rx_09_fifo_data[29]
.sym 15664 i_rst_b$SB_IO_IN
.sym 15667 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 15669 i_rst_b$SB_IO_IN
.sym 15674 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15678 spi_if_ins.spi.r2_rx_done
.sym 15684 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15685 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15687 i_rst_b$SB_IO_IN
.sym 15693 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15696 w_rx_24_fifo_data[31]
.sym 15698 channel
.sym 15699 lvds_rx_09_inst.o_fifo_data[31]
.sym 15702 w_rx_09_fifo_data[29]
.sym 15703 w_rx_24_fifo_data[29]
.sym 15705 channel
.sym 15708 channel
.sym 15710 w_rx_24_fifo_data[21]
.sym 15711 w_rx_09_fifo_data[21]
.sym 15713 r_counter_$glb_clk
.sym 15715 spi_if_ins.spi.SCKr[1]
.sym 15717 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15718 spi_if_ins.spi.SCKr[2]
.sym 15719 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 15720 spi_if_ins.spi.SCKr[0]
.sym 15721 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15722 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15727 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15729 w_rx_fifo_data[31]
.sym 15731 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15732 w_rx_fifo_data[22]
.sym 15736 w_rx_fifo_pulled_data[19]
.sym 15738 w_rx_fifo_pulled_data[21]
.sym 15739 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15742 rx_fifo.wr_addr[7]
.sym 15744 w_fetch
.sym 15745 $PACKER_VCC_NET
.sym 15747 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 15756 spi_if_ins.r_tx_byte[1]
.sym 15759 spi_if_ins.r_tx_byte[7]
.sym 15760 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15761 spi_if_ins.r_tx_byte[5]
.sym 15762 spi_if_ins.r_tx_byte[6]
.sym 15764 spi_if_ins.spi.r_tx_byte[3]
.sym 15765 spi_if_ins.r_tx_byte[2]
.sym 15767 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15776 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15778 spi_if_ins.spi.r_tx_byte[7]
.sym 15782 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15789 spi_if_ins.r_tx_byte[6]
.sym 15801 spi_if_ins.r_tx_byte[1]
.sym 15807 spi_if_ins.r_tx_byte[5]
.sym 15813 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15814 spi_if_ins.spi.r_tx_byte[3]
.sym 15815 spi_if_ins.spi.r_tx_byte[7]
.sym 15816 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15826 spi_if_ins.r_tx_byte[7]
.sym 15832 spi_if_ins.r_tx_byte[2]
.sym 15835 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15839 $PACKER_VCC_NET
.sym 15840 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15841 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15842 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15843 w_rx_data[2]
.sym 15844 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15851 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15852 w_tx_data_smi[1]
.sym 15854 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 15855 w_rx_fifo_data[17]
.sym 15861 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15862 w_cs[0]
.sym 15863 w_tx_data_io[0]
.sym 15864 w_ioc[0]
.sym 15865 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15866 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 15867 i_button$SB_IO_IN
.sym 15868 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15870 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15872 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15873 $PACKER_VCC_NET
.sym 15879 w_ioc[1]
.sym 15882 spi_if_ins.spi.r_tx_byte[5]
.sym 15889 spi_if_ins.spi.r_tx_byte[1]
.sym 15890 spi_if_ins.w_rx_data[5]
.sym 15891 spi_if_ins.w_rx_data[6]
.sym 15896 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15897 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15899 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15905 i_button_SB_LUT4_I0_I1[0]
.sym 15906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15912 w_ioc[1]
.sym 15913 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15924 spi_if_ins.w_rx_data[5]
.sym 15925 spi_if_ins.w_rx_data[6]
.sym 15930 i_button_SB_LUT4_I0_I1[0]
.sym 15937 spi_if_ins.w_rx_data[6]
.sym 15938 spi_if_ins.w_rx_data[5]
.sym 15948 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15949 spi_if_ins.spi.r_tx_byte[1]
.sym 15951 spi_if_ins.spi.r_tx_byte[5]
.sym 15958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15959 r_counter_$glb_clk
.sym 15960 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15961 int_miso
.sym 15962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 15963 i_button_SB_LUT4_I0_I1[0]
.sym 15965 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 15966 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15967 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15968 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15974 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15977 w_tx_data_smi[2]
.sym 15979 rx_fifo.wr_addr[5]
.sym 15981 rx_fifo.wr_addr[5]
.sym 15982 $PACKER_VCC_NET
.sym 15983 w_ioc[1]
.sym 15984 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15985 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15987 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15988 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15989 w_cs[1]
.sym 15992 w_rx_fifo_push
.sym 15993 w_rx_data[6]
.sym 15994 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 15996 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16005 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16008 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16013 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 16014 w_ioc[1]
.sym 16016 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16018 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16019 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 16022 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 16023 w_tx_data_io[0]
.sym 16024 w_ioc[0]
.sym 16025 r_tx_data[0]
.sym 16026 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 16031 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 16033 w_tx_data_smi[0]
.sym 16041 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 16042 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 16043 w_tx_data_io[0]
.sym 16044 w_tx_data_smi[0]
.sym 16050 r_tx_data[0]
.sym 16056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16059 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16060 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 16061 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 16062 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16065 w_ioc[1]
.sym 16066 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16067 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16068 w_ioc[0]
.sym 16081 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16084 w_tx_data_io[5]
.sym 16086 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16088 w_tx_data_io[7]
.sym 16089 w_tx_data_io[6]
.sym 16090 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16091 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 16098 rx_fifo.wr_addr[7]
.sym 16099 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16101 rx_fifo.wr_addr[7]
.sym 16104 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16105 w_rx_fifo_push
.sym 16107 w_rx_data[6]
.sym 16108 i_button_SB_LUT4_I0_I1[0]
.sym 16112 w_ioc[0]
.sym 16114 w_rx_data[2]
.sym 16118 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16126 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16128 w_fetch
.sym 16129 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 16133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 16134 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16136 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 16138 w_cs[1]
.sym 16140 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16141 w_cs[0]
.sym 16144 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 16145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 16146 w_load
.sym 16147 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16149 w_cs[1]
.sym 16154 i_rst_b$SB_IO_IN
.sym 16158 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 16164 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 16165 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16167 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16170 w_cs[1]
.sym 16171 w_fetch
.sym 16172 i_rst_b$SB_IO_IN
.sym 16173 w_load
.sym 16183 w_cs[1]
.sym 16184 i_rst_b$SB_IO_IN
.sym 16185 w_fetch
.sym 16194 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 16195 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16196 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16197 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 16200 w_fetch
.sym 16201 w_cs[0]
.sym 16203 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16204 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 16205 r_counter_$glb_clk
.sym 16207 io_ctrl_ins.o_pmod[6]
.sym 16208 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16209 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16210 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 16211 io_ctrl_ins.o_pmod[2]
.sym 16212 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 16213 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16214 io_ctrl_ins.o_pmod[1]
.sym 16222 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 16225 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16227 o_led0$SB_IO_OUT
.sym 16230 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16235 i_button_SB_LUT4_I0_I1[1]
.sym 16261 i_button_SB_LUT4_I0_I1[1]
.sym 16266 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16274 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16275 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16278 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16305 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16306 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16308 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16327 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16328 r_counter_$glb_clk
.sym 16329 i_button_SB_LUT4_I0_I1[1]
.sym 16332 io_ctrl_ins.rf_pin_state[3]
.sym 16335 io_ctrl_ins.rf_pin_state[2]
.sym 16344 w_rx_data[1]
.sym 16347 w_load
.sym 16348 w_rx_data[0]
.sym 16351 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16352 w_rx_data[4]
.sym 16354 i_button$SB_IO_IN
.sym 16358 i_config[3]$SB_IO_IN
.sym 16363 w_rx_data[3]
.sym 16373 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16386 w_rx_data[2]
.sym 16440 w_rx_data[2]
.sym 16450 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16451 r_counter_$glb_clk
.sym 16452 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16472 io_ctrl_ins.rf_pin_state[3]
.sym 16482 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16497 smi_ctrl_ins.swe_and_reset
.sym 16521 smi_ctrl_ins.swe_and_reset
.sym 16523 i_rst_b$SB_IO_IN
.sym 16553 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 16554 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16555 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16556 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 16557 smi_ctrl_ins.tx_reg_state[0]
.sym 16558 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 16559 smi_ctrl_ins.tx_reg_state[3]
.sym 16560 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 16563 tx_fifo.wr_addr_gray[6]
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16586 $PACKER_VCC_NET
.sym 16587 w_smi_data_input[7]
.sym 16598 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 16600 i_rst_b$SB_IO_IN
.sym 16601 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16603 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 16608 w_smi_data_input[7]
.sym 16610 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16613 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16616 w_smi_data_input[7]
.sym 16619 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 16621 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16623 smi_ctrl_ins.tx_reg_state[0]
.sym 16624 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16625 smi_ctrl_ins.tx_reg_state[3]
.sym 16626 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 16628 w_smi_data_input[7]
.sym 16629 i_rst_b$SB_IO_IN
.sym 16631 smi_ctrl_ins.tx_reg_state[0]
.sym 16634 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 16635 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16636 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 16637 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 16643 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16646 smi_ctrl_ins.tx_reg_state[3]
.sym 16648 smi_ctrl_ins.tx_reg_state[0]
.sym 16655 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 16659 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16661 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16666 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16670 w_smi_data_input[7]
.sym 16672 smi_ctrl_ins.tx_reg_state[3]
.sym 16674 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16675 r_counter_$glb_clk
.sym 16676 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16677 w_smi_data_input[4]
.sym 16682 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 16683 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16684 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16685 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 16686 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 16687 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 16688 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 16689 int_miso
.sym 16690 $PACKER_VCC_NET
.sym 16691 $PACKER_VCC_NET
.sym 16692 int_miso
.sym 16693 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 16694 smi_ctrl_ins.tx_reg_state[3]
.sym 16701 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 16702 tx_fifo.wr_addr[6]
.sym 16703 tx_fifo.wr_addr[3]
.sym 16705 w_smi_data_input[4]
.sym 16709 tx_fifo.rd_addr_gray_wr_r[4]
.sym 16710 w_smi_data_input[7]
.sym 16723 tx_fifo.wr_addr[3]
.sym 16724 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 16726 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 16727 tx_fifo.wr_addr[7]
.sym 16729 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16731 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16733 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16734 tx_fifo.wr_addr[6]
.sym 16735 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16736 tx_fifo.rd_addr_gray_wr_r[9]
.sym 16740 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 16743 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16746 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16750 i_smi_a2$SB_IO_IN
.sym 16751 w_smi_data_input[4]
.sym 16762 tx_fifo.wr_addr[3]
.sym 16764 tx_fifo.wr_addr[7]
.sym 16765 tx_fifo.wr_addr[4]
.sym 16768 tx_fifo.wr_addr[5]
.sym 16769 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16770 tx_fifo.wr_addr[2]
.sym 16771 tx_fifo.wr_addr[6]
.sym 16772 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16790 $nextpnr_ICESTORM_LC_2$O
.sym 16793 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16796 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16799 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16800 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16802 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16804 tx_fifo.wr_addr[2]
.sym 16806 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16808 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16810 tx_fifo.wr_addr[3]
.sym 16812 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16814 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16816 tx_fifo.wr_addr[4]
.sym 16818 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16820 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16823 tx_fifo.wr_addr[5]
.sym 16824 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16826 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16829 tx_fifo.wr_addr[6]
.sym 16830 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16832 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16834 tx_fifo.wr_addr[7]
.sym 16836 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16840 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 16841 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 16842 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 16843 smi_ctrl_ins.modem_tx_ctrl
.sym 16844 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16845 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16846 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 16847 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16856 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 16857 w_tx_fifo_push
.sym 16860 i_ss$SB_IO_IN
.sym 16862 tx_fifo.rd_addr[7]
.sym 16863 tx_fifo.wr_addr_gray[5]
.sym 16866 tx_fifo.wr_addr[6]
.sym 16867 tx_fifo.wr_addr[8]
.sym 16868 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16869 tx_fifo.wr_addr[9]
.sym 16870 w_tx_fifo_pulled_data[6]
.sym 16872 tx_fifo.rd_addr_gray_wr_r[7]
.sym 16875 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16876 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16881 tx_fifo.wr_addr[9]
.sym 16888 tx_fifo.wr_addr[8]
.sym 16890 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16891 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16892 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16893 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 16894 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 16895 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16908 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16913 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 16915 tx_fifo.wr_addr[8]
.sym 16917 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16921 tx_fifo.wr_addr[9]
.sym 16923 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 16926 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 16933 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16941 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16944 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16952 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16956 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 16960 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16961 r_counter_$glb_clk
.sym 16962 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16963 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16964 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 16965 tx_fifo.rd_addr_gray_wr_r[7]
.sym 16966 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16967 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16968 tx_fifo.rd_addr_gray_wr[7]
.sym 16969 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 16970 tx_fifo.rd_addr_gray_wr[6]
.sym 16976 w_tx_fifo_pull
.sym 16977 w_tx_fifo_pulled_data[0]
.sym 16979 w_smi_data_input[6]
.sym 16980 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16981 w_tx_fifo_full
.sym 16983 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 16985 tx_fifo.wr_addr[2]
.sym 16986 tx_fifo.rd_addr_gray_wr_r[4]
.sym 16987 tx_fifo.wr_addr_gray[4]
.sym 16988 tx_fifo.rd_addr[5]
.sym 16991 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16992 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 16993 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16994 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16996 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16997 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 17005 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 17006 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 17009 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 17011 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 17012 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 17013 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 17016 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 17022 tx_fifo.rd_addr_gray_wr_r[7]
.sym 17024 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 17029 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 17038 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 17043 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 17045 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 17049 tx_fifo.rd_addr_gray_wr_r[7]
.sym 17050 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 17051 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 17052 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 17058 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 17061 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 17074 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 17079 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 17083 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 17084 r_counter_$glb_clk
.sym 17085 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17086 lvds_tx_inst.r_fifo_data[17]
.sym 17087 lvds_tx_inst.r_fifo_data[1]
.sym 17088 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17089 lvds_tx_inst.r_fifo_data[19]
.sym 17090 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17091 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 17092 lvds_tx_inst.r_fifo_data[18]
.sym 17093 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 17098 tx_fifo.wr_addr[9]
.sym 17101 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17103 tx_fifo.rd_addr_gray_wr[2]
.sym 17104 w_tx_fifo_push
.sym 17105 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 17106 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 17107 tx_fifo.rd_addr_gray_wr[5]
.sym 17108 tx_fifo.rd_addr[7]
.sym 17109 tx_fifo.rd_addr_gray_wr_r[7]
.sym 17110 w_tx_fifo_data[26]
.sym 17112 w_tx_fifo_data[24]
.sym 17113 tx_fifo.wr_addr_gray[2]
.sym 17114 tx_fifo.wr_addr[7]
.sym 17115 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17117 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17118 tx_fifo.wr_addr[3]
.sym 17119 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17120 tx_fifo.wr_addr[6]
.sym 17140 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 17147 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 17148 tx_fifo.rd_addr[7]
.sym 17150 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17151 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 17152 lvds_tx_inst.r_fifo_data[1]
.sym 17153 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17154 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 17155 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 17156 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 17157 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 17158 lvds_tx_inst.r_fifo_data[5]
.sym 17162 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 17167 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 17168 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 17172 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 17178 tx_fifo.rd_addr[7]
.sym 17180 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 17185 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 17190 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17191 lvds_tx_inst.r_fifo_data[5]
.sym 17192 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17193 lvds_tx_inst.r_fifo_data[1]
.sym 17196 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 17203 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 17205 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 17206 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 17207 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17208 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17210 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17211 tx_fifo.wr_addr_gray[7]
.sym 17212 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 17214 tx_fifo.wr_addr_gray[0]
.sym 17215 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 17216 tx_fifo.wr_addr_gray[1]
.sym 17222 tx_fifo.rd_addr[0]
.sym 17225 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 17227 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17230 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 17234 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17236 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17240 w_tx_fifo_pulled_data[21]
.sym 17241 tx_fifo.rd_addr_gray_wr_r[9]
.sym 17242 tx_fifo.rd_addr[5]
.sym 17243 w_tx_fifo_pulled_data[23]
.sym 17244 w_rx_09_fifo_data[28]
.sym 17252 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17260 tx_fifo.wr_addr_gray[8]
.sym 17261 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 17262 tx_fifo.wr_addr_gray[3]
.sym 17263 tx_fifo.rd_addr[2]
.sym 17264 tx_fifo.rd_addr[5]
.sym 17273 tx_fifo.wr_addr_gray[2]
.sym 17275 tx_fifo.wr_addr_gray[6]
.sym 17279 tx_fifo.wr_addr_gray_rd[2]
.sym 17280 tx_fifo.wr_addr_gray_rd[6]
.sym 17281 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 17284 tx_fifo.wr_addr_gray[3]
.sym 17289 tx_fifo.wr_addr_gray_rd[6]
.sym 17295 tx_fifo.rd_addr[2]
.sym 17297 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 17302 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 17303 tx_fifo.rd_addr[5]
.sym 17304 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17308 tx_fifo.wr_addr_gray[8]
.sym 17313 tx_fifo.wr_addr_gray[2]
.sym 17321 tx_fifo.wr_addr_gray[6]
.sym 17328 tx_fifo.wr_addr_gray_rd[2]
.sym 17330 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17332 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 17333 lvds_tx_inst.r_fifo_data[25]
.sym 17334 lvds_tx_inst.r_fifo_data[26]
.sym 17335 lvds_tx_inst.r_fifo_data[27]
.sym 17336 lvds_tx_inst.r_fifo_data[23]
.sym 17337 lvds_tx_inst.r_fifo_data[16]
.sym 17338 lvds_tx_inst.r_fifo_data[21]
.sym 17339 lvds_tx_inst.r_fifo_data[24]
.sym 17344 tx_fifo.rd_addr[7]
.sym 17345 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 17346 i_ss$SB_IO_IN
.sym 17349 w_tx_fifo_push
.sym 17355 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17356 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 17358 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 17359 tx_fifo.rd_addr_gray_wr_r[8]
.sym 17361 w_rx_fifo_data[16]
.sym 17362 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17365 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 17367 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 17373 tx_fifo.rd_addr[0]
.sym 17375 tx_fifo.wr_addr_gray[7]
.sym 17376 w_tx_fifo_pull
.sym 17378 tx_fifo.wr_addr_gray_rd[1]
.sym 17379 tx_fifo.rd_addr[2]
.sym 17380 tx_fifo.wr_addr_gray[1]
.sym 17381 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17383 tx_fifo.wr_addr_gray_rd[0]
.sym 17384 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17385 tx_fifo.wr_addr_gray_rd[7]
.sym 17387 tx_fifo.rd_addr[1]
.sym 17388 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17392 tx_fifo.wr_addr_gray_rd_r[0]
.sym 17399 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17406 tx_fifo.rd_addr[2]
.sym 17407 tx_fifo.rd_addr[1]
.sym 17408 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17409 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17412 w_tx_fifo_pull
.sym 17413 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17414 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17419 tx_fifo.wr_addr_gray_rd[1]
.sym 17426 tx_fifo.wr_addr_gray_rd[0]
.sym 17430 tx_fifo.wr_addr_gray[7]
.sym 17438 tx_fifo.wr_addr_gray[1]
.sym 17443 tx_fifo.wr_addr_gray_rd[7]
.sym 17448 tx_fifo.wr_addr_gray_rd_r[0]
.sym 17449 tx_fifo.rd_addr[0]
.sym 17453 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17459 spi_if_ins.spi.r_rx_done
.sym 17470 w_tx_fifo_push
.sym 17471 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17472 w_tx_fifo_pull
.sym 17475 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 17477 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17478 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17482 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17485 tx_fifo.rd_addr_gray_wr_r[8]
.sym 17487 tx_fifo.rd_addr_gray_wr[8]
.sym 17489 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 17497 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17498 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17500 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 17502 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17504 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17506 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17509 w_rx_24_fifo_data[16]
.sym 17510 channel
.sym 17512 w_rx_24_fifo_data[28]
.sym 17513 tx_fifo.rd_addr_gray_wr[8]
.sym 17514 w_rx_09_fifo_data[28]
.sym 17516 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 17520 w_rx_09_fifo_data[20]
.sym 17521 w_rx_09_fifo_data[16]
.sym 17522 tx_fifo.rd_addr_gray_wr[9]
.sym 17523 w_rx_24_fifo_data[20]
.sym 17524 spi_if_ins.spi.r_rx_done
.sym 17529 w_rx_09_fifo_data[16]
.sym 17530 channel
.sym 17531 w_rx_24_fifo_data[16]
.sym 17535 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 17536 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 17537 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17538 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 17541 w_rx_24_fifo_data[28]
.sym 17543 w_rx_09_fifo_data[28]
.sym 17544 channel
.sym 17547 spi_if_ins.spi.r_rx_done
.sym 17554 tx_fifo.rd_addr_gray_wr[9]
.sym 17559 w_rx_09_fifo_data[20]
.sym 17561 channel
.sym 17562 w_rx_24_fifo_data[20]
.sym 17565 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17566 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17567 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17573 tx_fifo.rd_addr_gray_wr[8]
.sym 17576 r_counter_$glb_clk
.sym 17579 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 17580 spi_if_ins.w_rx_data[2]
.sym 17583 lvds_rx_24_inst.r_phase_count[0]
.sym 17584 spi_if_ins.w_rx_data[3]
.sym 17590 w_rx_fifo_empty
.sym 17594 tx_fifo.rd_addr[7]
.sym 17595 spi_if_ins.w_rx_data[5]
.sym 17597 i_sck$SB_IO_IN
.sym 17599 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17601 i_ss$SB_IO_IN
.sym 17602 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17603 w_rx_fifo_data[28]
.sym 17605 spi_if_ins.r_tx_byte[3]
.sym 17611 spi_if_ins.r_tx_byte[4]
.sym 17619 i_sck$SB_IO_IN
.sym 17621 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17622 channel
.sym 17623 i_ss$SB_IO_IN
.sym 17625 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17628 w_rx_24_fifo_data[19]
.sym 17632 spi_if_ins.r_tx_data_valid
.sym 17633 w_rx_09_fifo_data[19]
.sym 17636 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17651 $nextpnr_ICESTORM_LC_10$O
.sym 17653 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17657 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17659 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17664 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17667 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17671 spi_if_ins.r_tx_data_valid
.sym 17673 i_ss$SB_IO_IN
.sym 17689 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17690 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17694 w_rx_09_fifo_data[19]
.sym 17696 channel
.sym 17697 w_rx_24_fifo_data[19]
.sym 17699 i_sck$SB_IO_IN
.sym 17700 i_ss$SB_IO_IN
.sym 17702 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17713 i_sck$SB_IO_IN
.sym 17717 rx_fifo.wr_addr[7]
.sym 17718 spi_if_ins.spi.r_rx_byte[2]
.sym 17719 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17721 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 17722 $PACKER_VCC_NET
.sym 17723 tx_fifo.wr_addr_gray_rd_r[9]
.sym 17724 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 17725 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 17726 i_glob_clock$SB_IO_IN
.sym 17727 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 17728 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17733 spi_if_ins.w_rx_data[3]
.sym 17744 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17753 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17754 i_ss$SB_IO_IN
.sym 17756 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17759 r_tx_data[3]
.sym 17761 r_tx_data[1]
.sym 17764 r_tx_data[2]
.sym 17766 r_tx_data[7]
.sym 17767 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17768 r_tx_data[6]
.sym 17770 r_tx_data[5]
.sym 17771 r_tx_data[4]
.sym 17776 r_tx_data[1]
.sym 17784 r_tx_data[2]
.sym 17789 r_tx_data[4]
.sym 17795 r_tx_data[7]
.sym 17799 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17800 i_ss$SB_IO_IN
.sym 17801 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17802 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17807 r_tx_data[5]
.sym 17812 r_tx_data[6]
.sym 17819 r_tx_data[3]
.sym 17821 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17824 r_tx_data[7]
.sym 17825 r_tx_data[3]
.sym 17826 r_tx_data[6]
.sym 17827 r_tx_data[1]
.sym 17828 r_tx_data[5]
.sym 17829 r_tx_data[4]
.sym 17830 r_tx_data[2]
.sym 17831 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17837 i_ss$SB_IO_IN
.sym 17841 w_rx_fifo_data[19]
.sym 17842 i_sck$SB_IO_IN
.sym 17843 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 17847 rx_fifo.rd_addr[0]
.sym 17849 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17851 spi_if_ins.r_tx_byte[7]
.sym 17853 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17855 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17857 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17858 r_tx_data_SB_DFFE_Q_E
.sym 17859 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17865 i_sck$SB_IO_IN
.sym 17867 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17869 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17872 spi_if_ins.spi.r_tx_byte[2]
.sym 17873 spi_if_ins.spi.r_tx_byte[6]
.sym 17874 spi_if_ins.w_rx_data[6]
.sym 17875 spi_if_ins.w_rx_data[5]
.sym 17877 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17878 spi_if_ins.spi.SCKr[0]
.sym 17885 w_cs[3]
.sym 17889 spi_if_ins.spi.SCKr[1]
.sym 17891 w_cs[2]
.sym 17892 spi_if_ins.spi.SCKr[2]
.sym 17893 w_cs[0]
.sym 17894 w_cs[1]
.sym 17900 spi_if_ins.spi.SCKr[0]
.sym 17911 spi_if_ins.w_rx_data[5]
.sym 17912 spi_if_ins.w_rx_data[6]
.sym 17916 spi_if_ins.spi.SCKr[1]
.sym 17922 w_cs[3]
.sym 17923 w_cs[2]
.sym 17924 w_cs[1]
.sym 17925 w_cs[0]
.sym 17929 i_sck$SB_IO_IN
.sym 17934 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17935 spi_if_ins.spi.r_tx_byte[2]
.sym 17936 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17937 spi_if_ins.spi.r_tx_byte[6]
.sym 17940 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17941 spi_if_ins.spi.SCKr[2]
.sym 17942 spi_if_ins.spi.SCKr[1]
.sym 17943 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17945 r_counter_$glb_clk
.sym 17947 w_ioc[1]
.sym 17948 w_ioc[4]
.sym 17949 w_ioc[3]
.sym 17950 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 17951 w_ioc[2]
.sym 17952 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17953 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 17959 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 17960 spi_if_ins.w_rx_data[6]
.sym 17962 w_rx_fifo_push
.sym 17963 spi_if_ins.w_rx_data[5]
.sym 17965 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 17967 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17968 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 17970 w_rx_data[6]
.sym 17971 w_tx_data_io[5]
.sym 17975 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 17976 w_tx_data_io[1]
.sym 17978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 17979 w_tx_data_io[7]
.sym 17980 w_tx_data_io[4]
.sym 17981 w_tx_data_io[6]
.sym 17992 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17995 w_rx_data[2]
.sym 17998 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18006 spi_if_ins.spi.r_tx_bit_count[2]
.sym 18007 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 18008 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18013 $PACKER_VCC_NET
.sym 18015 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18020 $nextpnr_ICESTORM_LC_7$O
.sym 18023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18026 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18028 $PACKER_VCC_NET
.sym 18029 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 18033 spi_if_ins.spi.r_tx_bit_count[2]
.sym 18035 $PACKER_VCC_NET
.sym 18036 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18040 $PACKER_VCC_NET
.sym 18041 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 18042 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18047 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18053 w_rx_data[2]
.sym 18060 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18067 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18068 r_counter_$glb_clk
.sym 18069 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 18070 io_ctrl_ins.pmod_dir_state[6]
.sym 18071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 18072 io_ctrl_ins.pmod_dir_state[6]
.sym 18073 i_button_SB_LUT4_I0_I1[1]
.sym 18074 io_ctrl_ins.pmod_dir_state[0]
.sym 18075 io_ctrl_ins.pmod_dir_state[7]
.sym 18076 io_ctrl_ins.pmod_dir_state[5]
.sym 18077 io_ctrl_ins.pmod_dir_state[1]
.sym 18085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18086 $PACKER_VCC_NET
.sym 18088 spi_if_ins.w_rx_data[6]
.sym 18089 w_ioc[0]
.sym 18090 rx_fifo.rd_addr[9]
.sym 18091 w_rx_data[2]
.sym 18093 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18096 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18097 rx_fifo.wr_addr[9]
.sym 18098 w_cs[1]
.sym 18099 rx_fifo.wr_addr[8]
.sym 18100 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 18101 w_tx_data_io[2]
.sym 18104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 18111 w_ioc[1]
.sym 18112 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18113 i_button_SB_LUT4_I0_I1[0]
.sym 18114 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 18115 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18116 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18118 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18119 w_ioc[1]
.sym 18121 spi_if_ins.r_tx_byte[7]
.sym 18122 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18123 w_fetch
.sym 18124 w_cs[1]
.sym 18126 w_ioc[0]
.sym 18127 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18128 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18129 w_load
.sym 18131 w_cs[3]
.sym 18132 w_cs[1]
.sym 18135 w_cs[0]
.sym 18137 w_cs[2]
.sym 18138 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18140 io_ctrl_ins.pmod_dir_state[7]
.sym 18142 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18145 spi_if_ins.r_tx_byte[7]
.sym 18146 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18147 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18150 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18151 w_ioc[1]
.sym 18153 w_ioc[0]
.sym 18156 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18158 w_ioc[0]
.sym 18159 w_ioc[1]
.sym 18170 io_ctrl_ins.pmod_dir_state[7]
.sym 18171 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18174 w_cs[0]
.sym 18175 w_cs[3]
.sym 18176 w_cs[2]
.sym 18177 w_cs[1]
.sym 18180 w_load
.sym 18181 w_fetch
.sym 18182 i_button_SB_LUT4_I0_I1[0]
.sym 18183 w_cs[1]
.sym 18186 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 18187 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18188 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18189 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 18190 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18193 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 18194 w_tx_data_io[0]
.sym 18195 w_tx_data_io[1]
.sym 18196 w_tx_data_io[3]
.sym 18197 w_tx_data_io[4]
.sym 18198 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 18199 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18200 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18205 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18207 rx_fifo.wr_addr[7]
.sym 18208 i_button_SB_LUT4_I0_I1[1]
.sym 18209 w_rx_data[0]
.sym 18212 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18213 w_rx_data[7]
.sym 18214 w_ioc[0]
.sym 18215 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 18218 w_rx_data[0]
.sym 18221 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18222 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 18223 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 18224 w_rx_data[1]
.sym 18227 rx_fifo.rd_addr[0]
.sym 18234 io_ctrl_ins.pmod_dir_state[6]
.sym 18235 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18236 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18237 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 18238 i_button$SB_IO_IN
.sym 18239 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18240 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 18243 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 18244 i_button_SB_LUT4_I0_I1[0]
.sym 18246 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18247 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 18248 w_ioc[0]
.sym 18256 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18259 i_config[2]$SB_IO_IN
.sym 18261 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18267 i_config[2]$SB_IO_IN
.sym 18268 i_button_SB_LUT4_I0_I1[0]
.sym 18269 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 18270 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 18280 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18281 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18291 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 18292 i_button_SB_LUT4_I0_I1[0]
.sym 18293 i_button$SB_IO_IN
.sym 18294 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 18297 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18298 io_ctrl_ins.pmod_dir_state[6]
.sym 18299 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18303 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18305 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18306 w_ioc[0]
.sym 18309 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18311 i_button_SB_LUT4_I0_I1[0]
.sym 18312 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18313 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18314 r_counter_$glb_clk
.sym 18315 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 18316 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18317 io_ctrl_ins.pmod_dir_state[4]
.sym 18318 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18319 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18322 io_ctrl_ins.pmod_dir_state[3]
.sym 18323 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18328 rx_fifo.rd_addr[0]
.sym 18330 w_ioc[0]
.sym 18331 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18332 w_rx_data[3]
.sym 18333 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 18334 $PACKER_VCC_NET
.sym 18335 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18336 w_ioc[0]
.sym 18337 w_tx_data_io[0]
.sym 18338 rx_fifo.rd_addr[8]
.sym 18339 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 18340 io_ctrl_ins.debug_mode[1]
.sym 18343 o_led1$SB_IO_OUT
.sym 18345 i_config[2]$SB_IO_IN
.sym 18346 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 18349 i_config[1]$SB_IO_IN
.sym 18350 io_ctrl_ins.debug_mode[0]
.sym 18357 w_ioc[0]
.sym 18358 o_shdn_tx_lna$SB_IO_OUT
.sym 18359 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18361 i_button_SB_LUT4_I0_I1[0]
.sym 18363 w_load
.sym 18366 w_rx_data[6]
.sym 18367 w_rx_data[2]
.sym 18368 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18369 w_fetch
.sym 18370 w_cs[1]
.sym 18371 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18372 w_rx_data[1]
.sym 18381 i_config[3]$SB_IO_IN
.sym 18383 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18384 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 18385 io_ctrl_ins.o_pmod[2]
.sym 18387 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18388 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18390 w_rx_data[6]
.sym 18397 w_ioc[0]
.sym 18398 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18399 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18402 w_cs[1]
.sym 18403 w_fetch
.sym 18404 w_load
.sym 18405 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18408 o_shdn_tx_lna$SB_IO_OUT
.sym 18409 w_ioc[0]
.sym 18410 io_ctrl_ins.o_pmod[2]
.sym 18411 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18415 w_rx_data[2]
.sym 18420 i_config[3]$SB_IO_IN
.sym 18421 i_button_SB_LUT4_I0_I1[0]
.sym 18423 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18426 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 18427 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18429 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18433 w_rx_data[1]
.sym 18436 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18439 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18440 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18441 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18442 io_ctrl_ins.debug_mode[0]
.sym 18445 io_ctrl_ins.debug_mode[1]
.sym 18452 o_shdn_rx_lna$SB_IO_OUT
.sym 18455 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18460 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18461 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18462 o_shdn_tx_lna$SB_IO_OUT
.sym 18466 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18482 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18495 w_rx_data[2]
.sym 18504 w_rx_data[3]
.sym 18526 w_rx_data[3]
.sym 18546 w_rx_data[2]
.sym 18559 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18560 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18571 io_ctrl_ins.debug_mode[1]
.sym 18572 io_ctrl_ins.rf_pin_state[2]
.sym 18577 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18579 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18581 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$SB_IO_IN
.sym 18642 $PACKER_VCC_NET
.sym 18650 $PACKER_VCC_NET
.sym 18652 i_smi_a2$SB_IO_IN
.sym 18658 w_smi_data_output[4]
.sym 18662 w_tx_fifo_pulled_data[12]
.sym 18666 w_tx_fifo_pulled_data[14]
.sym 18674 w_smi_data_output[4]
.sym 18685 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 18694 i_smi_a2$SB_IO_IN
.sym 18703 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 18705 tx_fifo.rd_addr_gray_wr_r[2]
.sym 18706 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 18708 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 18709 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 18711 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 18713 smi_ctrl_ins.tx_reg_state[1]
.sym 18714 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 18715 tx_fifo.rd_addr_gray_wr_r[4]
.sym 18716 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18718 i_rst_b$SB_IO_IN
.sym 18719 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 18721 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 18722 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 18723 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18724 w_smi_data_input[7]
.sym 18727 i_rst_b$SB_IO_IN
.sym 18728 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 18729 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 18730 tx_fifo.rd_addr_gray_wr_r[6]
.sym 18731 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 18732 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 18736 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18737 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 18738 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 18739 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 18742 tx_fifo.rd_addr_gray_wr_r[4]
.sym 18743 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18745 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 18748 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 18750 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18754 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 18756 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 18757 tx_fifo.rd_addr_gray_wr_r[2]
.sym 18760 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 18761 i_rst_b$SB_IO_IN
.sym 18762 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 18763 w_smi_data_input[7]
.sym 18766 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 18767 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 18768 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 18769 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 18773 smi_ctrl_ins.tx_reg_state[1]
.sym 18774 i_rst_b$SB_IO_IN
.sym 18775 w_smi_data_input[7]
.sym 18778 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 18779 tx_fifo.rd_addr_gray_wr_r[6]
.sym 18781 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 18783 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18787 w_smi_data_input[5]
.sym 18790 w_tx_fifo_pulled_data[13]
.sym 18794 w_tx_fifo_pulled_data[15]
.sym 18805 smi_ctrl_ins.tx_reg_state[1]
.sym 18807 tx_fifo.wr_addr[9]
.sym 18808 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18809 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 18810 tx_fifo.wr_addr[8]
.sym 18811 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 18817 w_smi_data_input[5]
.sym 18818 w_smi_data_input[7]
.sym 18830 tx_fifo.wr_addr[2]
.sym 18831 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 18832 w_tx_fifo_data[13]
.sym 18834 w_smi_data_input[5]
.sym 18835 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18837 tx_fifo.wr_addr[4]
.sym 18838 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 18839 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 18840 tx_fifo.rd_addr_gray_wr_r[2]
.sym 18844 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 18846 tx_fifo.wr_addr[9]
.sym 18849 $PACKER_VCC_NET
.sym 18853 $PACKER_VCC_NET
.sym 18854 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18855 w_tx_fifo_pulled_data[13]
.sym 18858 i_rst_b$SB_IO_IN
.sym 18884 tx_fifo.wr_addr[5]
.sym 18886 tx_fifo.wr_addr[2]
.sym 18887 tx_fifo.wr_addr[6]
.sym 18888 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18889 tx_fifo.wr_addr[8]
.sym 18894 tx_fifo.wr_addr[3]
.sym 18896 tx_fifo.wr_addr[7]
.sym 18897 tx_fifo.wr_addr[4]
.sym 18898 $nextpnr_ICESTORM_LC_1$O
.sym 18901 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18904 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 18906 tx_fifo.wr_addr[2]
.sym 18908 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18910 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 18912 tx_fifo.wr_addr[3]
.sym 18914 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 18916 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 18918 tx_fifo.wr_addr[4]
.sym 18920 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 18922 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 18925 tx_fifo.wr_addr[5]
.sym 18926 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 18928 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 18931 tx_fifo.wr_addr[6]
.sym 18932 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 18934 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 18936 tx_fifo.wr_addr[7]
.sym 18938 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 18940 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 18943 tx_fifo.wr_addr[8]
.sym 18944 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 18949 w_tx_fifo_pulled_data[0]
.sym 18953 w_tx_fifo_pulled_data[2]
.sym 18967 tx_fifo.rd_addr[5]
.sym 18970 tx_fifo.rd_addr_gray_wr_r[4]
.sym 18973 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 18974 w_tx_fifo_data[19]
.sym 18975 tx_fifo.rd_addr[0]
.sym 18976 tx_fifo.wr_addr[3]
.sym 18977 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 18978 i_rst_b$SB_IO_IN
.sym 18979 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 18980 tx_fifo.wr_addr[7]
.sym 18981 tx_fifo.rd_addr[0]
.sym 18983 w_tx_fifo_data[17]
.sym 18984 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 18989 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 18990 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 18991 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 18992 tx_fifo.rd_addr_gray_wr_r[6]
.sym 18993 tx_fifo.rd_addr_gray_wr_r[4]
.sym 18994 tx_fifo.rd_addr_gray_wr_r[9]
.sym 18995 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 18996 w_smi_data_input[6]
.sym 18998 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18999 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19000 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 19001 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19005 tx_fifo.wr_addr[9]
.sym 19007 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19009 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19010 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19011 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19012 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19016 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19017 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19020 w_smi_data_input[7]
.sym 19022 tx_fifo.wr_addr[9]
.sym 19025 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 19028 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19029 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19030 tx_fifo.rd_addr_gray_wr_r[6]
.sym 19031 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19034 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19035 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19036 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19037 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19040 w_smi_data_input[6]
.sym 19041 w_smi_data_input[7]
.sym 19046 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19048 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19052 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19053 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19054 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19055 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19059 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19060 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19061 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19065 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19066 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19068 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 19069 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 19070 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19072 w_tx_fifo_pulled_data[1]
.sym 19076 w_tx_fifo_pulled_data[3]
.sym 19084 tx_fifo.wr_addr[3]
.sym 19085 tx_fifo.wr_addr[6]
.sym 19086 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 19087 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 19090 tx_fifo.wr_addr[7]
.sym 19094 w_tx_fifo_data[2]
.sym 19103 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19115 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 19121 w_tx_fifo_push
.sym 19122 tx_fifo.rd_addr_gray_wr[5]
.sym 19125 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 19126 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19129 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19131 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19132 tx_fifo.rd_addr_gray[7]
.sym 19133 tx_fifo.rd_addr_gray_wr[7]
.sym 19134 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19136 tx_fifo.rd_addr_gray[6]
.sym 19137 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19138 i_rst_b$SB_IO_IN
.sym 19141 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 19143 tx_fifo.rd_addr_gray_wr[6]
.sym 19146 i_rst_b$SB_IO_IN
.sym 19147 w_tx_fifo_push
.sym 19151 tx_fifo.rd_addr_gray_wr[5]
.sym 19158 tx_fifo.rd_addr_gray_wr[7]
.sym 19166 tx_fifo.rd_addr_gray_wr[6]
.sym 19169 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19170 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19171 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19172 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19178 tx_fifo.rd_addr_gray[7]
.sym 19181 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 19182 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19183 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 19184 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 19189 tx_fifo.rd_addr_gray[6]
.sym 19192 r_counter_$glb_clk
.sym 19195 w_tx_fifo_pulled_data[16]
.sym 19199 w_tx_fifo_pulled_data[18]
.sym 19207 tx_fifo.rd_addr[5]
.sym 19214 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19218 w_tx_fifo_data[3]
.sym 19219 tx_fifo.wr_addr[2]
.sym 19221 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19222 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 19223 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19228 tx_fifo.wr_addr[4]
.sym 19229 w_tx_fifo_pulled_data[16]
.sym 19236 w_tx_fifo_pulled_data[1]
.sym 19237 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19242 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19243 lvds_tx_inst.r_fifo_data[17]
.sym 19244 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 19248 w_tx_fifo_pulled_data[3]
.sym 19249 i_smi_a2$SB_IO_IN
.sym 19250 w_tx_fifo_pulled_data[6]
.sym 19252 w_tx_fifo_pulled_data[17]
.sym 19254 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19256 w_tx_fifo_pulled_data[19]
.sym 19260 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19262 lvds_tx_inst.r_fifo_data[19]
.sym 19263 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19264 w_tx_fifo_pulled_data[18]
.sym 19266 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19269 w_tx_fifo_pulled_data[17]
.sym 19271 i_smi_a2$SB_IO_IN
.sym 19274 i_smi_a2$SB_IO_IN
.sym 19276 w_tx_fifo_pulled_data[1]
.sym 19282 w_tx_fifo_pulled_data[3]
.sym 19283 i_smi_a2$SB_IO_IN
.sym 19286 w_tx_fifo_pulled_data[19]
.sym 19288 i_smi_a2$SB_IO_IN
.sym 19292 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 19293 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19294 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19295 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19298 i_smi_a2$SB_IO_IN
.sym 19299 w_tx_fifo_pulled_data[6]
.sym 19306 w_tx_fifo_pulled_data[18]
.sym 19307 i_smi_a2$SB_IO_IN
.sym 19310 lvds_tx_inst.r_fifo_data[17]
.sym 19311 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19312 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19313 lvds_tx_inst.r_fifo_data[19]
.sym 19314 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19315 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 19316 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19318 w_tx_fifo_pulled_data[17]
.sym 19322 w_tx_fifo_pulled_data[19]
.sym 19329 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 19331 tx_fifo.wr_addr[9]
.sym 19332 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 19333 tx_fifo.wr_addr[8]
.sym 19336 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19337 i_smi_a2$SB_IO_IN
.sym 19340 tx_fifo.wr_addr[6]
.sym 19342 $PACKER_VCC_NET
.sym 19344 w_tx_fifo_data[27]
.sym 19346 $PACKER_VCC_NET
.sym 19350 tx_fifo.wr_addr[9]
.sym 19360 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19361 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 19362 lvds_tx_inst.r_fifo_data[23]
.sym 19364 lvds_tx_inst.r_fifo_data[21]
.sym 19367 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19368 lvds_tx_inst.r_fifo_data[26]
.sym 19369 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19370 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 19371 lvds_tx_inst.r_fifo_data[16]
.sym 19372 lvds_tx_inst.r_fifo_data[18]
.sym 19373 lvds_tx_inst.r_fifo_data[24]
.sym 19376 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19384 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19386 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19397 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19398 lvds_tx_inst.r_fifo_data[21]
.sym 19399 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19400 lvds_tx_inst.r_fifo_data[23]
.sym 19404 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 19409 lvds_tx_inst.r_fifo_data[18]
.sym 19410 lvds_tx_inst.r_fifo_data[16]
.sym 19411 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19412 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19421 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 19427 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19428 lvds_tx_inst.r_fifo_data[26]
.sym 19429 lvds_tx_inst.r_fifo_data[24]
.sym 19430 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19434 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19436 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19437 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19438 r_counter_$glb_clk
.sym 19439 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19441 w_tx_fifo_pulled_data[24]
.sym 19445 w_tx_fifo_pulled_data[26]
.sym 19452 tx_fifo.rd_addr[5]
.sym 19453 tx_fifo.wr_addr_gray[4]
.sym 19454 tx_fifo.wr_addr_gray[0]
.sym 19456 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19462 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19464 w_tx_fifo_data[17]
.sym 19467 tx_fifo.rd_addr[0]
.sym 19468 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 19469 i_rst_b$SB_IO_IN
.sym 19474 w_tx_fifo_data[19]
.sym 19484 w_tx_fifo_pulled_data[21]
.sym 19486 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19487 w_tx_fifo_pulled_data[23]
.sym 19488 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19489 i_smi_a2$SB_IO_IN
.sym 19490 lvds_tx_inst.r_fifo_data[25]
.sym 19492 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19498 w_tx_fifo_pulled_data[25]
.sym 19499 w_tx_fifo_pulled_data[16]
.sym 19502 w_tx_fifo_pulled_data[27]
.sym 19506 w_tx_fifo_pulled_data[24]
.sym 19508 lvds_tx_inst.r_fifo_data[27]
.sym 19510 w_tx_fifo_pulled_data[26]
.sym 19514 lvds_tx_inst.r_fifo_data[27]
.sym 19515 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19516 lvds_tx_inst.r_fifo_data[25]
.sym 19517 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19520 w_tx_fifo_pulled_data[25]
.sym 19522 i_smi_a2$SB_IO_IN
.sym 19526 w_tx_fifo_pulled_data[26]
.sym 19527 i_smi_a2$SB_IO_IN
.sym 19532 w_tx_fifo_pulled_data[27]
.sym 19534 i_smi_a2$SB_IO_IN
.sym 19538 w_tx_fifo_pulled_data[23]
.sym 19539 i_smi_a2$SB_IO_IN
.sym 19545 w_tx_fifo_pulled_data[16]
.sym 19546 i_smi_a2$SB_IO_IN
.sym 19551 i_smi_a2$SB_IO_IN
.sym 19553 w_tx_fifo_pulled_data[21]
.sym 19556 i_smi_a2$SB_IO_IN
.sym 19557 w_tx_fifo_pulled_data[24]
.sym 19560 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19561 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 19562 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19564 w_tx_fifo_pulled_data[25]
.sym 19568 w_tx_fifo_pulled_data[27]
.sym 19575 w_tx_fifo_empty
.sym 19578 tx_fifo.wr_addr[6]
.sym 19580 tx_fifo.wr_addr[3]
.sym 19582 tx_fifo.wr_addr[7]
.sym 19584 w_tx_fifo_data[26]
.sym 19586 w_tx_fifo_data[24]
.sym 19587 rx_fifo.wr_addr[0]
.sym 19588 rx_fifo.wr_addr[3]
.sym 19591 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 19593 w_rx_fifo_pulled_data[16]
.sym 19594 rx_fifo.rd_data_o[29]
.sym 19595 w_rx_fifo_pulled_data[13]
.sym 19598 w_rx_fifo_pulled_data[15]
.sym 19604 i_sck$SB_IO_IN
.sym 19606 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19608 i_ss$SB_IO_IN
.sym 19610 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19661 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19683 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19684 i_sck$SB_IO_IN
.sym 19685 i_ss$SB_IO_IN
.sym 19687 w_rx_fifo_pulled_data[16]
.sym 19691 w_rx_fifo_pulled_data[18]
.sym 19698 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 19708 tx_fifo.rd_addr[5]
.sym 19709 i_glob_clock$SB_IO_IN
.sym 19710 w_rx_fifo_pulled_data[14]
.sym 19711 rx_fifo.rd_addr[7]
.sym 19712 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 19713 rx_fifo.rd_data_o[28]
.sym 19715 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 19716 w_rx_fifo_pulled_data[17]
.sym 19717 rx_fifo.wr_addr[9]
.sym 19718 w_rx_fifo_data[12]
.sym 19721 rx_fifo.rd_data_o[30]
.sym 19729 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19732 spi_if_ins.spi.r_rx_byte[3]
.sym 19737 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 19738 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 19740 tx_fifo.wr_addr_gray_rd_r[9]
.sym 19741 spi_if_ins.spi.r_rx_byte[2]
.sym 19744 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19752 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 19766 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19767 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 19768 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 19769 tx_fifo.wr_addr_gray_rd_r[9]
.sym 19775 spi_if_ins.spi.r_rx_byte[2]
.sym 19791 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 19799 spi_if_ins.spi.r_rx_byte[3]
.sym 19806 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19807 r_counter_$glb_clk
.sym 19810 w_rx_fifo_pulled_data[17]
.sym 19814 w_rx_fifo_pulled_data[19]
.sym 19823 w_rx_fifo_data[16]
.sym 19825 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19826 rx_fifo.wr_addr[4]
.sym 19827 rx_fifo.wr_addr[5]
.sym 19828 spi_if_ins.spi.r_rx_byte[3]
.sym 19831 rx_fifo.wr_addr[2]
.sym 19833 spi_if_ins.w_rx_data[1]
.sym 19834 spi_if_ins.w_rx_data[2]
.sym 19835 spi_if_ins.w_rx_data[4]
.sym 19836 w_rx_fifo_data[20]
.sym 19837 w_rx_fifo_data[23]
.sym 19838 $PACKER_VCC_NET
.sym 19839 w_rx_fifo_pulled_data[12]
.sym 19842 spi_if_ins.w_rx_data[3]
.sym 19843 w_rx_fifo_data[30]
.sym 19844 rx_fifo.rd_data_o[31]
.sym 19854 i_ss$SB_IO_IN
.sym 19859 i_sck$SB_IO_IN
.sym 19875 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19892 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19930 i_sck$SB_IO_IN
.sym 19931 i_ss$SB_IO_IN
.sym 19933 rx_fifo.rd_data_o[28]
.sym 19937 rx_fifo.rd_data_o[30]
.sym 19944 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 19945 rx_fifo.rd_addr[8]
.sym 19953 w_rx_fifo_pull
.sym 19956 i_rst_b$SB_IO_IN
.sym 19958 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 19959 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 19961 w_ioc[1]
.sym 19962 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 19965 rx_fifo.wr_addr[6]
.sym 19967 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 19973 i_glob_clock$SB_IO_IN
.sym 19977 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 19979 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 19980 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19981 spi_if_ins.spi.SCKr[1]
.sym 19983 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 19984 spi_if_ins.spi.SCKr[2]
.sym 19985 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 19987 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 19991 w_tx_data_smi[1]
.sym 19993 w_tx_data_io[5]
.sym 19995 w_tx_data_io[6]
.sym 19998 w_tx_data_io[1]
.sym 19999 w_tx_data_io[3]
.sym 20000 r_tx_data_SB_DFFE_Q_E
.sym 20001 w_tx_data_io[7]
.sym 20002 w_tx_data_io[4]
.sym 20007 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20008 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 20009 w_tx_data_io[7]
.sym 20012 w_tx_data_io[3]
.sym 20014 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20018 w_tx_data_io[6]
.sym 20021 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20024 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 20025 w_tx_data_smi[1]
.sym 20026 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20027 w_tx_data_io[1]
.sym 20030 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 20032 w_tx_data_io[5]
.sym 20033 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20036 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20037 w_tx_data_io[4]
.sym 20044 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 20045 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 20048 spi_if_ins.spi.SCKr[1]
.sym 20049 spi_if_ins.spi.SCKr[2]
.sym 20050 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 20052 r_tx_data_SB_DFFE_Q_E
.sym 20053 i_glob_clock$SB_IO_IN
.sym 20054 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 20056 rx_fifo.rd_data_o[29]
.sym 20060 rx_fifo.rd_data_o[31]
.sym 20067 i_glob_clock$SB_IO_IN
.sym 20071 rx_fifo.wr_addr[4]
.sym 20073 rx_fifo.wr_addr[2]
.sym 20074 rx_fifo.wr_addr[9]
.sym 20075 w_rx_fifo_data[28]
.sym 20076 rx_fifo.wr_addr[8]
.sym 20079 w_rx_fifo_data[29]
.sym 20080 io_ctrl_ins.pmod_dir_state[5]
.sym 20081 rx_fifo.wr_addr[3]
.sym 20082 w_rx_fifo_pulled_data[15]
.sym 20083 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20084 rx_fifo.wr_addr[9]
.sym 20085 w_tx_data_io[3]
.sym 20087 w_ioc[1]
.sym 20088 w_rx_fifo_data[21]
.sym 20089 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 20090 rx_fifo.rd_data_o[29]
.sym 20097 spi_if_ins.w_rx_data[3]
.sym 20098 w_ioc[3]
.sym 20104 spi_if_ins.w_rx_data[2]
.sym 20105 spi_if_ins.w_rx_data[1]
.sym 20106 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 20107 spi_if_ins.w_rx_data[4]
.sym 20108 w_ioc[2]
.sym 20112 w_ioc[1]
.sym 20113 w_ioc[4]
.sym 20114 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 20116 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20117 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 20122 w_tx_data_smi[2]
.sym 20123 w_tx_data_io[2]
.sym 20129 spi_if_ins.w_rx_data[1]
.sym 20136 spi_if_ins.w_rx_data[4]
.sym 20142 spi_if_ins.w_rx_data[3]
.sym 20147 w_ioc[4]
.sym 20148 w_ioc[1]
.sym 20149 w_ioc[2]
.sym 20150 w_ioc[3]
.sym 20154 spi_if_ins.w_rx_data[2]
.sym 20159 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 20165 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 20166 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 20167 w_tx_data_io[2]
.sym 20168 w_tx_data_smi[2]
.sym 20175 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 20176 r_counter_$glb_clk
.sym 20179 w_rx_fifo_pulled_data[20]
.sym 20183 w_rx_fifo_pulled_data[22]
.sym 20190 w_rx_data[1]
.sym 20192 rx_fifo.rd_addr[8]
.sym 20194 w_ioc[4]
.sym 20195 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20196 w_ioc[3]
.sym 20198 w_rx_data[0]
.sym 20199 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20200 w_ioc[2]
.sym 20201 rx_fifo.rd_addr[0]
.sym 20203 i_config[0]$SB_IO_IN
.sym 20204 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 20205 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20206 w_rx_fifo_data[12]
.sym 20210 w_rx_data[5]
.sym 20211 rx_fifo.rd_addr[7]
.sym 20213 w_rx_fifo_pulled_data[14]
.sym 20221 w_rx_data[5]
.sym 20222 w_rx_data[7]
.sym 20224 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20229 w_ioc[0]
.sym 20230 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20234 w_rx_data[0]
.sym 20237 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20238 w_rx_data[1]
.sym 20240 w_rx_data[2]
.sym 20244 w_rx_data[6]
.sym 20245 io_ctrl_ins.pmod_dir_state[6]
.sym 20253 io_ctrl_ins.pmod_dir_state[6]
.sym 20258 w_rx_data[2]
.sym 20266 w_rx_data[6]
.sym 20270 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20271 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20272 w_ioc[0]
.sym 20276 w_rx_data[0]
.sym 20284 w_rx_data[7]
.sym 20290 w_rx_data[5]
.sym 20296 w_rx_data[1]
.sym 20298 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20302 w_rx_fifo_pulled_data[21]
.sym 20306 w_rx_fifo_pulled_data[23]
.sym 20314 rx_fifo.wr_addr[2]
.sym 20317 o_led1$SB_IO_OUT
.sym 20321 rx_fifo.wr_addr[5]
.sym 20322 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 20325 w_rx_fifo_data[23]
.sym 20326 w_rx_fifo_data[15]
.sym 20328 w_rx_fifo_data[20]
.sym 20329 w_rx_data[3]
.sym 20330 $PACKER_VCC_NET
.sym 20331 w_rx_fifo_pulled_data[12]
.sym 20332 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 20335 w_rx_data[4]
.sym 20336 w_ioc[0]
.sym 20342 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20343 w_ioc[0]
.sym 20344 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20345 i_button_SB_LUT4_I0_I1[1]
.sym 20346 io_ctrl_ins.pmod_dir_state[0]
.sym 20347 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20348 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20349 io_ctrl_ins.pmod_dir_state[1]
.sym 20350 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20352 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 20353 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20355 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20356 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20357 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20358 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 20359 w_ioc[1]
.sym 20360 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 20362 io_ctrl_ins.debug_mode[1]
.sym 20363 i_config[0]$SB_IO_IN
.sym 20364 o_led0$SB_IO_OUT
.sym 20367 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20368 i_button_SB_LUT4_I0_I1[0]
.sym 20371 i_config[1]$SB_IO_IN
.sym 20372 io_ctrl_ins.debug_mode[0]
.sym 20373 o_led1$SB_IO_OUT
.sym 20375 io_ctrl_ins.pmod_dir_state[0]
.sym 20376 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20377 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20378 io_ctrl_ins.debug_mode[0]
.sym 20381 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 20382 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 20383 i_button_SB_LUT4_I0_I1[0]
.sym 20384 o_led0$SB_IO_OUT
.sym 20387 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20388 i_button_SB_LUT4_I0_I1[0]
.sym 20389 o_led1$SB_IO_OUT
.sym 20390 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20393 i_config[0]$SB_IO_IN
.sym 20394 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20395 i_button_SB_LUT4_I0_I1[0]
.sym 20396 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20399 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20400 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20401 i_config[1]$SB_IO_IN
.sym 20402 i_button_SB_LUT4_I0_I1[0]
.sym 20405 io_ctrl_ins.pmod_dir_state[1]
.sym 20406 io_ctrl_ins.debug_mode[1]
.sym 20407 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20408 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20411 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20412 w_ioc[0]
.sym 20414 w_ioc[1]
.sym 20417 i_button_SB_LUT4_I0_I1[0]
.sym 20419 i_button_SB_LUT4_I0_I1[1]
.sym 20421 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20423 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20425 w_rx_fifo_pulled_data[12]
.sym 20429 w_rx_fifo_pulled_data[14]
.sym 20438 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 20442 rx_fifo.rd_addr[7]
.sym 20444 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20445 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20447 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 20448 i_rst_b$SB_IO_IN
.sym 20457 rx_fifo.wr_addr[6]
.sym 20458 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20459 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 20465 io_ctrl_ins.o_pmod[6]
.sym 20466 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20467 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20468 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20469 o_shdn_rx_lna$SB_IO_OUT
.sym 20471 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20472 io_ctrl_ins.o_pmod[1]
.sym 20475 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20476 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20479 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20481 w_rx_data[4]
.sym 20482 io_ctrl_ins.pmod_dir_state[4]
.sym 20483 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20489 w_rx_data[3]
.sym 20495 io_ctrl_ins.pmod_dir_state[3]
.sym 20496 w_ioc[0]
.sym 20498 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20499 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20500 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20501 io_ctrl_ins.pmod_dir_state[4]
.sym 20507 w_rx_data[4]
.sym 20510 o_shdn_rx_lna$SB_IO_OUT
.sym 20511 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20512 w_ioc[0]
.sym 20513 io_ctrl_ins.o_pmod[1]
.sym 20516 io_ctrl_ins.pmod_dir_state[3]
.sym 20517 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20518 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20519 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20537 w_rx_data[3]
.sym 20540 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20541 io_ctrl_ins.o_pmod[6]
.sym 20542 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20543 w_ioc[0]
.sym 20544 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20545 r_counter_$glb_clk
.sym 20548 w_rx_fifo_pulled_data[13]
.sym 20552 w_rx_fifo_pulled_data[15]
.sym 20561 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20563 rx_fifo.wr_addr[9]
.sym 20565 rx_fifo.wr_addr[8]
.sym 20567 w_rx_fifo_push
.sym 20568 rx_fifo.wr_addr[3]
.sym 20569 rx_fifo.wr_addr[0]
.sym 20570 rx_fifo.wr_addr[2]
.sym 20574 w_rx_fifo_pulled_data[15]
.sym 20577 rx_fifo.rd_addr[9]
.sym 20588 w_rx_data[0]
.sym 20594 w_rx_data[1]
.sym 20601 w_rx_data[3]
.sym 20602 io_ctrl_ins.debug_mode[1]
.sym 20606 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 20607 w_rx_data[4]
.sym 20615 io_ctrl_ins.debug_mode[0]
.sym 20623 io_ctrl_ins.debug_mode[0]
.sym 20624 io_ctrl_ins.debug_mode[1]
.sym 20629 w_rx_data[4]
.sym 20635 w_rx_data[3]
.sym 20640 w_rx_data[0]
.sym 20659 w_rx_data[1]
.sym 20667 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 20668 r_counter_$glb_clk
.sym 20669 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 20672 i_config[0]$SB_IO_IN
.sym 20678 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20680 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 20681 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20682 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20684 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20685 rx_fifo.rd_addr[0]
.sym 20686 rx_fifo.rd_addr[8]
.sym 20687 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 20691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20695 i_config[0]$SB_IO_IN
.sym 20697 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 20699 rx_fifo.rd_addr[7]
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$SB_IO_IN
.sym 20751 $PACKER_VCC_NET
.sym 20759 $PACKER_VCC_NET
.sym 20767 i_smi_a2$SB_IO_IN
.sym 20768 w_smi_data_output[5]
.sym 20770 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 20773 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 20774 smi_ctrl_ins.tx_reg_state[2]
.sym 20775 smi_ctrl_ins.tx_reg_state[1]
.sym 20777 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 20810 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20811 tx_fifo.wr_addr[9]
.sym 20812 tx_fifo.wr_addr[8]
.sym 20814 w_tx_fifo_data[12]
.sym 20815 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 20823 $PACKER_VCC_NET
.sym 20826 tx_fifo.wr_addr[2]
.sym 20827 tx_fifo.wr_addr[5]
.sym 20832 tx_fifo.wr_addr[4]
.sym 20834 tx_fifo.wr_addr[3]
.sym 20835 w_tx_fifo_data[14]
.sym 20837 w_tx_fifo_push
.sym 20838 tx_fifo.wr_addr[7]
.sym 20841 tx_fifo.wr_addr[6]
.sym 20844 i_mosi$SB_IO_IN
.sym 20846 tx_fifo.rd_addr_gray_wr_r[4]
.sym 20849 w_tx_fifo_push
.sym 20862 tx_fifo.wr_addr[2]
.sym 20863 tx_fifo.wr_addr[3]
.sym 20865 tx_fifo.wr_addr[4]
.sym 20866 tx_fifo.wr_addr[5]
.sym 20867 tx_fifo.wr_addr[6]
.sym 20868 tx_fifo.wr_addr[7]
.sym 20869 tx_fifo.wr_addr[8]
.sym 20870 tx_fifo.wr_addr[9]
.sym 20871 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20872 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 20873 r_counter_$glb_clk
.sym 20874 w_tx_fifo_push
.sym 20876 w_tx_fifo_data[12]
.sym 20880 w_tx_fifo_data[14]
.sym 20883 $PACKER_VCC_NET
.sym 20894 w_tx_fifo_data[12]
.sym 20902 int_miso
.sym 20906 tx_fifo.rd_addr[1]
.sym 20917 smi_ctrl_ins.tx_reg_state[2]
.sym 20921 i_rst_b$SB_IO_IN
.sym 20922 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 20927 tx_fifo.wr_addr[5]
.sym 20928 o_miso_$_TBUF__Y_E
.sym 20929 w_tx_fifo_pulled_data[12]
.sym 20930 lvds_tx_inst.r_fifo_data[15]
.sym 20932 tx_fifo.wr_addr[8]
.sym 20933 w_tx_fifo_pull
.sym 20936 tx_fifo.rd_addr_gray_wr[4]
.sym 20938 w_tx_fifo_pulled_data[14]
.sym 20939 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20941 lvds_tx_inst.r_fifo_data[12]
.sym 20944 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 20954 w_tx_fifo_pull
.sym 20956 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 20957 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20960 tx_fifo.rd_addr[5]
.sym 20963 tx_fifo.rd_addr[1]
.sym 20967 w_tx_fifo_data[13]
.sym 20968 tx_fifo.rd_addr[2]
.sym 20970 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 20972 $PACKER_VCC_NET
.sym 20973 tx_fifo.rd_addr[0]
.sym 20975 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 20976 tx_fifo.rd_addr[7]
.sym 20981 tx_fifo.rd_addr[6]
.sym 20986 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20987 lvds_tx_inst.r_fifo_data[12]
.sym 20989 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 20990 lvds_tx_inst.r_fifo_data[15]
.sym 21000 tx_fifo.rd_addr[2]
.sym 21001 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21003 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21004 tx_fifo.rd_addr[5]
.sym 21005 tx_fifo.rd_addr[6]
.sym 21006 tx_fifo.rd_addr[7]
.sym 21007 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21008 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21009 tx_fifo.rd_addr[1]
.sym 21010 tx_fifo.rd_addr[0]
.sym 21011 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21012 w_tx_fifo_pull
.sym 21013 $PACKER_VCC_NET
.sym 21021 w_tx_fifo_data[13]
.sym 21040 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21043 w_tx_fifo_data[1]
.sym 21044 w_tx_fifo_data[25]
.sym 21056 w_tx_fifo_push
.sym 21058 w_tx_fifo_data[2]
.sym 21060 tx_fifo.wr_addr[4]
.sym 21061 tx_fifo.wr_addr[9]
.sym 21062 tx_fifo.wr_addr[7]
.sym 21066 tx_fifo.wr_addr[3]
.sym 21067 $PACKER_VCC_NET
.sym 21069 tx_fifo.wr_addr[6]
.sym 21070 tx_fifo.wr_addr[2]
.sym 21074 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21076 tx_fifo.wr_addr[8]
.sym 21082 tx_fifo.wr_addr[5]
.sym 21084 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21086 tx_fifo.rd_addr_gray_wr[0]
.sym 21087 tx_fifo.rd_addr_gray_wr[2]
.sym 21088 tx_fifo.rd_addr_gray_wr[4]
.sym 21089 w_tx_fifo_push
.sym 21090 tx_fifo.rd_addr_gray_wr[3]
.sym 21091 tx_fifo.rd_addr_gray_wr[5]
.sym 21092 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 21093 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21102 tx_fifo.wr_addr[2]
.sym 21103 tx_fifo.wr_addr[3]
.sym 21105 tx_fifo.wr_addr[4]
.sym 21106 tx_fifo.wr_addr[5]
.sym 21107 tx_fifo.wr_addr[6]
.sym 21108 tx_fifo.wr_addr[7]
.sym 21109 tx_fifo.wr_addr[8]
.sym 21110 tx_fifo.wr_addr[9]
.sym 21111 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21112 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21113 r_counter_$glb_clk
.sym 21114 w_tx_fifo_push
.sym 21120 w_tx_fifo_data[2]
.sym 21123 $PACKER_VCC_NET
.sym 21136 tx_fifo.wr_addr[4]
.sym 21137 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21141 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 21143 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21146 tx_fifo.rd_addr[1]
.sym 21149 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 21151 tx_fifo.rd_addr[2]
.sym 21160 $PACKER_VCC_NET
.sym 21163 tx_fifo.rd_addr[0]
.sym 21168 tx_fifo.rd_addr[5]
.sym 21169 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21171 tx_fifo.rd_addr[1]
.sym 21172 tx_fifo.rd_addr[6]
.sym 21176 w_tx_fifo_data[3]
.sym 21177 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21178 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21179 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21180 tx_fifo.rd_addr[7]
.sym 21181 w_tx_fifo_data[1]
.sym 21183 w_tx_fifo_pull
.sym 21185 tx_fifo.rd_addr[2]
.sym 21189 tx_fifo.rd_addr[1]
.sym 21204 tx_fifo.rd_addr[2]
.sym 21205 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21207 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21208 tx_fifo.rd_addr[5]
.sym 21209 tx_fifo.rd_addr[6]
.sym 21210 tx_fifo.rd_addr[7]
.sym 21211 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21212 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21213 tx_fifo.rd_addr[1]
.sym 21214 tx_fifo.rd_addr[0]
.sym 21215 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21216 w_tx_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_tx_fifo_data[3]
.sym 21225 w_tx_fifo_data[1]
.sym 21236 $PACKER_VCC_NET
.sym 21242 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21243 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21245 tx_fifo.wr_addr[5]
.sym 21246 w_tx_fifo_push
.sym 21247 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21248 tx_fifo.wr_addr_gray_rd[0]
.sym 21249 w_tx_fifo_pull
.sym 21250 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 21252 o_miso_$_TBUF__Y_E
.sym 21253 tx_fifo.rd_addr[1]
.sym 21258 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21259 tx_fifo.wr_addr[7]
.sym 21262 tx_fifo.wr_addr[6]
.sym 21263 tx_fifo.wr_addr[3]
.sym 21265 tx_fifo.wr_addr[9]
.sym 21268 tx_fifo.wr_addr[5]
.sym 21269 w_tx_fifo_push
.sym 21270 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21271 w_tx_fifo_data[16]
.sym 21273 tx_fifo.wr_addr[8]
.sym 21274 tx_fifo.wr_addr[2]
.sym 21280 w_tx_fifo_data[18]
.sym 21285 tx_fifo.wr_addr[4]
.sym 21287 $PACKER_VCC_NET
.sym 21290 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 21291 tx_fifo.wr_addr_gray_rd[0]
.sym 21294 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 21295 tx_fifo.wr_addr_gray_rd[4]
.sym 21306 tx_fifo.wr_addr[2]
.sym 21307 tx_fifo.wr_addr[3]
.sym 21309 tx_fifo.wr_addr[4]
.sym 21310 tx_fifo.wr_addr[5]
.sym 21311 tx_fifo.wr_addr[6]
.sym 21312 tx_fifo.wr_addr[7]
.sym 21313 tx_fifo.wr_addr[8]
.sym 21314 tx_fifo.wr_addr[9]
.sym 21315 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21316 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21317 r_counter_$glb_clk
.sym 21318 w_tx_fifo_push
.sym 21320 w_tx_fifo_data[16]
.sym 21324 w_tx_fifo_data[18]
.sym 21327 $PACKER_VCC_NET
.sym 21330 w_rx_fifo_pulled_data[13]
.sym 21335 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 21339 w_tx_fifo_data[16]
.sym 21340 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 21347 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21349 $PACKER_VCC_NET
.sym 21350 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 21353 tx_fifo.wr_addr[8]
.sym 21354 w_tx_fifo_pull
.sym 21364 $PACKER_VCC_NET
.sym 21365 tx_fifo.rd_addr[5]
.sym 21368 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21369 tx_fifo.rd_addr[1]
.sym 21370 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21376 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21378 tx_fifo.rd_addr[2]
.sym 21380 w_tx_fifo_data[17]
.sym 21382 w_tx_fifo_data[19]
.sym 21383 tx_fifo.rd_addr[0]
.sym 21384 tx_fifo.rd_addr[7]
.sym 21385 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21387 w_tx_fifo_pull
.sym 21389 tx_fifo.rd_addr[6]
.sym 21392 o_smi_read_req$SB_IO_OUT
.sym 21395 w_tx_fifo_pull
.sym 21398 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21408 tx_fifo.rd_addr[2]
.sym 21409 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21411 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21412 tx_fifo.rd_addr[5]
.sym 21413 tx_fifo.rd_addr[6]
.sym 21414 tx_fifo.rd_addr[7]
.sym 21415 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21416 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21417 tx_fifo.rd_addr[1]
.sym 21418 tx_fifo.rd_addr[0]
.sym 21419 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21420 w_tx_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_tx_fifo_data[19]
.sym 21429 w_tx_fifo_data[17]
.sym 21432 w_rx_fifo_pulled_data[22]
.sym 21448 w_tx_fifo_data[25]
.sym 21449 lvds_rx_24_inst.r_phase_count[0]
.sym 21451 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21455 tx_fifo.rd_addr[1]
.sym 21456 w_rx_fifo_data[13]
.sym 21462 tx_fifo.wr_addr[2]
.sym 21464 w_tx_fifo_data[26]
.sym 21466 w_tx_fifo_data[24]
.sym 21467 tx_fifo.wr_addr[9]
.sym 21468 tx_fifo.wr_addr[6]
.sym 21470 tx_fifo.wr_addr[7]
.sym 21471 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21472 tx_fifo.wr_addr[5]
.sym 21473 tx_fifo.wr_addr[4]
.sym 21474 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21475 $PACKER_VCC_NET
.sym 21476 tx_fifo.wr_addr[3]
.sym 21489 w_tx_fifo_push
.sym 21491 tx_fifo.wr_addr[8]
.sym 21495 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 21496 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 21497 spi_if_ins.w_rx_data[5]
.sym 21498 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 21499 spi_if_ins.w_rx_data[0]
.sym 21500 spi_if_ins.w_rx_data[1]
.sym 21501 spi_if_ins.w_rx_data[4]
.sym 21510 tx_fifo.wr_addr[2]
.sym 21511 tx_fifo.wr_addr[3]
.sym 21513 tx_fifo.wr_addr[4]
.sym 21514 tx_fifo.wr_addr[5]
.sym 21515 tx_fifo.wr_addr[6]
.sym 21516 tx_fifo.wr_addr[7]
.sym 21517 tx_fifo.wr_addr[8]
.sym 21518 tx_fifo.wr_addr[9]
.sym 21519 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21520 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21521 r_counter_$glb_clk
.sym 21522 w_tx_fifo_push
.sym 21524 w_tx_fifo_data[24]
.sym 21528 w_tx_fifo_data[26]
.sym 21531 $PACKER_VCC_NET
.sym 21547 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 21549 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 21550 w_tx_fifo_pull
.sym 21551 w_rx_fifo_pulled_data[23]
.sym 21556 w_rx_fifo_pulled_data[20]
.sym 21564 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21566 w_tx_fifo_data[27]
.sym 21568 $PACKER_VCC_NET
.sym 21569 tx_fifo.rd_addr[5]
.sym 21571 tx_fifo.rd_addr[0]
.sym 21575 w_tx_fifo_pull
.sym 21577 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21581 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21586 w_tx_fifo_data[25]
.sym 21588 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21590 tx_fifo.rd_addr[7]
.sym 21591 tx_fifo.rd_addr[6]
.sym 21593 tx_fifo.rd_addr[1]
.sym 21595 tx_fifo.rd_addr[2]
.sym 21597 spi_if_ins.spi.r_rx_byte[6]
.sym 21599 spi_if_ins.spi.r_rx_byte[2]
.sym 21601 spi_if_ins.spi.r_rx_byte[0]
.sym 21602 spi_if_ins.spi.r_rx_byte[5]
.sym 21612 tx_fifo.rd_addr[2]
.sym 21613 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21615 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21616 tx_fifo.rd_addr[5]
.sym 21617 tx_fifo.rd_addr[6]
.sym 21618 tx_fifo.rd_addr[7]
.sym 21619 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21620 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21621 tx_fifo.rd_addr[1]
.sym 21622 tx_fifo.rd_addr[0]
.sym 21623 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21624 w_tx_fifo_pull
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_tx_fifo_data[27]
.sym 21633 w_tx_fifo_data[25]
.sym 21639 spi_if_ins.w_rx_data[1]
.sym 21643 spi_if_ins.w_rx_data[4]
.sym 21652 w_rx_fifo_data[17]
.sym 21653 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21654 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 21656 o_miso_$_TBUF__Y_E
.sym 21666 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21667 rx_fifo.wr_addr[5]
.sym 21670 rx_fifo.wr_addr[6]
.sym 21671 rx_fifo.wr_addr[3]
.sym 21672 rx_fifo.wr_addr[4]
.sym 21677 rx_fifo.wr_addr[8]
.sym 21678 rx_fifo.wr_addr[0]
.sym 21679 rx_fifo.wr_addr[2]
.sym 21681 w_rx_fifo_data[16]
.sym 21684 w_rx_fifo_push
.sym 21686 $PACKER_VCC_NET
.sym 21692 rx_fifo.wr_addr[7]
.sym 21695 w_rx_fifo_data[18]
.sym 21696 rx_fifo.wr_addr[9]
.sym 21698 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 21699 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 21700 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 21702 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 21703 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 21704 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 21705 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 21714 rx_fifo.wr_addr[2]
.sym 21715 rx_fifo.wr_addr[3]
.sym 21717 rx_fifo.wr_addr[4]
.sym 21718 rx_fifo.wr_addr[5]
.sym 21719 rx_fifo.wr_addr[6]
.sym 21720 rx_fifo.wr_addr[7]
.sym 21721 rx_fifo.wr_addr[8]
.sym 21722 rx_fifo.wr_addr[9]
.sym 21723 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21724 rx_fifo.wr_addr[0]
.sym 21725 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21726 w_rx_fifo_push
.sym 21728 w_rx_fifo_data[16]
.sym 21732 w_rx_fifo_data[18]
.sym 21735 $PACKER_VCC_NET
.sym 21746 rx_fifo.wr_addr[6]
.sym 21752 $PACKER_VCC_NET
.sym 21753 rx_fifo.wr_addr[5]
.sym 21754 w_rx_fifo_pull
.sym 21758 w_rx_fifo_pull
.sym 21761 w_rx_fifo_data[14]
.sym 21763 spi_if_ins.w_rx_data[0]
.sym 21768 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 21770 w_rx_fifo_pull
.sym 21771 rx_fifo.rd_addr[9]
.sym 21772 rx_fifo.rd_addr[8]
.sym 21773 rx_fifo.rd_addr[7]
.sym 21777 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 21781 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21785 rx_fifo.rd_addr[0]
.sym 21786 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21788 $PACKER_VCC_NET
.sym 21790 w_rx_fifo_data[17]
.sym 21791 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21795 w_rx_fifo_data[19]
.sym 21798 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21802 w_rx_data[5]
.sym 21804 w_rx_data[7]
.sym 21806 w_rx_data[6]
.sym 21816 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21817 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21819 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21820 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21821 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 21822 rx_fifo.rd_addr[7]
.sym 21823 rx_fifo.rd_addr[8]
.sym 21824 rx_fifo.rd_addr[9]
.sym 21825 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 21826 rx_fifo.rd_addr[0]
.sym 21827 r_counter_$glb_clk
.sym 21828 w_rx_fifo_pull
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_fifo_data[19]
.sym 21837 w_rx_fifo_data[17]
.sym 21847 rx_fifo.rd_addr[9]
.sym 21852 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 21854 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 21858 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21859 w_rx_data[6]
.sym 21860 w_rx_fifo_data[13]
.sym 21862 rx_fifo.wr_addr[7]
.sym 21865 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21872 rx_fifo.wr_addr[8]
.sym 21875 rx_fifo.wr_addr[3]
.sym 21876 w_rx_fifo_data[30]
.sym 21878 rx_fifo.wr_addr[9]
.sym 21879 rx_fifo.wr_addr[2]
.sym 21881 w_rx_fifo_data[28]
.sym 21882 rx_fifo.wr_addr[0]
.sym 21885 rx_fifo.wr_addr[4]
.sym 21886 rx_fifo.wr_addr[6]
.sym 21887 rx_fifo.wr_addr[7]
.sym 21890 $PACKER_VCC_NET
.sym 21891 rx_fifo.wr_addr[5]
.sym 21897 w_rx_fifo_push
.sym 21899 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21902 w_rx_data[3]
.sym 21903 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 21904 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 21905 w_rx_data[4]
.sym 21906 w_rx_data[1]
.sym 21907 w_rx_data[2]
.sym 21908 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 21909 w_rx_data[0]
.sym 21918 rx_fifo.wr_addr[2]
.sym 21919 rx_fifo.wr_addr[3]
.sym 21921 rx_fifo.wr_addr[4]
.sym 21922 rx_fifo.wr_addr[5]
.sym 21923 rx_fifo.wr_addr[6]
.sym 21924 rx_fifo.wr_addr[7]
.sym 21925 rx_fifo.wr_addr[8]
.sym 21926 rx_fifo.wr_addr[9]
.sym 21927 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 21928 rx_fifo.wr_addr[0]
.sym 21929 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21930 w_rx_fifo_push
.sym 21932 w_rx_fifo_data[28]
.sym 21936 w_rx_fifo_data[30]
.sym 21939 $PACKER_VCC_NET
.sym 21946 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 21950 rx_fifo.wr_addr[0]
.sym 21951 rx_fifo.wr_addr[3]
.sym 21953 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 21955 w_rx_data[5]
.sym 21956 o_led0$SB_IO_OUT
.sym 21958 w_rx_fifo_pulled_data[21]
.sym 21960 w_rx_data[7]
.sym 21961 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 21963 w_rx_fifo_pulled_data[20]
.sym 21965 w_rx_fifo_data[22]
.sym 21966 w_rx_fifo_pulled_data[23]
.sym 21967 w_rx_fifo_data[31]
.sym 21974 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 21976 $PACKER_VCC_NET
.sym 21978 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21982 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 21983 w_rx_fifo_pull
.sym 21984 rx_fifo.rd_addr[0]
.sym 21987 rx_fifo.rd_addr[8]
.sym 21990 w_rx_fifo_data[31]
.sym 21993 rx_fifo.rd_addr[7]
.sym 21994 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 21995 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21997 w_rx_fifo_data[29]
.sym 22002 rx_fifo.rd_addr[9]
.sym 22003 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22009 o_led1$SB_IO_OUT
.sym 22010 o_led0$SB_IO_OUT
.sym 22020 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22021 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 22023 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 22024 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22025 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22026 rx_fifo.rd_addr[7]
.sym 22027 rx_fifo.rd_addr[8]
.sym 22028 rx_fifo.rd_addr[9]
.sym 22029 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 22030 rx_fifo.rd_addr[0]
.sym 22031 r_counter_$glb_clk
.sym 22032 w_rx_fifo_pull
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_fifo_data[31]
.sym 22041 w_rx_fifo_data[29]
.sym 22048 w_ioc[0]
.sym 22049 w_rx_data[4]
.sym 22050 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22053 w_rx_data[3]
.sym 22054 spi_if_ins.w_rx_data[2]
.sym 22056 spi_if_ins.w_rx_data[3]
.sym 22060 w_rx_data[4]
.sym 22061 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22062 w_rx_data[1]
.sym 22064 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 22065 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 22068 w_rx_data[0]
.sym 22074 rx_fifo.wr_addr[6]
.sym 22075 rx_fifo.wr_addr[9]
.sym 22077 rx_fifo.wr_addr[5]
.sym 22078 rx_fifo.wr_addr[2]
.sym 22080 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22083 rx_fifo.wr_addr[4]
.sym 22084 rx_fifo.wr_addr[0]
.sym 22085 rx_fifo.wr_addr[8]
.sym 22088 rx_fifo.wr_addr[3]
.sym 22092 w_rx_fifo_push
.sym 22094 $PACKER_VCC_NET
.sym 22100 rx_fifo.wr_addr[7]
.sym 22103 w_rx_fifo_data[22]
.sym 22105 w_rx_fifo_data[20]
.sym 22106 io_ctrl_ins.o_pmod[0]
.sym 22107 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 22108 io_ctrl_ins.o_pmod[3]
.sym 22109 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 22111 io_ctrl_ins.o_pmod[7]
.sym 22112 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 22113 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22122 rx_fifo.wr_addr[2]
.sym 22123 rx_fifo.wr_addr[3]
.sym 22125 rx_fifo.wr_addr[4]
.sym 22126 rx_fifo.wr_addr[5]
.sym 22127 rx_fifo.wr_addr[6]
.sym 22128 rx_fifo.wr_addr[7]
.sym 22129 rx_fifo.wr_addr[8]
.sym 22130 rx_fifo.wr_addr[9]
.sym 22131 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22132 rx_fifo.wr_addr[0]
.sym 22133 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22134 w_rx_fifo_push
.sym 22136 w_rx_fifo_data[20]
.sym 22140 w_rx_fifo_data[22]
.sym 22143 $PACKER_VCC_NET
.sym 22145 o_led1$SB_IO_OUT
.sym 22146 o_led1$SB_IO_OUT
.sym 22150 rx_fifo.wr_addr[0]
.sym 22152 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 22157 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 22159 rx_fifo.wr_addr[4]
.sym 22160 $PACKER_VCC_NET
.sym 22162 io_ctrl_ins.rf_pin_state[3]
.sym 22165 w_rx_fifo_data[14]
.sym 22168 rx_fifo.wr_addr[5]
.sym 22171 w_rx_fifo_pull
.sym 22176 w_rx_fifo_data[21]
.sym 22177 rx_fifo.rd_addr[7]
.sym 22180 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22182 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 22186 rx_fifo.rd_addr[9]
.sym 22191 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 22192 rx_fifo.rd_addr[8]
.sym 22194 w_rx_fifo_pull
.sym 22196 $PACKER_VCC_NET
.sym 22198 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22199 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22200 rx_fifo.rd_addr[0]
.sym 22201 w_rx_fifo_data[23]
.sym 22206 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 22209 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22210 o_shdn_rx_lna$SB_IO_OUT
.sym 22211 io_ctrl_ins.mixer_en_state
.sym 22212 o_rx_h_tx_l$SB_IO_OUT
.sym 22213 o_tr_vc2$SB_IO_OUT
.sym 22214 o_shdn_tx_lna$SB_IO_OUT
.sym 22215 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22224 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22225 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 22227 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 22228 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22229 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22230 rx_fifo.rd_addr[7]
.sym 22231 rx_fifo.rd_addr[8]
.sym 22232 rx_fifo.rd_addr[9]
.sym 22233 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 22234 rx_fifo.rd_addr[0]
.sym 22235 r_counter_$glb_clk
.sym 22236 w_rx_fifo_pull
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_fifo_data[23]
.sym 22245 w_rx_fifo_data[21]
.sym 22252 rx_fifo.rd_addr[9]
.sym 22258 io_ctrl_ins.pmod_dir_state[5]
.sym 22262 i_rst_b$SB_IO_IN
.sym 22264 rx_fifo.wr_addr[7]
.sym 22271 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22273 w_rx_fifo_data[13]
.sym 22280 rx_fifo.wr_addr[4]
.sym 22281 rx_fifo.wr_addr[7]
.sym 22282 rx_fifo.wr_addr[2]
.sym 22283 rx_fifo.wr_addr[0]
.sym 22284 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22285 rx_fifo.wr_addr[9]
.sym 22287 rx_fifo.wr_addr[8]
.sym 22288 rx_fifo.wr_addr[3]
.sym 22289 w_rx_fifo_push
.sym 22291 w_rx_fifo_data[12]
.sym 22294 rx_fifo.wr_addr[6]
.sym 22298 $PACKER_VCC_NET
.sym 22303 w_rx_fifo_data[14]
.sym 22306 rx_fifo.wr_addr[5]
.sym 22310 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22311 io_ctrl_ins.rf_pin_state[0]
.sym 22315 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 22316 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 22317 io_ctrl_ins.rf_pin_state[1]
.sym 22326 rx_fifo.wr_addr[2]
.sym 22327 rx_fifo.wr_addr[3]
.sym 22329 rx_fifo.wr_addr[4]
.sym 22330 rx_fifo.wr_addr[5]
.sym 22331 rx_fifo.wr_addr[6]
.sym 22332 rx_fifo.wr_addr[7]
.sym 22333 rx_fifo.wr_addr[8]
.sym 22334 rx_fifo.wr_addr[9]
.sym 22335 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22336 rx_fifo.wr_addr[0]
.sym 22337 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22338 w_rx_fifo_push
.sym 22340 w_rx_fifo_data[12]
.sym 22344 w_rx_fifo_data[14]
.sym 22347 $PACKER_VCC_NET
.sym 22352 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 22353 o_shdn_tx_lna$SB_IO_OUT
.sym 22356 rx_fifo.wr_addr[4]
.sym 22360 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22380 w_rx_fifo_data[15]
.sym 22382 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 22384 $PACKER_VCC_NET
.sym 22387 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 22388 rx_fifo.rd_addr[0]
.sym 22391 rx_fifo.rd_addr[8]
.sym 22395 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22398 w_rx_fifo_pull
.sym 22401 rx_fifo.rd_addr[7]
.sym 22403 rx_fifo.rd_addr[9]
.sym 22404 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22407 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 22409 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22411 w_rx_fifo_data[13]
.sym 22424 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22425 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 22427 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 22428 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22429 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22430 rx_fifo.rd_addr[7]
.sym 22431 rx_fifo.rd_addr[8]
.sym 22432 rx_fifo.rd_addr[9]
.sym 22433 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 22434 rx_fifo.rd_addr[0]
.sym 22435 r_counter_$glb_clk
.sym 22436 w_rx_fifo_pull
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_fifo_data[15]
.sym 22445 w_rx_fifo_data[13]
.sym 22461 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 22466 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22470 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22528 int_miso
.sym 22536 o_miso_$_TBUF__Y_E
.sym 22547 smi_ctrl_ins.w_fifo_push_trigger
.sym 22563 i_mosi$SB_IO_IN
.sym 22588 smi_ctrl_ins.tx_reg_state[2]
.sym 22595 smi_ctrl_ins.tx_reg_state[0]
.sym 22604 i_rst_b$SB_IO_IN
.sym 22605 w_smi_data_input[7]
.sym 22611 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 22612 smi_ctrl_ins.tx_reg_state[3]
.sym 22613 smi_ctrl_ins.tx_reg_state[1]
.sym 22617 smi_ctrl_ins.tx_reg_state[1]
.sym 22619 smi_ctrl_ins.tx_reg_state[2]
.sym 22620 smi_ctrl_ins.tx_reg_state[3]
.sym 22636 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 22638 i_rst_b$SB_IO_IN
.sym 22641 smi_ctrl_ins.tx_reg_state[0]
.sym 22643 i_rst_b$SB_IO_IN
.sym 22644 w_smi_data_input[7]
.sym 22648 i_rst_b$SB_IO_IN
.sym 22649 w_smi_data_input[7]
.sym 22650 smi_ctrl_ins.tx_reg_state[2]
.sym 22659 w_smi_data_input[7]
.sym 22660 smi_ctrl_ins.tx_reg_state[1]
.sym 22662 i_rst_b$SB_IO_IN
.sym 22664 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22675 smi_ctrl_ins.r_fifo_push
.sym 22682 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22687 smi_ctrl_ins.tx_reg_state[0]
.sym 22689 int_miso
.sym 22698 i_ss$SB_IO_IN
.sym 22699 w_smi_data_input[7]
.sym 22702 i_sck$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22715 tx_fifo.rd_addr_gray_wr_r[4]
.sym 22724 i_ss$SB_IO_IN
.sym 22726 tx_fifo.rd_addr_gray_wr[2]
.sym 22729 i_sck$SB_IO_IN
.sym 22735 w_tx_fifo_push
.sym 22767 tx_fifo.rd_addr_gray_wr[4]
.sym 22774 w_tx_fifo_push
.sym 22782 tx_fifo.rd_addr_gray_wr[4]
.sym 22799 w_tx_fifo_push
.sym 22827 r_counter_$glb_clk
.sym 22829 o_miso_$_TBUF__Y_E
.sym 22832 w_tx_fifo_push
.sym 22834 smi_ctrl_ins.r_fifo_push_1
.sym 22840 spi_if_ins.w_rx_data[1]
.sym 22854 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 22872 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 22873 w_tx_fifo_pulled_data[12]
.sym 22875 w_tx_fifo_pulled_data[2]
.sym 22881 w_tx_fifo_pulled_data[14]
.sym 22882 i_smi_a2$SB_IO_IN
.sym 22899 w_tx_fifo_pulled_data[15]
.sym 22916 i_smi_a2$SB_IO_IN
.sym 22917 w_tx_fifo_pulled_data[14]
.sym 22921 i_smi_a2$SB_IO_IN
.sym 22923 w_tx_fifo_pulled_data[12]
.sym 22933 w_tx_fifo_pulled_data[2]
.sym 22935 i_smi_a2$SB_IO_IN
.sym 22939 w_tx_fifo_pulled_data[15]
.sym 22942 i_smi_a2$SB_IO_IN
.sym 22949 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 22950 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22951 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 22962 spi_if_ins.w_rx_data[4]
.sym 22967 w_tx_fifo_push
.sym 22971 o_miso_$_TBUF__Y_E
.sym 22978 w_tx_fifo_push
.sym 22979 tx_fifo.wr_addr_gray[5]
.sym 22980 i_ss$SB_IO_IN
.sym 22985 i_sck$SB_IO_IN
.sym 23004 w_tx_fifo_push
.sym 23009 tx_fifo.rd_addr_gray_wr[0]
.sym 23016 tx_fifo.rd_addr_gray[3]
.sym 23019 tx_fifo.rd_addr_gray[5]
.sym 23020 tx_fifo.rd_addr_gray[2]
.sym 23021 tx_fifo.rd_addr_gray_wr[3]
.sym 23022 tx_fifo.rd_addr_gray[4]
.sym 23023 tx_fifo.rd_addr_gray[0]
.sym 23029 tx_fifo.rd_addr_gray[0]
.sym 23033 tx_fifo.rd_addr_gray[2]
.sym 23040 tx_fifo.rd_addr_gray[4]
.sym 23047 w_tx_fifo_push
.sym 23051 tx_fifo.rd_addr_gray[3]
.sym 23056 tx_fifo.rd_addr_gray[5]
.sym 23064 tx_fifo.rd_addr_gray_wr[0]
.sym 23068 tx_fifo.rd_addr_gray_wr[3]
.sym 23073 r_counter_$glb_clk
.sym 23077 tx_fifo.rd_addr_gray[5]
.sym 23078 tx_fifo.rd_addr_gray[2]
.sym 23080 tx_fifo.rd_addr_gray[4]
.sym 23081 tx_fifo.rd_addr_gray[0]
.sym 23082 tx_fifo.rd_addr_gray[3]
.sym 23086 w_rx_data[1]
.sym 23099 o_smi_read_req$SB_IO_OUT
.sym 23101 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23105 w_tx_fifo_pull
.sym 23106 w_tx_fifo_push
.sym 23107 w_tx_fifo_full
.sym 23127 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 23139 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23157 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23195 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 23196 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23197 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23198 tx_fifo.wr_addr_gray_rd[5]
.sym 23214 tx_fifo.rd_addr[1]
.sym 23221 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23224 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 23226 i_sck$SB_IO_IN
.sym 23227 i_ss$SB_IO_IN
.sym 23229 w_rx_fifo_empty
.sym 23230 i_glob_clock$SB_IO_IN
.sym 23231 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23232 spi_if_ins.w_rx_data[0]
.sym 23252 tx_fifo.wr_addr_gray_rd[4]
.sym 23263 tx_fifo.wr_addr_gray_rd[5]
.sym 23264 tx_fifo.wr_addr_gray[4]
.sym 23265 tx_fifo.wr_addr_gray[0]
.sym 23272 tx_fifo.wr_addr_gray_rd[4]
.sym 23278 tx_fifo.wr_addr_gray[0]
.sym 23297 tx_fifo.wr_addr_gray_rd[5]
.sym 23305 tx_fifo.wr_addr_gray[4]
.sym 23319 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23323 spi_if_ins.spi.r_rx_byte[7]
.sym 23346 i_sck$SB_IO_IN
.sym 23349 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23351 $PACKER_VCC_NET
.sym 23366 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 23372 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23374 i_smi_a2$SB_IO_IN
.sym 23378 w_tx_fifo_empty
.sym 23379 w_tx_fifo_full
.sym 23387 i_ss$SB_IO_IN
.sym 23389 w_rx_fifo_empty
.sym 23395 w_rx_fifo_empty
.sym 23396 i_smi_a2$SB_IO_IN
.sym 23398 w_tx_fifo_full
.sym 23416 w_tx_fifo_empty
.sym 23433 i_ss$SB_IO_IN
.sym 23434 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23442 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23443 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 23444 lvds_rx_24_inst.r_phase_count[1]
.sym 23450 r_counter
.sym 23454 w_rx_data[0]
.sym 23455 o_led0$SB_IO_OUT
.sym 23468 i_ss$SB_IO_IN
.sym 23472 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23473 i_sck$SB_IO_IN
.sym 23477 i_sck$SB_IO_IN
.sym 23478 i_sck$SB_IO_IN
.sym 23491 spi_if_ins.spi.r_rx_byte[5]
.sym 23494 $PACKER_VCC_NET
.sym 23495 spi_if_ins.spi.r_rx_byte[7]
.sym 23498 spi_if_ins.spi.r_rx_byte[0]
.sym 23500 lvds_rx_24_inst.r_phase_count[0]
.sym 23501 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23503 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23506 spi_if_ins.spi.r_rx_byte[4]
.sym 23509 lvds_rx_24_inst.r_phase_count[1]
.sym 23511 $PACKER_VCC_NET
.sym 23515 spi_if_ins.spi.r_rx_byte[1]
.sym 23517 $nextpnr_ICESTORM_LC_8$O
.sym 23520 lvds_rx_24_inst.r_phase_count[0]
.sym 23523 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 23525 $PACKER_VCC_NET
.sym 23526 lvds_rx_24_inst.r_phase_count[1]
.sym 23527 lvds_rx_24_inst.r_phase_count[0]
.sym 23531 $PACKER_VCC_NET
.sym 23532 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23533 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 23537 spi_if_ins.spi.r_rx_byte[5]
.sym 23545 spi_if_ins.spi.r_rx_byte[7]
.sym 23551 spi_if_ins.spi.r_rx_byte[0]
.sym 23555 spi_if_ins.spi.r_rx_byte[1]
.sym 23562 spi_if_ins.spi.r_rx_byte[4]
.sym 23564 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23565 r_counter_$glb_clk
.sym 23568 i_rst_b_SB_LUT4_I3_O
.sym 23571 spi_if_ins.spi.r_rx_byte[3]
.sym 23572 spi_if_ins.spi.r_rx_byte[4]
.sym 23573 spi_if_ins.spi.r_rx_byte[1]
.sym 23580 $PACKER_VCC_NET
.sym 23581 spi_if_ins.w_rx_data[0]
.sym 23591 spi_if_ins.w_rx_data[6]
.sym 23592 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 23594 spi_if_ins.w_rx_data[5]
.sym 23595 w_rx_data[5]
.sym 23596 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 23597 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23599 w_rx_data[7]
.sym 23610 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23612 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23615 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23621 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23633 i_sck$SB_IO_IN
.sym 23636 i_mosi$SB_IO_IN
.sym 23647 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23660 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23673 i_mosi$SB_IO_IN
.sym 23677 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23687 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23688 i_sck$SB_IO_IN
.sym 23696 spi_if_ins.w_rx_data[6]
.sym 23704 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23715 w_rx_data[6]
.sym 23716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 23717 spi_if_ins.w_rx_data[0]
.sym 23718 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23719 spi_if_ins.w_rx_data[6]
.sym 23732 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23733 o_miso_$_TBUF__Y_E
.sym 23738 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23743 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23745 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23747 i_sck$SB_IO_IN
.sym 23750 i_mosi$SB_IO_IN
.sym 23755 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23760 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23767 i_mosi$SB_IO_IN
.sym 23771 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23779 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23789 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23796 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23801 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23808 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23810 o_miso_$_TBUF__Y_E
.sym 23811 i_sck$SB_IO_IN
.sym 23813 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23814 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 23815 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 23837 w_rx_data[7]
.sym 23838 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23840 w_rx_data[0]
.sym 23843 w_ioc[0]
.sym 23844 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23845 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23846 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23848 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23856 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23860 spi_if_ins.w_rx_data[6]
.sym 23864 spi_if_ins.w_rx_data[5]
.sym 23867 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23902 spi_if_ins.w_rx_data[5]
.sym 23911 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23923 spi_if_ins.w_rx_data[6]
.sym 23933 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23937 w_ioc[0]
.sym 23938 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23941 $PACKER_GND_NET
.sym 23961 w_rx_data[5]
.sym 23964 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23968 w_rx_data[3]
.sym 23970 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23971 w_ioc[0]
.sym 23979 spi_if_ins.w_rx_data[0]
.sym 23980 spi_if_ins.w_rx_data[2]
.sym 23990 spi_if_ins.w_rx_data[3]
.sym 23993 w_ioc[2]
.sym 23995 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23996 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 23997 w_ioc[3]
.sym 23998 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23999 spi_if_ins.w_rx_data[4]
.sym 24002 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 24003 w_ioc[4]
.sym 24004 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24005 spi_if_ins.w_rx_data[1]
.sym 24006 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 24010 spi_if_ins.w_rx_data[3]
.sym 24016 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 24017 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 24018 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 24019 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 24022 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 24029 spi_if_ins.w_rx_data[4]
.sym 24035 spi_if_ins.w_rx_data[1]
.sym 24042 spi_if_ins.w_rx_data[2]
.sym 24046 w_ioc[3]
.sym 24048 w_ioc[2]
.sym 24049 w_ioc[4]
.sym 24053 spi_if_ins.w_rx_data[0]
.sym 24056 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24057 r_counter_$glb_clk
.sym 24060 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 24062 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 24064 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 24080 $PACKER_VCC_NET
.sym 24083 w_rx_data[5]
.sym 24084 w_rx_data[7]
.sym 24086 w_rx_data[4]
.sym 24087 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 24089 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24090 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 24102 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 24107 w_rx_data[0]
.sym 24112 w_rx_data[1]
.sym 24163 w_rx_data[1]
.sym 24170 w_rx_data[0]
.sym 24179 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 24180 r_counter_$glb_clk
.sym 24181 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 24182 o_rx_h_tx_l$SB_IO_OUT
.sym 24183 io_ctrl_ins.o_pmod[4]
.sym 24185 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 24187 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24189 io_ctrl_ins.o_pmod[5]
.sym 24207 w_rx_data[6]
.sym 24208 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24211 io_ctrl_ins.rf_pin_state[2]
.sym 24212 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24215 o_tr_vc1_b$SB_IO_OUT
.sym 24216 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24223 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24225 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24226 io_ctrl_ins.mixer_en_state
.sym 24228 o_tr_vc2$SB_IO_OUT
.sym 24231 io_ctrl_ins.o_pmod[0]
.sym 24234 io_ctrl_ins.pmod_dir_state[5]
.sym 24235 o_rx_h_tx_l$SB_IO_OUT
.sym 24236 w_rx_data[7]
.sym 24237 w_rx_data[0]
.sym 24240 w_rx_data[3]
.sym 24241 w_ioc[0]
.sym 24244 io_ctrl_ins.o_pmod[7]
.sym 24249 io_ctrl_ins.o_pmod[3]
.sym 24253 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 24257 w_rx_data[0]
.sym 24262 io_ctrl_ins.o_pmod[0]
.sym 24263 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24264 io_ctrl_ins.mixer_en_state
.sym 24265 w_ioc[0]
.sym 24271 w_rx_data[3]
.sym 24275 io_ctrl_ins.pmod_dir_state[5]
.sym 24276 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 24289 w_rx_data[7]
.sym 24292 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24293 io_ctrl_ins.o_pmod[7]
.sym 24294 w_ioc[0]
.sym 24295 o_rx_h_tx_l$SB_IO_OUT
.sym 24298 io_ctrl_ins.o_pmod[3]
.sym 24299 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24300 o_tr_vc2$SB_IO_OUT
.sym 24301 w_ioc[0]
.sym 24302 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24303 r_counter_$glb_clk
.sym 24305 io_ctrl_ins.rf_pin_state[4]
.sym 24309 io_ctrl_ins.rf_pin_state[7]
.sym 24310 io_ctrl_ins.rf_pin_state[5]
.sym 24312 io_ctrl_ins.rf_pin_state[6]
.sym 24320 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 24329 o_tr_vc1$SB_IO_OUT
.sym 24348 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24351 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24352 io_ctrl_ins.rf_pin_state[3]
.sym 24353 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24355 io_ctrl_ins.rf_pin_state[0]
.sym 24359 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24361 io_ctrl_ins.rf_pin_state[1]
.sym 24366 io_ctrl_ins.rf_pin_state[7]
.sym 24370 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24371 io_ctrl_ins.rf_pin_state[2]
.sym 24372 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24375 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24377 io_ctrl_ins.rf_pin_state[6]
.sym 24385 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24386 io_ctrl_ins.rf_pin_state[6]
.sym 24387 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24391 io_ctrl_ins.rf_pin_state[1]
.sym 24392 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24394 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24397 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24398 io_ctrl_ins.rf_pin_state[0]
.sym 24399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24404 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24405 io_ctrl_ins.rf_pin_state[7]
.sym 24406 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24409 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24410 io_ctrl_ins.rf_pin_state[3]
.sym 24411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24412 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24415 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24416 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24417 io_ctrl_ins.rf_pin_state[2]
.sym 24418 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24421 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24422 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24423 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24424 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24425 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24426 r_counter_$glb_clk
.sym 24432 o_tr_vc1_b$SB_IO_OUT
.sym 24434 o_tr_vc1$SB_IO_OUT
.sym 24444 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24457 o_tr_vc1$SB_IO_OUT
.sym 24459 o_tr_vc2$SB_IO_OUT
.sym 24473 i_rst_b$SB_IO_IN
.sym 24481 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24485 w_rx_data[1]
.sym 24487 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24489 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24490 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 24493 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24495 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24496 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24497 io_ctrl_ins.debug_mode[1]
.sym 24499 w_rx_data[0]
.sym 24502 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24503 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24504 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24505 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24510 w_rx_data[0]
.sym 24532 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24534 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24535 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24538 i_rst_b$SB_IO_IN
.sym 24539 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 24541 io_ctrl_ins.debug_mode[1]
.sym 24545 w_rx_data[1]
.sym 24548 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24549 r_counter_$glb_clk
.sym 24596 o_led0$SB_IO_OUT
.sym 24609 o_led0$SB_IO_OUT
.sym 24659 i_sck$SB_IO_IN
.sym 24690 w_smi_data_input[7]
.sym 24698 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 24750 w_smi_data_input[7]
.sym 24765 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 24766 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 24857 smi_ctrl_ins.w_fifo_push_trigger
.sym 24917 smi_ctrl_ins.w_fifo_push_trigger
.sym 24932 r_counter_$glb_clk
.sym 24933 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25014 w_tx_fifo_full
.sym 25019 i_ss$SB_IO_IN
.sym 25020 smi_ctrl_ins.r_fifo_push
.sym 25028 smi_ctrl_ins.r_fifo_push_1
.sym 25041 i_ss$SB_IO_IN
.sym 25058 smi_ctrl_ins.r_fifo_push_1
.sym 25060 w_tx_fifo_full
.sym 25061 smi_ctrl_ins.r_fifo_push
.sym 25073 smi_ctrl_ins.r_fifo_push
.sym 25087 r_counter_$glb_clk
.sym 25088 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25098 o_smi_read_req$SB_IO_OUT
.sym 25105 w_tx_fifo_push
.sym 25106 w_tx_fifo_full
.sym 25321 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25327 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 25329 tx_fifo.rd_addr[0]
.sym 25332 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 25338 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 25339 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 25344 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 25365 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 25371 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 25381 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 25386 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25389 tx_fifo.rd_addr[0]
.sym 25392 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 25396 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 25397 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25398 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25409 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 25413 tx_fifo.rd_addr[0]
.sym 25416 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 25482 tx_fifo.wr_addr_gray[5]
.sym 25508 tx_fifo.wr_addr_gray[5]
.sym 25552 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25627 i_sck$SB_IO_IN
.sym 25638 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 25651 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 25673 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 25706 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 25707 i_sck$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25791 i_glob_clock$SB_IO_IN
.sym 25796 r_counter
.sym 25799 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 25818 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 25854 r_counter
.sym 25862 i_glob_clock$SB_IO_IN
.sym 25863 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25940 i_rst_b$SB_IO_IN
.sym 25948 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 25953 i_sck$SB_IO_IN
.sym 25954 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25959 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25961 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25976 i_rst_b$SB_IO_IN
.sym 25995 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 26003 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 26009 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 26016 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 26017 i_sck$SB_IO_IN
.sym 26030 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 26036 $PACKER_VCC_NET
.sym 26094 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26117 spi_if_ins.spi.r_rx_byte[6]
.sym 26163 spi_if_ins.spi.r_rx_byte[6]
.sym 26171 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 26172 r_counter_$glb_clk
.sym 26181 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26247 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 26249 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26253 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 26265 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 26272 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 26273 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26277 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26280 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26281 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26282 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 26283 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26286 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26287 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 26288 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26289 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26292 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26293 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26294 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 26295 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26326 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 26327 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 26328 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 26402 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 26403 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 26404 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 26412 spi_if_ins.w_rx_data[0]
.sym 26429 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 26441 spi_if_ins.w_rx_data[0]
.sym 26447 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 26448 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 26449 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 26481 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 26482 r_counter_$glb_clk
.sym 26496 w_ioc[0]
.sym 26559 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 26560 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26561 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 26567 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26570 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26586 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 26596 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26597 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 26599 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26608 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26609 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26611 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 26620 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26621 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 26623 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26636 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 26637 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 26638 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 26651 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 26712 w_rx_data[5]
.sym 26714 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 26719 w_rx_data[4]
.sym 26722 w_ioc[0]
.sym 26732 o_tr_vc1$SB_IO_OUT
.sym 26735 io_ctrl_ins.o_pmod[5]
.sym 26736 o_tr_vc1_b$SB_IO_OUT
.sym 26737 io_ctrl_ins.o_pmod[4]
.sym 26739 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26740 o_rx_h_tx_l$SB_IO_OUT
.sym 26746 o_rx_h_tx_l$SB_IO_OUT
.sym 26751 w_rx_data[4]
.sym 26763 w_ioc[0]
.sym 26764 o_tr_vc1$SB_IO_OUT
.sym 26765 io_ctrl_ins.o_pmod[5]
.sym 26766 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26775 w_ioc[0]
.sym 26776 io_ctrl_ins.o_pmod[4]
.sym 26777 o_tr_vc1_b$SB_IO_OUT
.sym 26778 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26788 w_rx_data[5]
.sym 26791 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 26792 r_counter_$glb_clk
.sym 26804 w_ioc[0]
.sym 26805 o_tr_vc2$SB_IO_OUT
.sym 26813 o_tr_vc1$SB_IO_OUT
.sym 26868 w_rx_data[5]
.sym 26872 w_rx_data[6]
.sym 26875 w_rx_data[7]
.sym 26877 w_rx_data[4]
.sym 26878 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 26903 w_rx_data[4]
.sym 26925 w_rx_data[7]
.sym 26930 w_rx_data[5]
.sym 26942 w_rx_data[6]
.sym 26946 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 26947 r_counter_$glb_clk
.sym 26961 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 26962 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 27022 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27027 io_ctrl_ins.rf_pin_state[5]
.sym 27030 io_ctrl_ins.rf_pin_state[4]
.sym 27033 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 27051 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 27079 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27080 io_ctrl_ins.rf_pin_state[4]
.sym 27081 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 27091 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 27092 io_ctrl_ins.rf_pin_state[5]
.sym 27093 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27101 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 27102 r_counter_$glb_clk
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27290 o_smi_read_req$SB_IO_OUT
.sym 27427 i_glob_clock$SB_IO_IN
.sym 27429 r_counter
.sym 27453 r_counter
.sym 27459 i_rst_b_SB_LUT4_I3_O
.sym 27460 $PACKER_VCC_NET
.sym 27470 i_rst_b_SB_LUT4_I3_O
.sym 27484 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27596 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27617 o_tr_vc2$SB_IO_OUT
.sym 27623 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27652 o_tr_vc1_b$SB_IO_OUT
.sym 27655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27720 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27721 w_rx_09_fifo_data[11]
.sym 27748 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27749 w_rx_09_fifo_data[8]
.sym 27752 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27753 w_rx_09_fifo_data[1]
.sym 27756 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27757 w_rx_09_fifo_data[9]
.sym 27760 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27761 w_rx_09_fifo_data[2]
.sym 27764 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27765 w_rx_09_fifo_data[3]
.sym 27768 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27769 w_rx_09_fifo_data[7]
.sym 27772 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27773 w_rx_09_fifo_data[0]
.sym 27776 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27777 w_rx_09_fifo_data[5]
.sym 27780 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 27781 i_rst_b$SB_IO_IN
.sym 27789 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 27793 smi_ctrl_ins.int_cnt_rx[3]
.sym 27798 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 27799 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 27800 smi_ctrl_ins.int_cnt_rx[3]
.sym 27801 smi_ctrl_ins.int_cnt_rx[4]
.sym 27803 smi_ctrl_ins.int_cnt_rx[3]
.sym 27804 smi_ctrl_ins.int_cnt_rx[4]
.sym 27805 i_rst_b$SB_IO_IN
.sym 27808 smi_ctrl_ins.int_cnt_rx[3]
.sym 27809 smi_ctrl_ins.int_cnt_rx[4]
.sym 27810 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 27811 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 27812 smi_ctrl_ins.int_cnt_rx[3]
.sym 27813 smi_ctrl_ins.int_cnt_rx[4]
.sym 27814 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27815 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27816 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27817 w_lvds_rx_09_d1
.sym 27818 w_lvds_rx_09_d0
.sym 27827 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27828 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27829 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 27833 o_iq_tx_clk_p$SB_IO_OUT
.sym 27834 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27835 w_lvds_rx_09_d1
.sym 27836 w_lvds_rx_09_d0
.sym 27837 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27841 i_rst_b$SB_IO_IN
.sym 27842 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 27843 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 27844 smi_ctrl_ins.int_cnt_rx[3]
.sym 27845 smi_ctrl_ins.int_cnt_rx[4]
.sym 27846 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 27847 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 27848 smi_ctrl_ins.int_cnt_rx[3]
.sym 27849 smi_ctrl_ins.int_cnt_rx[4]
.sym 27851 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27852 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27853 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27854 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 27855 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 27856 smi_ctrl_ins.int_cnt_rx[3]
.sym 27857 smi_ctrl_ins.int_cnt_rx[4]
.sym 27858 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27859 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27860 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27861 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27862 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 27863 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 27864 smi_ctrl_ins.int_cnt_rx[3]
.sym 27865 smi_ctrl_ins.int_cnt_rx[4]
.sym 27867 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27868 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27869 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27870 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 27871 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 27872 smi_ctrl_ins.int_cnt_rx[3]
.sym 27873 smi_ctrl_ins.int_cnt_rx[4]
.sym 27875 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 27879 lvds_rx_09_inst.r_phase_count[1]
.sym 27880 $PACKER_VCC_NET
.sym 27881 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 27882 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 27884 $PACKER_VCC_NET
.sym 27885 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 27887 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 27888 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 27889 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 27890 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27891 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27892 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 27893 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27898 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27899 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27900 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 27901 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27902 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27903 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27904 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 27905 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27906 w_rx_fifo_pulled_data[3]
.sym 27914 w_rx_fifo_pulled_data[1]
.sym 27920 w_lvds_rx_09_d0
.sym 27921 w_lvds_rx_09_d1
.sym 27923 w_rx_09_fifo_data[3]
.sym 27924 w_rx_24_fifo_data[3]
.sym 27925 channel
.sym 27929 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27933 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 27950 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27951 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 27952 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 27953 w_lvds_rx_24_d1
.sym 27958 w_lvds_rx_24_d0
.sym 27963 w_rx_09_fifo_data[0]
.sym 27964 w_rx_24_fifo_data[0]
.sym 27965 channel
.sym 27967 w_rx_09_fifo_data[1]
.sym 27968 w_rx_24_fifo_data[1]
.sym 27969 channel
.sym 27978 w_rx_fifo_full
.sym 27979 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 27980 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 27981 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27989 w_lvds_tx_d1
.sym 27996 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 27997 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28002 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28008 rx_fifo.wr_addr[2]
.sym 28009 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28010 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 28014 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 28018 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28019 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28020 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28021 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 28022 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28026 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28036 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 28037 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 28038 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 28042 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 28046 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 28050 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 28054 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 28060 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 28061 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 28067 rx_fifo.wr_addr[0]
.sym 28072 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28073 rx_fifo.wr_addr[0]
.sym 28076 rx_fifo.wr_addr[2]
.sym 28077 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28080 rx_fifo.wr_addr[3]
.sym 28081 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28084 rx_fifo.wr_addr[4]
.sym 28085 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28088 rx_fifo.wr_addr[5]
.sym 28089 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28092 rx_fifo.wr_addr[6]
.sym 28093 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28096 rx_fifo.wr_addr[7]
.sym 28097 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28100 rx_fifo.wr_addr[8]
.sym 28101 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 28104 rx_fifo.wr_addr[9]
.sym 28105 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 28113 rx_fifo.wr_addr[0]
.sym 28120 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 28121 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 28128 rx_fifo.wr_addr_gray_rd_r[2]
.sym 28129 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28130 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28134 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28135 rx_fifo.rd_addr_gray_wr_r[3]
.sym 28136 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28137 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 28138 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28142 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28154 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28162 rx_fifo.wr_addr_gray[7]
.sym 28182 rx_fifo.wr_addr_gray[5]
.sym 28190 rx_fifo.wr_addr_gray[6]
.sym 28228 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28229 w_rx_09_fifo_data[22]
.sym 28232 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28233 w_rx_09_fifo_data[13]
.sym 28236 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28237 w_rx_09_fifo_data[24]
.sym 28244 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28245 w_rx_09_fifo_data[4]
.sym 28256 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28257 w_rx_09_fifo_data[6]
.sym 28260 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28261 w_rx_09_fifo_data[10]
.sym 28264 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28265 w_rx_09_fifo_data[23]
.sym 28268 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28269 w_rx_09_fifo_data[20]
.sym 28272 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28273 w_rx_09_fifo_data[12]
.sym 28276 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28277 w_rx_09_fifo_data[18]
.sym 28280 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28281 w_rx_09_fifo_data[15]
.sym 28284 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28285 w_rx_09_fifo_data[16]
.sym 28288 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28289 w_rx_09_fifo_data[14]
.sym 28292 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28293 w_rx_09_fifo_data[17]
.sym 28296 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28297 w_rx_09_fifo_data[25]
.sym 28300 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28301 w_rx_09_fifo_data[26]
.sym 28304 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28305 w_rx_09_fifo_data[27]
.sym 28308 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28309 w_rx_09_fifo_data[29]
.sym 28312 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28313 w_rx_09_fifo_data[19]
.sym 28316 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28317 w_rx_09_fifo_data[21]
.sym 28320 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28321 w_rx_09_fifo_data[28]
.sym 28322 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 28323 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 28324 smi_ctrl_ins.int_cnt_rx[3]
.sym 28325 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 28326 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 28327 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 28328 smi_ctrl_ins.int_cnt_rx[3]
.sym 28329 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 28333 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28334 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 28335 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 28336 smi_ctrl_ins.int_cnt_rx[3]
.sym 28337 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 28338 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 28339 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 28340 smi_ctrl_ins.int_cnt_rx[3]
.sym 28341 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 28342 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 28344 smi_ctrl_ins.int_cnt_rx[3]
.sym 28345 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 28346 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 28348 smi_ctrl_ins.int_cnt_rx[3]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 28350 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 28351 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 28352 smi_ctrl_ins.int_cnt_rx[3]
.sym 28353 smi_ctrl_ins.int_cnt_rx[4]
.sym 28354 rx_fifo.rd_data_o[26]
.sym 28358 rx_fifo.rd_data_o[29]
.sym 28362 w_rx_fifo_pulled_data[10]
.sym 28366 rx_fifo.rd_data_o[30]
.sym 28370 w_rx_fifo_pulled_data[14]
.sym 28374 w_rx_fifo_pulled_data[15]
.sym 28378 w_rx_fifo_pulled_data[13]
.sym 28382 rx_fifo.rd_data_o[28]
.sym 28388 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28389 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28397 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 28399 w_rx_09_fifo_data[12]
.sym 28400 w_rx_24_fifo_data[12]
.sym 28401 channel
.sym 28407 w_rx_09_fifo_data[9]
.sym 28408 w_rx_24_fifo_data[9]
.sym 28409 channel
.sym 28410 w_rx_fifo_full
.sym 28411 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28412 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28413 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28418 rx_fifo.rd_data_o[27]
.sym 28422 w_rx_fifo_pulled_data[2]
.sym 28426 w_rx_fifo_pulled_data[4]
.sym 28434 w_rx_fifo_pulled_data[11]
.sym 28438 w_rx_fifo_pulled_data[7]
.sym 28442 w_rx_fifo_pulled_data[12]
.sym 28446 w_rx_fifo_pulled_data[9]
.sym 28454 w_rx_fifo_pulled_data[19]
.sym 28462 w_rx_fifo_pulled_data[5]
.sym 28466 w_rx_fifo_pulled_data[21]
.sym 28470 w_rx_fifo_pulled_data[18]
.sym 28474 w_rx_fifo_pulled_data[6]
.sym 28481 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 28482 rx_fifo.wr_addr[9]
.sym 28488 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28489 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28490 rx_fifo.wr_addr_gray_rd[3]
.sym 28495 w_rx_09_fifo_data[2]
.sym 28496 w_rx_24_fifo_data[2]
.sym 28497 channel
.sym 28498 rx_fifo.wr_addr_gray[3]
.sym 28502 rx_fifo.wr_addr_gray[4]
.sym 28508 w_rx_fifo_pull
.sym 28509 i_rst_b$SB_IO_IN
.sym 28510 rx_fifo.wr_addr_gray[2]
.sym 28515 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28520 rx_fifo.wr_addr[2]
.sym 28524 rx_fifo.wr_addr[3]
.sym 28525 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28528 rx_fifo.wr_addr[4]
.sym 28529 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28532 rx_fifo.wr_addr[5]
.sym 28533 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28536 rx_fifo.wr_addr[6]
.sym 28537 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28540 rx_fifo.wr_addr[7]
.sym 28541 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28544 rx_fifo.wr_addr[8]
.sym 28545 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28548 rx_fifo.wr_addr[9]
.sym 28549 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 28550 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28551 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28552 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28553 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28555 rx_fifo.rd_addr_gray_wr_r[2]
.sym 28556 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28557 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 28560 rx_fifo.wr_addr[0]
.sym 28561 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 28563 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 28564 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 28565 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 28568 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 28569 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 28572 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28573 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 28576 rx_fifo.rd_addr_gray_wr_r[5]
.sym 28577 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 28580 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 28581 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 28585 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28591 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 28592 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28593 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28594 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 28598 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28599 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 28600 rx_fifo.rd_addr_gray_wr_r[2]
.sym 28601 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28604 w_rx_fifo_push
.sym 28605 i_rst_b$SB_IO_IN
.sym 28607 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28608 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 28609 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28612 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 28613 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 28618 rx_fifo.rd_addr_gray_wr[2]
.sym 28622 rx_fifo.rd_addr_gray_wr[3]
.sym 28626 rx_fifo.rd_addr_gray[5]
.sym 28630 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28631 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28632 rx_fifo.rd_addr_gray_wr_r[5]
.sym 28633 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28636 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 28637 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 28638 rx_fifo.rd_addr_gray[6]
.sym 28642 rx_fifo.rd_addr_gray_wr[6]
.sym 28646 rx_fifo.rd_addr_gray_wr[9]
.sym 28650 rx_fifo.rd_addr_gray[7]
.sym 28654 rx_fifo.rd_addr_gray[3]
.sym 28660 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 28661 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 28662 rx_fifo.rd_addr[9]
.sym 28666 rx_fifo.rd_addr_gray_wr[7]
.sym 28670 rx_fifo.rd_addr_gray[2]
.sym 28690 rx_fifo.wr_addr_gray[8]
.sym 28710 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 28714 w_smi_data_input[3]
.sym 28718 w_smi_data_input[0]
.sym 28722 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 28726 w_smi_data_input[1]
.sym 28730 w_smi_data_input[4]
.sym 28734 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 28741 w_tx_fifo_data[8]
.sym 28758 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 28762 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 28766 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 28772 i_smi_a2$SB_IO_IN
.sym 28773 w_tx_fifo_pulled_data[20]
.sym 28776 i_smi_a2$SB_IO_IN
.sym 28777 w_tx_fifo_pulled_data[9]
.sym 28780 i_smi_a2$SB_IO_IN
.sym 28781 w_tx_fifo_pulled_data[10]
.sym 28784 i_smi_a2$SB_IO_IN
.sym 28785 w_tx_fifo_pulled_data[28]
.sym 28788 i_smi_a2$SB_IO_IN
.sym 28789 w_tx_fifo_pulled_data[0]
.sym 28792 i_smi_a2$SB_IO_IN
.sym 28793 w_tx_fifo_pulled_data[4]
.sym 28796 i_smi_a2$SB_IO_IN
.sym 28797 w_tx_fifo_pulled_data[8]
.sym 28800 i_smi_a2$SB_IO_IN
.sym 28801 w_tx_fifo_pulled_data[11]
.sym 28804 i_smi_a2$SB_IO_IN
.sym 28805 w_tx_fifo_pulled_data[29]
.sym 28808 i_smi_a2$SB_IO_IN
.sym 28809 w_tx_fifo_pulled_data[5]
.sym 28813 w_lvds_tx_d0
.sym 28816 i_smi_a2$SB_IO_IN
.sym 28817 w_tx_fifo_pulled_data[22]
.sym 28820 i_smi_a2$SB_IO_IN
.sym 28821 w_tx_fifo_pulled_data[13]
.sym 28824 i_smi_a2$SB_IO_IN
.sym 28825 w_tx_fifo_pulled_data[7]
.sym 28828 i_smi_a2$SB_IO_IN
.sym 28829 w_tx_fifo_pulled_data[30]
.sym 28832 i_smi_a2$SB_IO_IN
.sym 28833 w_tx_fifo_pulled_data[31]
.sym 28839 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 28840 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28841 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 28842 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 28843 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 28844 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 28845 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 28850 lvds_tx_inst.r_fifo_data[22]
.sym 28851 lvds_tx_inst.r_fifo_data[20]
.sym 28852 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28853 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 28855 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 28856 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 28857 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 28859 w_rx_09_fifo_data[10]
.sym 28860 w_rx_24_fifo_data[10]
.sym 28861 channel
.sym 28863 w_rx_09_fifo_data[27]
.sym 28864 w_rx_24_fifo_data[27]
.sym 28865 channel
.sym 28866 lvds_tx_inst.r_fifo_data[30]
.sym 28867 lvds_tx_inst.r_fifo_data[28]
.sym 28868 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28869 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 28870 lvds_tx_inst.r_fifo_data[4]
.sym 28871 lvds_tx_inst.r_fifo_data[0]
.sym 28872 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 28873 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28874 w_rx_fifo_pulled_data[23]
.sym 28878 w_rx_fifo_pulled_data[24]
.sym 28882 w_rx_fifo_pulled_data[8]
.sym 28886 rx_fifo.rd_data_o[25]
.sym 28890 w_rx_fifo_pulled_data[22]
.sym 28894 w_rx_fifo_pulled_data[20]
.sym 28899 w_rx_09_fifo_data[8]
.sym 28900 w_rx_24_fifo_data[8]
.sym 28901 channel
.sym 28904 spi_if_ins.spi.r3_rx_done
.sym 28905 spi_if_ins.spi.r2_rx_done
.sym 28910 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 28911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 28912 smi_ctrl_ins.int_cnt_rx[3]
.sym 28913 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 28916 smi_ctrl_ins.int_cnt_rx[4]
.sym 28917 smi_ctrl_ins.int_cnt_rx[3]
.sym 28918 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 28919 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 28920 smi_ctrl_ins.int_cnt_rx[3]
.sym 28921 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 28923 w_rx_09_fifo_data[11]
.sym 28924 w_rx_24_fifo_data[11]
.sym 28925 channel
.sym 28927 w_rx_09_fifo_data[7]
.sym 28928 w_rx_24_fifo_data[7]
.sym 28929 channel
.sym 28930 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28931 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28932 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28933 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28935 smi_ctrl_ins.r_fifo_pull_1
.sym 28936 w_rx_fifo_empty
.sym 28937 smi_ctrl_ins.r_fifo_pull
.sym 28938 smi_ctrl_ins.r_fifo_pull
.sym 28943 w_rx_09_fifo_data[24]
.sym 28944 w_rx_24_fifo_data[24]
.sym 28945 channel
.sym 28946 smi_ctrl_ins.w_fifo_pull_trigger
.sym 28951 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28952 spi_if_ins.state_if[0]
.sym 28953 spi_if_ins.state_if[1]
.sym 28955 w_rx_09_fifo_data[6]
.sym 28956 w_rx_24_fifo_data[6]
.sym 28957 channel
.sym 28959 w_rx_09_fifo_data[26]
.sym 28960 w_rx_24_fifo_data[26]
.sym 28961 channel
.sym 28962 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28967 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28968 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28969 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28970 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 28974 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28975 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28976 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28977 w_rx_fifo_pull
.sym 28978 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 28982 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28987 w_rx_09_fifo_data[25]
.sym 28988 w_rx_24_fifo_data[25]
.sym 28989 channel
.sym 28992 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28993 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 28995 rx_fifo.rd_addr[0]
.sym 29000 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 29001 rx_fifo.rd_addr[0]
.sym 29004 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29005 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29008 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29009 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29012 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29013 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29016 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29017 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29020 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29021 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29024 rx_fifo.rd_addr[7]
.sym 29025 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29028 rx_fifo.rd_addr[8]
.sym 29029 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29032 rx_fifo.rd_addr[9]
.sym 29033 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29035 rx_fifo.rd_addr_gray_wr_r[3]
.sym 29036 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29037 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 29038 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29042 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29046 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29053 rx_fifo.rd_addr[0]
.sym 29055 w_rx_09_fifo_data[17]
.sym 29056 w_rx_24_fifo_data[17]
.sym 29057 channel
.sym 29058 rx_fifo.wr_addr_gray[1]
.sym 29070 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 29071 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 29072 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 29073 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29076 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29077 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29078 rx_fifo.wr_addr_gray[0]
.sym 29083 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29084 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29085 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29094 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 29100 rx_fifo.rd_addr_gray_wr_r[7]
.sym 29101 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 29102 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29106 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 29107 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 29108 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 29109 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 29110 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29114 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29115 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29116 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29117 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29120 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29121 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29122 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29128 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29129 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29134 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29144 rx_fifo.wr_addr[0]
.sym 29145 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29148 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29149 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29150 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29151 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 29152 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29153 w_rx_fifo_push
.sym 29158 rx_fifo.wr_addr_gray_rd[5]
.sym 29162 rx_fifo.wr_addr_gray_rd[8]
.sym 29174 rx_fifo.wr_addr_gray_rd[6]
.sym 29182 rx_fifo.wr_addr_gray_rd[7]
.sym 29194 rx_fifo.rd_addr_gray_wr[5]
.sym 29218 w_smi_data_input[1]
.sym 29222 w_smi_data_input[2]
.sym 29234 w_smi_data_input[5]
.sym 29241 $PACKER_VCC_NET
.sym 29250 w_smi_data_input[6]
.sym 29258 w_smi_data_input[3]
.sym 29266 w_smi_data_input[1]
.sym 29270 w_smi_data_input[4]
.sym 29274 w_smi_data_input[2]
.sym 29278 w_smi_data_input[5]
.sym 29282 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 29289 lvds_tx_inst.r_fifo_data[11]
.sym 29290 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 29294 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 29298 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 29304 w_tx_fifo_pull
.sym 29305 i_rst_b$SB_IO_IN
.sym 29309 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29315 lvds_tx_inst.r_phase_count[1]
.sym 29319 lvds_tx_inst.r_phase_count[2]
.sym 29320 $PACKER_VCC_NET
.sym 29321 lvds_tx_inst.r_phase_count[1]
.sym 29323 lvds_tx_inst.r_phase_count[3]
.sym 29324 $PACKER_VCC_NET
.sym 29325 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29326 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29328 $PACKER_VCC_NET
.sym 29329 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[3]
.sym 29334 lvds_tx_inst.r_fifo_data[31]
.sym 29335 lvds_tx_inst.r_fifo_data[29]
.sym 29336 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29337 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29338 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29339 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29340 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29341 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29345 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 29347 w_rx_09_fifo_data[13]
.sym 29348 w_rx_24_fifo_data[13]
.sym 29349 channel
.sym 29350 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 29351 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 29352 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 29353 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 29354 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 29355 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 29356 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 29357 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29358 tx_fifo.wr_addr[9]
.sym 29362 tx_fifo.wr_addr_gray_rd[3]
.sym 29369 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29374 tx_fifo.wr_addr_gray_rd[9]
.sym 29382 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29383 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29384 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29385 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29386 w_rx_fifo_pulled_data[16]
.sym 29390 rx_fifo.rd_data_o[31]
.sym 29395 w_rx_09_fifo_data[5]
.sym 29396 w_rx_24_fifo_data[5]
.sym 29397 channel
.sym 29398 w_rx_fifo_pulled_data[17]
.sym 29402 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29403 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29404 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29405 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29406 w_rx_fifo_pulled_data[0]
.sym 29412 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29413 w_rx_24_fifo_data[8]
.sym 29416 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29417 w_rx_24_fifo_data[10]
.sym 29420 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29421 w_rx_24_fifo_data[9]
.sym 29424 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29425 w_rx_24_fifo_data[5]
.sym 29428 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29429 w_rx_24_fifo_data[11]
.sym 29432 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29433 w_rx_24_fifo_data[7]
.sym 29436 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29437 w_rx_24_fifo_data[3]
.sym 29440 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29441 w_rx_24_fifo_data[12]
.sym 29444 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29445 w_rx_24_fifo_data[6]
.sym 29448 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29449 w_rx_24_fifo_data[4]
.sym 29452 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29453 w_rx_24_fifo_data[0]
.sym 29456 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29457 w_rx_24_fifo_data[24]
.sym 29460 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29461 w_rx_24_fifo_data[2]
.sym 29464 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29465 w_rx_24_fifo_data[1]
.sym 29468 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29469 w_rx_24_fifo_data[13]
.sym 29472 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29473 w_rx_24_fifo_data[25]
.sym 29474 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29475 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29476 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29477 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29481 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29482 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29488 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29489 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29491 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29492 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29493 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29494 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29498 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 29499 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 29500 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 29501 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 29502 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29507 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29508 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 29509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29511 w_rx_09_fifo_data[4]
.sym 29512 w_rx_24_fifo_data[4]
.sym 29513 channel
.sym 29514 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29515 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 29516 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29517 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29518 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29523 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 29524 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 29525 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29527 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29528 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29529 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29532 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29533 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29536 rx_fifo.rd_addr[0]
.sym 29537 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29540 spi_if_ins.w_rx_data[6]
.sym 29541 spi_if_ins.w_rx_data[5]
.sym 29544 rx_fifo.wr_addr_gray_rd_r[2]
.sym 29545 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29546 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 29547 w_lvds_rx_24_d1
.sym 29548 w_lvds_rx_24_d0
.sym 29549 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29555 spi_if_ins.state_if[0]
.sym 29556 spi_if_ins.state_if[1]
.sym 29557 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29564 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29565 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29570 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29574 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29575 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29576 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29577 rx_fifo.wr_addr_gray_rd_r[9]
.sym 29584 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29585 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29586 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29587 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29588 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29589 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29592 rx_fifo.rd_addr[0]
.sym 29593 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29598 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29610 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29611 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29612 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29613 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 29618 rx_fifo.wr_addr_gray_rd[1]
.sym 29622 rx_fifo.wr_addr_gray_rd[4]
.sym 29626 rx_fifo.wr_addr_gray_rd[9]
.sym 29630 rx_fifo.wr_addr_gray_rd[0]
.sym 29638 w_rx_fifo_push
.sym 29639 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 29640 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29641 w_rx_fifo_full
.sym 29642 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 29643 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 29644 w_rx_fifo_empty
.sym 29645 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 29647 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29648 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29649 rx_fifo.rd_addr[7]
.sym 29650 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29651 rx_fifo.rd_addr[9]
.sym 29652 rx_fifo.wr_addr_gray_rd_r[9]
.sym 29653 rx_fifo.rd_addr[8]
.sym 29654 rx_fifo.wr_addr_gray_rd[2]
.sym 29658 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29659 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29660 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 29661 i_rst_b$SB_IO_IN
.sym 29663 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29664 rx_fifo.rd_addr[7]
.sym 29665 rx_fifo.rd_addr[8]
.sym 29666 rx_fifo.rd_addr_gray[8]
.sym 29670 rx_fifo.rd_addr_gray_wr[0]
.sym 29674 rx_fifo.rd_addr_gray[0]
.sym 29678 rx_fifo.rd_addr_gray_wr[1]
.sym 29694 rx_fifo.rd_addr_gray_wr[8]
.sym 29710 rx_fifo.rd_addr_gray[1]
.sym 29730 $PACKER_VCC_NET
.sym 29734 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 29735 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29736 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 29737 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 29738 w_smi_data_input[6]
.sym 29742 w_smi_data_input[4]
.sym 29746 smi_ctrl_ins.modem_tx_ctrl
.sym 29750 w_smi_data_input[0]
.sym 29754 w_smi_data_input[3]
.sym 29759 tx_fifo.rd_addr_gray_wr_r[7]
.sym 29760 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 29761 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 29762 $PACKER_VCC_NET
.sym 29766 tx_fifo.rd_addr_gray_wr_r[8]
.sym 29767 tx_fifo.rd_addr_gray_wr_r[9]
.sym 29768 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 29769 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 29770 w_smi_data_input[0]
.sym 29774 w_smi_data_input[4]
.sym 29778 w_smi_data_input[3]
.sym 29784 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 29785 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 29786 w_smi_data_input[2]
.sym 29792 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 29793 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29794 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 29798 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 29802 w_smi_data_input[5]
.sym 29806 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 29810 w_smi_data_input[2]
.sym 29814 w_smi_data_input[6]
.sym 29818 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 29822 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 29830 lvds_tx_inst.r_fifo_data[12]
.sym 29831 lvds_tx_inst.r_fifo_data[8]
.sym 29832 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29833 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29834 w_smi_data_input[1]
.sym 29842 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29843 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29844 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29845 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29846 lvds_tx_inst.r_fifo_data[15]
.sym 29847 lvds_tx_inst.r_fifo_data[11]
.sym 29848 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29849 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 29854 lvds_tx_inst.r_fifo_data[13]
.sym 29855 lvds_tx_inst.r_fifo_data[9]
.sym 29856 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29857 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29858 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 29865 tx_fifo.rd_addr[0]
.sym 29866 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 29870 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 29871 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 29872 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29873 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 29877 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29878 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 29879 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 29880 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 29881 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 29882 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29886 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 29890 tx_fifo.rd_addr_gray[1]
.sym 29894 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29898 tx_fifo.rd_addr_gray[8]
.sym 29904 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 29905 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 29907 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 29908 tx_fifo.rd_addr[5]
.sym 29909 tx_fifo.rd_addr[6]
.sym 29912 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 29913 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 29916 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29917 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 29918 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29919 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29920 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29921 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29926 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29927 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 29928 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 29929 i_rst_b$SB_IO_IN
.sym 29933 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 29935 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29936 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 29937 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29938 tx_fifo.wr_addr_gray_rd[8]
.sym 29944 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29945 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29947 i_rst_b$SB_IO_IN
.sym 29948 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 29949 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29955 w_rx_09_fifo_data[22]
.sym 29956 w_rx_24_fifo_data[22]
.sym 29957 channel
.sym 29963 w_rx_09_fifo_data[18]
.sym 29964 w_rx_24_fifo_data[18]
.sym 29965 channel
.sym 29967 w_rx_09_fifo_data[30]
.sym 29968 w_rx_24_fifo_data[30]
.sym 29969 channel
.sym 29978 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29983 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29984 i_rst_b$SB_IO_IN
.sym 29985 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 29986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29987 spi_if_ins.state_if[1]
.sym 29988 spi_if_ins.state_if[0]
.sym 29989 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29996 spi_if_ins.state_if[0]
.sym 29997 spi_if_ins.state_if[1]
.sym 29998 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 29999 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 30000 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30001 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30004 spi_if_ins.state_if[0]
.sym 30005 spi_if_ins.state_if[1]
.sym 30007 w_rx_09_fifo_data[15]
.sym 30008 w_rx_24_fifo_data[15]
.sym 30009 channel
.sym 30010 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30014 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30015 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30016 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30017 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30019 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30022 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30023 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30024 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 30025 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30031 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 30032 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 30033 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 30039 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30040 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30041 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 30042 rx_fifo.rd_addr_gray[4]
.sym 30046 rx_fifo.rd_addr_gray_wr[4]
.sym 30050 spi_if_ins.r_tx_byte[3]
.sym 30054 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30055 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30056 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30057 i_rst_b$SB_IO_IN
.sym 30059 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30060 i_rst_b$SB_IO_IN
.sym 30061 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30062 spi_if_ins.r_tx_byte[4]
.sym 30069 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30071 spi_if_ins.spi.r_tx_byte[0]
.sym 30072 spi_if_ins.spi.r_tx_byte[4]
.sym 30073 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30074 spi_if_ins.r_tx_byte[0]
.sym 30080 i_button_SB_LUT4_I0_I1[0]
.sym 30081 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 30083 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30084 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 30085 i_rst_b$SB_IO_IN
.sym 30087 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30088 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30089 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30090 w_cs[2]
.sym 30091 w_cs[1]
.sym 30092 w_cs[0]
.sym 30093 w_cs[3]
.sym 30098 w_fetch
.sym 30099 w_cs[2]
.sym 30100 i_rst_b$SB_IO_IN
.sym 30101 w_load
.sym 30102 w_cs[3]
.sym 30103 w_cs[2]
.sym 30104 w_cs[1]
.sym 30105 w_cs[0]
.sym 30106 w_cs[3]
.sym 30107 w_cs[2]
.sym 30108 w_cs[1]
.sym 30109 w_cs[0]
.sym 30110 w_tx_data_sys[0]
.sym 30111 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 30112 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 30113 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 30119 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30120 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30121 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 30124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 30125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 30128 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 30129 i_rst_b$SB_IO_IN
.sym 30132 w_lvds_rx_24_d0
.sym 30133 w_lvds_rx_24_d1
.sym 30134 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30142 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30143 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30144 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30145 i_rst_b$SB_IO_IN
.sym 30146 channel
.sym 30154 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30155 i_rst_b$SB_IO_IN
.sym 30156 w_cs[2]
.sym 30157 w_fetch
.sym 30158 w_tx_fifo_full
.sym 30174 w_rx_fifo_empty
.sym 30198 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30207 w_rx_24_fifo_push
.sym 30208 w_rx_09_fifo_push
.sym 30209 channel
.sym 30222 w_rx_data[0]
.sym 30241 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30242 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 30246 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 30250 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 30254 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 30258 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 30266 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 30270 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 30274 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30275 tx_fifo.rd_addr_gray_wr_r[2]
.sym 30276 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30277 tx_fifo.rd_addr_gray_wr_r[7]
.sym 30280 smi_ctrl_ins.tx_reg_state[0]
.sym 30281 i_rst_b$SB_IO_IN
.sym 30284 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30285 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30286 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30287 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30288 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30289 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30292 tx_fifo.rd_addr_gray_wr_r[4]
.sym 30293 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30294 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30295 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30296 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30297 w_tx_fifo_full
.sym 30298 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30299 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 30300 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30301 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30304 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 30305 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 30307 w_smi_data_input[7]
.sym 30308 smi_ctrl_ins.tx_reg_state[2]
.sym 30309 i_rst_b$SB_IO_IN
.sym 30310 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 30311 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30312 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 30313 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 30314 tx_fifo.rd_addr_gray_wr[2]
.sym 30318 tx_fifo.rd_addr_gray_wr[1]
.sym 30324 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30325 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30328 i_rst_b$SB_IO_IN
.sym 30329 i_smi_soe_se$SB_IO_IN
.sym 30330 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30331 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30332 w_tx_fifo_push
.sym 30333 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30339 tx_fifo.rd_addr[0]
.sym 30344 tx_fifo.rd_addr[1]
.sym 30345 tx_fifo.rd_addr[0]
.sym 30348 tx_fifo.rd_addr[2]
.sym 30349 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 30352 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30353 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 30356 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 30357 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 30360 tx_fifo.rd_addr[5]
.sym 30361 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 30364 tx_fifo.rd_addr[6]
.sym 30365 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 30368 tx_fifo.rd_addr[7]
.sym 30369 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 30372 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30373 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 30376 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30377 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 30379 tx_fifo.wr_addr_gray_rd_r[9]
.sym 30380 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 30381 w_tx_fifo_pull
.sym 30382 w_smi_data_input[0]
.sym 30387 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30388 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 30389 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 30392 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 30393 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 30396 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 30397 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 30400 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30401 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 30406 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30407 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30408 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 30409 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30410 lvds_tx_inst.r_phase_count[1]
.sym 30418 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 30419 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 30420 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 30421 w_tx_fifo_empty
.sym 30422 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 30423 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 30424 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 30425 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 30428 tx_fifo.rd_addr[6]
.sym 30429 tx_fifo.rd_addr[7]
.sym 30433 tx_fifo.wr_addr_gray_rd[8]
.sym 30434 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 30440 i_rst_b$SB_IO_IN
.sym 30441 i_smi_swe_srw$SB_IO_IN
.sym 30442 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 30448 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30449 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30450 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30451 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30452 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30453 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 30454 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30455 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30456 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30457 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30458 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30463 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30464 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30465 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30467 w_rx_09_fifo_data[23]
.sym 30468 w_rx_24_fifo_data[23]
.sym 30469 channel
.sym 30472 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30473 w_rx_24_fifo_data[23]
.sym 30476 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30477 w_rx_24_fifo_data[19]
.sym 30480 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30481 w_rx_24_fifo_data[20]
.sym 30483 w_rx_09_fifo_data[14]
.sym 30484 w_rx_24_fifo_data[14]
.sym 30485 channel
.sym 30488 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30489 w_rx_24_fifo_data[14]
.sym 30492 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30493 w_rx_24_fifo_data[22]
.sym 30496 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30497 w_rx_24_fifo_data[21]
.sym 30500 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30501 w_rx_24_fifo_data[26]
.sym 30504 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30505 w_rx_24_fifo_data[17]
.sym 30508 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30509 w_rx_24_fifo_data[16]
.sym 30512 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30513 w_rx_24_fifo_data[18]
.sym 30516 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30517 w_rx_24_fifo_data[15]
.sym 30520 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30521 w_rx_24_fifo_data[28]
.sym 30524 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30525 w_rx_24_fifo_data[29]
.sym 30528 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30529 w_rx_24_fifo_data[27]
.sym 30532 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 30533 i_rst_b$SB_IO_IN
.sym 30534 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30538 spi_if_ins.spi.r2_rx_done
.sym 30543 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30544 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30545 i_rst_b$SB_IO_IN
.sym 30549 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30551 lvds_rx_09_inst.o_fifo_data[31]
.sym 30552 w_rx_24_fifo_data[31]
.sym 30553 channel
.sym 30555 w_rx_09_fifo_data[29]
.sym 30556 w_rx_24_fifo_data[29]
.sym 30557 channel
.sym 30559 w_rx_09_fifo_data[21]
.sym 30560 w_rx_24_fifo_data[21]
.sym 30561 channel
.sym 30562 spi_if_ins.r_tx_byte[6]
.sym 30570 spi_if_ins.r_tx_byte[1]
.sym 30574 spi_if_ins.r_tx_byte[5]
.sym 30578 spi_if_ins.spi.r_tx_byte[3]
.sym 30579 spi_if_ins.spi.r_tx_byte[7]
.sym 30580 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30581 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30586 spi_if_ins.r_tx_byte[7]
.sym 30590 spi_if_ins.r_tx_byte[2]
.sym 30596 w_ioc[1]
.sym 30597 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30604 spi_if_ins.w_rx_data[5]
.sym 30605 spi_if_ins.w_rx_data[6]
.sym 30609 i_button_SB_LUT4_I0_I1[0]
.sym 30612 spi_if_ins.w_rx_data[5]
.sym 30613 spi_if_ins.w_rx_data[6]
.sym 30619 spi_if_ins.spi.r_tx_byte[1]
.sym 30620 spi_if_ins.spi.r_tx_byte[5]
.sym 30621 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30630 w_tx_data_smi[0]
.sym 30631 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 30632 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 30633 w_tx_data_io[0]
.sym 30634 r_tx_data[0]
.sym 30641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 30642 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 30643 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 30644 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 30645 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 30646 w_ioc[1]
.sym 30647 w_ioc[0]
.sym 30648 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30649 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30658 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30663 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30664 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30665 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30666 w_fetch
.sym 30667 w_cs[1]
.sym 30668 i_rst_b$SB_IO_IN
.sym 30669 w_load
.sym 30675 i_rst_b$SB_IO_IN
.sym 30676 w_cs[1]
.sym 30677 w_fetch
.sym 30682 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30683 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30684 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30685 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 30687 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30688 w_cs[0]
.sym 30689 w_fetch
.sym 30707 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30708 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 30709 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30746 w_rx_data[2]
.sym 30755 smi_ctrl_ins.tx_reg_state[0]
.sym 30756 w_smi_data_input[7]
.sym 30757 i_rst_b$SB_IO_IN
.sym 30758 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 30759 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30760 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30761 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30762 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30768 smi_ctrl_ins.tx_reg_state[0]
.sym 30769 smi_ctrl_ins.tx_reg_state[3]
.sym 30770 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30776 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30777 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30778 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30784 w_smi_data_input[7]
.sym 30785 smi_ctrl_ins.tx_reg_state[3]
.sym 30787 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30792 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 30793 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30796 tx_fifo.wr_addr[2]
.sym 30797 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30800 tx_fifo.wr_addr[3]
.sym 30801 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30804 tx_fifo.wr_addr[4]
.sym 30805 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30808 tx_fifo.wr_addr[5]
.sym 30809 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30812 tx_fifo.wr_addr[6]
.sym 30813 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30816 tx_fifo.wr_addr[7]
.sym 30817 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30820 tx_fifo.wr_addr[8]
.sym 30821 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 30824 tx_fifo.wr_addr[9]
.sym 30825 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 30826 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30833 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30834 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30838 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30842 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30846 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30850 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30856 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30857 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30858 tx_fifo.rd_addr_gray_wr_r[7]
.sym 30859 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30860 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 30861 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30862 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30866 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30874 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30878 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30882 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30888 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 30889 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 30890 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 30896 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30897 tx_fifo.rd_addr[7]
.sym 30898 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30902 lvds_tx_inst.r_fifo_data[5]
.sym 30903 lvds_tx_inst.r_fifo_data[1]
.sym 30904 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30905 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 30906 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 30912 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 30913 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 30914 tx_fifo.wr_addr_gray[3]
.sym 30918 tx_fifo.wr_addr_gray_rd[6]
.sym 30924 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30925 tx_fifo.rd_addr[2]
.sym 30927 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30928 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 30929 tx_fifo.rd_addr[5]
.sym 30930 tx_fifo.wr_addr_gray[8]
.sym 30934 tx_fifo.wr_addr_gray[2]
.sym 30938 tx_fifo.wr_addr_gray[6]
.sym 30942 tx_fifo.wr_addr_gray_rd[2]
.sym 30946 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30947 tx_fifo.rd_addr[1]
.sym 30948 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30949 tx_fifo.rd_addr[2]
.sym 30951 w_tx_fifo_pull
.sym 30952 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30953 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30954 tx_fifo.wr_addr_gray_rd[1]
.sym 30958 tx_fifo.wr_addr_gray_rd[0]
.sym 30962 tx_fifo.wr_addr_gray[7]
.sym 30966 tx_fifo.wr_addr_gray[1]
.sym 30970 tx_fifo.wr_addr_gray_rd[7]
.sym 30976 tx_fifo.rd_addr[0]
.sym 30977 tx_fifo.wr_addr_gray_rd_r[0]
.sym 30979 w_rx_09_fifo_data[16]
.sym 30980 w_rx_24_fifo_data[16]
.sym 30981 channel
.sym 30982 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 30983 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30984 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 30985 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 30987 w_rx_09_fifo_data[28]
.sym 30988 w_rx_24_fifo_data[28]
.sym 30989 channel
.sym 30990 spi_if_ins.spi.r_rx_done
.sym 30994 tx_fifo.rd_addr_gray_wr[9]
.sym 30999 w_rx_09_fifo_data[20]
.sym 31000 w_rx_24_fifo_data[20]
.sym 31001 channel
.sym 31003 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31004 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31005 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31006 tx_fifo.rd_addr_gray_wr[8]
.sym 31011 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31016 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31020 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31021 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31024 i_ss$SB_IO_IN
.sym 31025 spi_if_ins.r_tx_data_valid
.sym 31036 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31037 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31039 w_rx_09_fifo_data[19]
.sym 31040 w_rx_24_fifo_data[19]
.sym 31041 channel
.sym 31042 r_tx_data[1]
.sym 31046 r_tx_data[2]
.sym 31050 r_tx_data[4]
.sym 31054 r_tx_data[7]
.sym 31058 i_ss$SB_IO_IN
.sym 31059 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31060 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31061 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31062 r_tx_data[5]
.sym 31066 r_tx_data[6]
.sym 31070 r_tx_data[3]
.sym 31074 spi_if_ins.spi.SCKr[0]
.sym 31084 spi_if_ins.w_rx_data[5]
.sym 31085 spi_if_ins.w_rx_data[6]
.sym 31086 spi_if_ins.spi.SCKr[1]
.sym 31090 w_cs[3]
.sym 31091 w_cs[2]
.sym 31092 w_cs[0]
.sym 31093 w_cs[1]
.sym 31094 i_sck$SB_IO_IN
.sym 31098 spi_if_ins.spi.r_tx_byte[2]
.sym 31099 spi_if_ins.spi.r_tx_byte[6]
.sym 31100 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31101 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31102 spi_if_ins.spi.SCKr[2]
.sym 31103 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31104 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31105 spi_if_ins.spi.SCKr[1]
.sym 31107 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31111 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31112 $PACKER_VCC_NET
.sym 31115 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31116 $PACKER_VCC_NET
.sym 31117 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31119 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31120 $PACKER_VCC_NET
.sym 31121 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31125 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31129 w_rx_data[2]
.sym 31133 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31139 spi_if_ins.r_tx_byte[7]
.sym 31140 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31141 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31143 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31144 w_ioc[1]
.sym 31145 w_ioc[0]
.sym 31147 w_ioc[0]
.sym 31148 w_ioc[1]
.sym 31149 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31156 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31157 io_ctrl_ins.pmod_dir_state[7]
.sym 31158 w_cs[3]
.sym 31159 w_cs[1]
.sym 31160 w_cs[0]
.sym 31161 w_cs[2]
.sym 31162 w_fetch
.sym 31163 w_cs[1]
.sym 31164 i_button_SB_LUT4_I0_I1[0]
.sym 31165 w_load
.sym 31166 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31167 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31168 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31169 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31170 i_config[2]$SB_IO_IN
.sym 31171 i_button_SB_LUT4_I0_I1[0]
.sym 31172 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 31173 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 31180 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31181 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 31186 i_button$SB_IO_IN
.sym 31187 i_button_SB_LUT4_I0_I1[0]
.sym 31188 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 31189 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 31191 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31192 io_ctrl_ins.pmod_dir_state[6]
.sym 31193 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 31195 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31196 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 31197 w_ioc[0]
.sym 31199 i_button_SB_LUT4_I0_I1[0]
.sym 31200 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31201 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31202 w_rx_data[6]
.sym 31207 w_ioc[0]
.sym 31208 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 31209 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31210 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31211 w_fetch
.sym 31212 w_cs[1]
.sym 31213 w_load
.sym 31214 io_ctrl_ins.o_pmod[2]
.sym 31215 o_shdn_tx_lna$SB_IO_OUT
.sym 31216 w_ioc[0]
.sym 31217 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31218 w_rx_data[2]
.sym 31223 i_config[3]$SB_IO_IN
.sym 31224 i_button_SB_LUT4_I0_I1[0]
.sym 31225 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31228 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31229 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 31230 w_rx_data[1]
.sym 31242 w_rx_data[3]
.sym 31254 w_rx_data[2]
.sym 31266 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 31267 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 31268 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31269 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31271 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31272 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 31273 tx_fifo.rd_addr_gray_wr_r[4]
.sym 31276 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31277 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 31279 tx_fifo.rd_addr_gray_wr_r[2]
.sym 31280 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31281 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31282 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 31283 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 31284 w_smi_data_input[7]
.sym 31285 i_rst_b$SB_IO_IN
.sym 31286 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 31287 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 31288 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 31289 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 31291 w_smi_data_input[7]
.sym 31292 i_rst_b$SB_IO_IN
.sym 31293 smi_ctrl_ins.tx_reg_state[1]
.sym 31295 tx_fifo.rd_addr_gray_wr_r[6]
.sym 31296 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 31297 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 31299 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31304 tx_fifo.wr_addr[2]
.sym 31305 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31308 tx_fifo.wr_addr[3]
.sym 31309 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 31312 tx_fifo.wr_addr[4]
.sym 31313 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 31316 tx_fifo.wr_addr[5]
.sym 31317 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 31320 tx_fifo.wr_addr[6]
.sym 31321 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 31324 tx_fifo.wr_addr[7]
.sym 31325 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 31328 tx_fifo.wr_addr[8]
.sym 31329 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 31332 tx_fifo.wr_addr[9]
.sym 31333 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 31334 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 31335 tx_fifo.rd_addr_gray_wr_r[6]
.sym 31336 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31337 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31338 tx_fifo.rd_addr_gray_wr_r[4]
.sym 31339 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 31340 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31341 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 31344 w_smi_data_input[7]
.sym 31345 w_smi_data_input[6]
.sym 31348 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31349 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31350 tx_fifo.rd_addr_gray_wr_r[8]
.sym 31351 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 31352 tx_fifo.rd_addr_gray_wr_r[9]
.sym 31353 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31355 tx_fifo.rd_addr_gray_wr_r[2]
.sym 31356 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31357 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31360 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31361 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31364 w_tx_fifo_push
.sym 31365 i_rst_b$SB_IO_IN
.sym 31366 tx_fifo.rd_addr_gray_wr[5]
.sym 31370 tx_fifo.rd_addr_gray_wr[7]
.sym 31374 tx_fifo.rd_addr_gray_wr[6]
.sym 31378 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31379 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 31380 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31381 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 31382 tx_fifo.rd_addr_gray[7]
.sym 31386 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31387 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31388 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31389 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 31390 tx_fifo.rd_addr_gray[6]
.sym 31396 i_smi_a2$SB_IO_IN
.sym 31397 w_tx_fifo_pulled_data[17]
.sym 31400 i_smi_a2$SB_IO_IN
.sym 31401 w_tx_fifo_pulled_data[1]
.sym 31404 i_smi_a2$SB_IO_IN
.sym 31405 w_tx_fifo_pulled_data[3]
.sym 31408 i_smi_a2$SB_IO_IN
.sym 31409 w_tx_fifo_pulled_data[19]
.sym 31410 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31411 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31412 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31413 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 31416 i_smi_a2$SB_IO_IN
.sym 31417 w_tx_fifo_pulled_data[6]
.sym 31420 i_smi_a2$SB_IO_IN
.sym 31421 w_tx_fifo_pulled_data[18]
.sym 31422 lvds_tx_inst.r_fifo_data[19]
.sym 31423 lvds_tx_inst.r_fifo_data[17]
.sym 31424 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31425 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31430 lvds_tx_inst.r_fifo_data[23]
.sym 31431 lvds_tx_inst.r_fifo_data[21]
.sym 31432 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31433 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31434 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 31438 lvds_tx_inst.r_fifo_data[18]
.sym 31439 lvds_tx_inst.r_fifo_data[16]
.sym 31440 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31441 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31446 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 31450 lvds_tx_inst.r_fifo_data[26]
.sym 31451 lvds_tx_inst.r_fifo_data[24]
.sym 31452 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31453 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31456 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31457 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31458 lvds_tx_inst.r_fifo_data[27]
.sym 31459 lvds_tx_inst.r_fifo_data[25]
.sym 31460 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31461 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31464 i_smi_a2$SB_IO_IN
.sym 31465 w_tx_fifo_pulled_data[25]
.sym 31468 i_smi_a2$SB_IO_IN
.sym 31469 w_tx_fifo_pulled_data[26]
.sym 31472 i_smi_a2$SB_IO_IN
.sym 31473 w_tx_fifo_pulled_data[27]
.sym 31476 i_smi_a2$SB_IO_IN
.sym 31477 w_tx_fifo_pulled_data[23]
.sym 31480 i_smi_a2$SB_IO_IN
.sym 31481 w_tx_fifo_pulled_data[16]
.sym 31484 i_smi_a2$SB_IO_IN
.sym 31485 w_tx_fifo_pulled_data[21]
.sym 31488 i_smi_a2$SB_IO_IN
.sym 31489 w_tx_fifo_pulled_data[24]
.sym 31506 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31526 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 31527 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31528 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 31529 tx_fifo.wr_addr_gray_rd_r[9]
.sym 31530 spi_if_ins.spi.r_rx_byte[2]
.sym 31545 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 31546 spi_if_ins.spi.r_rx_byte[3]
.sym 31561 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31587 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31588 w_tx_data_io[7]
.sym 31589 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 31592 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31593 w_tx_data_io[3]
.sym 31596 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31597 w_tx_data_io[6]
.sym 31598 w_tx_data_smi[1]
.sym 31599 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 31600 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31601 w_tx_data_io[1]
.sym 31603 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31604 w_tx_data_io[5]
.sym 31605 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 31608 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31609 w_tx_data_io[4]
.sym 31612 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 31613 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 31615 spi_if_ins.spi.SCKr[2]
.sym 31616 spi_if_ins.spi.SCKr[1]
.sym 31617 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31618 spi_if_ins.w_rx_data[1]
.sym 31622 spi_if_ins.w_rx_data[4]
.sym 31626 spi_if_ins.w_rx_data[3]
.sym 31630 w_ioc[1]
.sym 31631 w_ioc[4]
.sym 31632 w_ioc[3]
.sym 31633 w_ioc[2]
.sym 31634 spi_if_ins.w_rx_data[2]
.sym 31641 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 31642 w_tx_data_smi[2]
.sym 31643 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 31644 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31645 w_tx_data_io[2]
.sym 31653 io_ctrl_ins.pmod_dir_state[6]
.sym 31654 w_rx_data[2]
.sym 31658 w_rx_data[6]
.sym 31663 w_ioc[0]
.sym 31664 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31665 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31666 w_rx_data[0]
.sym 31670 w_rx_data[7]
.sym 31674 w_rx_data[5]
.sym 31678 w_rx_data[1]
.sym 31682 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31683 io_ctrl_ins.debug_mode[0]
.sym 31684 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31685 io_ctrl_ins.pmod_dir_state[0]
.sym 31686 o_led0$SB_IO_OUT
.sym 31687 i_button_SB_LUT4_I0_I1[0]
.sym 31688 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 31689 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 31690 o_led1$SB_IO_OUT
.sym 31691 i_button_SB_LUT4_I0_I1[0]
.sym 31692 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31693 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31694 i_config[0]$SB_IO_IN
.sym 31695 i_button_SB_LUT4_I0_I1[0]
.sym 31696 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31697 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31698 i_config[1]$SB_IO_IN
.sym 31699 i_button_SB_LUT4_I0_I1[0]
.sym 31700 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31701 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31702 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31703 io_ctrl_ins.debug_mode[1]
.sym 31704 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31705 io_ctrl_ins.pmod_dir_state[1]
.sym 31707 w_ioc[1]
.sym 31708 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31709 w_ioc[0]
.sym 31712 i_button_SB_LUT4_I0_I1[0]
.sym 31713 i_button_SB_LUT4_I0_I1[1]
.sym 31714 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31716 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31717 io_ctrl_ins.pmod_dir_state[4]
.sym 31718 w_rx_data[4]
.sym 31722 io_ctrl_ins.o_pmod[1]
.sym 31723 o_shdn_rx_lna$SB_IO_OUT
.sym 31724 w_ioc[0]
.sym 31725 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31726 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31727 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31728 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31729 io_ctrl_ins.pmod_dir_state[3]
.sym 31738 w_rx_data[3]
.sym 31742 io_ctrl_ins.o_pmod[6]
.sym 31743 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31744 w_ioc[0]
.sym 31745 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31748 io_ctrl_ins.debug_mode[0]
.sym 31749 io_ctrl_ins.debug_mode[1]
.sym 31750 w_rx_data[4]
.sym 31754 w_rx_data[3]
.sym 31758 w_rx_data[0]
.sym 31770 w_rx_data[1]
.sym 31779 smi_ctrl_ins.tx_reg_state[1]
.sym 31780 smi_ctrl_ins.tx_reg_state[2]
.sym 31781 smi_ctrl_ins.tx_reg_state[3]
.sym 31792 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 31793 i_rst_b$SB_IO_IN
.sym 31795 i_rst_b$SB_IO_IN
.sym 31796 smi_ctrl_ins.tx_reg_state[0]
.sym 31797 w_smi_data_input[7]
.sym 31799 w_smi_data_input[7]
.sym 31800 i_rst_b$SB_IO_IN
.sym 31801 smi_ctrl_ins.tx_reg_state[2]
.sym 31807 w_smi_data_input[7]
.sym 31808 smi_ctrl_ins.tx_reg_state[1]
.sym 31809 i_rst_b$SB_IO_IN
.sym 31810 tx_fifo.rd_addr_gray_wr[4]
.sym 31825 w_tx_fifo_push
.sym 31852 i_smi_a2$SB_IO_IN
.sym 31853 w_tx_fifo_pulled_data[14]
.sym 31856 i_smi_a2$SB_IO_IN
.sym 31857 w_tx_fifo_pulled_data[12]
.sym 31864 i_smi_a2$SB_IO_IN
.sym 31865 w_tx_fifo_pulled_data[2]
.sym 31868 i_smi_a2$SB_IO_IN
.sym 31869 w_tx_fifo_pulled_data[15]
.sym 31874 tx_fifo.rd_addr_gray[0]
.sym 31878 tx_fifo.rd_addr_gray[2]
.sym 31882 tx_fifo.rd_addr_gray[4]
.sym 31889 w_tx_fifo_push
.sym 31890 tx_fifo.rd_addr_gray[3]
.sym 31894 tx_fifo.rd_addr_gray[5]
.sym 31898 tx_fifo.rd_addr_gray_wr[0]
.sym 31902 tx_fifo.rd_addr_gray_wr[3]
.sym 31910 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31938 tx_fifo.wr_addr_gray_rd[4]
.sym 31942 tx_fifo.wr_addr_gray[0]
.sym 31954 tx_fifo.wr_addr_gray_rd[5]
.sym 31958 tx_fifo.wr_addr_gray[4]
.sym 31971 w_rx_fifo_empty
.sym 31972 w_tx_fifo_full
.sym 31973 i_smi_a2$SB_IO_IN
.sym 31985 w_tx_fifo_empty
.sym 31996 i_ss$SB_IO_IN
.sym 31997 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32003 lvds_rx_24_inst.r_phase_count[0]
.sym 32007 lvds_rx_24_inst.r_phase_count[1]
.sym 32008 $PACKER_VCC_NET
.sym 32009 lvds_rx_24_inst.r_phase_count[0]
.sym 32010 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 32012 $PACKER_VCC_NET
.sym 32013 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 32014 spi_if_ins.spi.r_rx_byte[5]
.sym 32018 spi_if_ins.spi.r_rx_byte[7]
.sym 32022 spi_if_ins.spi.r_rx_byte[0]
.sym 32026 spi_if_ins.spi.r_rx_byte[1]
.sym 32030 spi_if_ins.spi.r_rx_byte[4]
.sym 32038 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32046 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32054 i_mosi$SB_IO_IN
.sym 32058 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32066 i_mosi$SB_IO_IN
.sym 32070 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32074 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32082 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32086 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32090 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32094 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32106 spi_if_ins.w_rx_data[5]
.sym 32114 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32122 spi_if_ins.w_rx_data[6]
.sym 32130 spi_if_ins.w_rx_data[3]
.sym 32134 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32135 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32136 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32137 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32141 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 32142 spi_if_ins.w_rx_data[4]
.sym 32146 spi_if_ins.w_rx_data[1]
.sym 32150 spi_if_ins.w_rx_data[2]
.sym 32155 w_ioc[2]
.sym 32156 w_ioc[4]
.sym 32157 w_ioc[3]
.sym 32158 spi_if_ins.w_rx_data[0]
.sym 32182 w_rx_data[1]
.sym 32186 w_rx_data[0]
.sym 32194 w_rx_data[0]
.sym 32198 io_ctrl_ins.o_pmod[0]
.sym 32199 io_ctrl_ins.mixer_en_state
.sym 32200 w_ioc[0]
.sym 32201 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32202 w_rx_data[3]
.sym 32208 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 32209 io_ctrl_ins.pmod_dir_state[5]
.sym 32214 w_rx_data[7]
.sym 32218 io_ctrl_ins.o_pmod[7]
.sym 32219 o_rx_h_tx_l$SB_IO_OUT
.sym 32220 w_ioc[0]
.sym 32221 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32222 io_ctrl_ins.o_pmod[3]
.sym 32223 o_tr_vc2$SB_IO_OUT
.sym 32224 w_ioc[0]
.sym 32225 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32231 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32232 io_ctrl_ins.rf_pin_state[6]
.sym 32233 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32235 io_ctrl_ins.rf_pin_state[1]
.sym 32236 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32238 io_ctrl_ins.rf_pin_state[0]
.sym 32239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32240 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32241 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32243 io_ctrl_ins.rf_pin_state[7]
.sym 32244 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32246 io_ctrl_ins.rf_pin_state[3]
.sym 32247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32248 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32249 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32250 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32251 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32252 io_ctrl_ins.rf_pin_state[2]
.sym 32253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32254 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32256 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32258 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32260 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32261 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32262 w_rx_data[0]
.sym 32279 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32280 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32283 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 32284 io_ctrl_ins.debug_mode[1]
.sym 32285 i_rst_b$SB_IO_IN
.sym 32286 w_rx_data[1]
.sym 32313 w_smi_data_input[7]
.sym 32342 smi_ctrl_ins.w_fifo_push_trigger
.sym 32357 i_ss$SB_IO_IN
.sym 32367 smi_ctrl_ins.r_fifo_push_1
.sym 32368 w_tx_fifo_full
.sym 32369 smi_ctrl_ins.r_fifo_push
.sym 32374 smi_ctrl_ins.r_fifo_push
.sym 32426 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 32430 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 32438 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 32444 tx_fifo.rd_addr[0]
.sym 32445 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32446 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 32450 tx_fifo.wr_addr_gray[5]
.sym 32490 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 32517 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 32541 r_counter
.sym 32553 i_rst_b$SB_IO_IN
.sym 32562 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32566 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32570 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32602 spi_if_ins.spi.r_rx_byte[6]
.sym 32610 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32611 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32612 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 32613 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32614 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32615 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32616 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 32617 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32618 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32619 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32620 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 32621 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32646 spi_if_ins.w_rx_data[0]
.sym 32651 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 32652 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 32653 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 32679 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32680 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32681 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 32687 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32688 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32689 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32695 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32696 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32697 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32709 o_rx_h_tx_l$SB_IO_OUT
.sym 32710 w_rx_data[4]
.sym 32718 io_ctrl_ins.o_pmod[5]
.sym 32719 o_tr_vc1$SB_IO_OUT
.sym 32720 w_ioc[0]
.sym 32721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32726 io_ctrl_ins.o_pmod[4]
.sym 32727 o_tr_vc1_b$SB_IO_OUT
.sym 32728 w_ioc[0]
.sym 32729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32734 w_rx_data[5]
.sym 32738 w_rx_data[4]
.sym 32754 w_rx_data[7]
.sym 32758 w_rx_data[5]
.sym 32766 w_rx_data[6]
.sym 32787 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32788 io_ctrl_ins.rf_pin_state[4]
.sym 32789 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32795 io_ctrl_ins.rf_pin_state[5]
.sym 32796 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32797 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
