/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 17 15:54:45 2010
 *                 MD5 Checksum         950f07204aa821c815460a8fcce8d70a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7640/rdb/a0/bchp_clk.h $
 * 
 * Hydra_Software_Devel/2   11/18/10 11:51a etrudeau
 * SWBLURAY-23514: update Hydra with Blast A0 tapeout RDB changes
 * 
 * Hydra_Software_Devel/2   11/18/10 11:48a etrudeau
 * SWBLURAY-23514: update Hydra with Blast A0 tapeout RDB changes
 *
 ***************************************************************************/

#ifndef BCHP_CLK_H__
#define BCHP_CLK_H__

/***************************************************************************
 *CLK - CLOCK_GEN Registers
 ***************************************************************************/
#define BCHP_CLK_REVISION                        0x00070000 /* clock_gen Revision register */
#define BCHP_CLK_PM_CTRL                         0x00070004 /* Software power management control to turn off 108 MHz clocks */
#define BCHP_CLK_PM_CTRL_1                       0x00070008 /* Software power management control to turn off various clocks */
#define BCHP_CLK_PM_CTRL_2                       0x0007000c /* Software power management control to turn off or select various clocks */
#define BCHP_CLK_PM_CTRL_216                     0x00070010 /* Software power management control to turn off 216 MHz clocks */
#define BCHP_CLK_PM_CTRL_GENET                   0x00070014 /* Software power management control to turn off GENET clocks */
#define BCHP_CLK_WAKEUP_STATUS                   0x0007001c /* Hardware power management wakeup status. */
#define BCHP_CLK_WAKEUP_MASK                     0x00070020 /* Hardware power management wakeup masks. */
#define BCHP_CLK_CRITICAL_CTRL                   0x00070024 /* Hardware power management critical control. */
#define BCHP_CLK_CRITICAL_STATUS                 0x00070028 /* Hardware power management critical status. */
#define BCHP_CLK_PWRDN_ENABLE                    0x0007002c /* AON PMSM powerdown enable */
#define BCHP_CLK_REGULATOR_2P5_VOLTS             0x0007003c /* 2.5V Regulator Voltage Adjustment */
#define BCHP_CLK_SCRATCH                         0x00070070 /* clock_gen  Scratch register */
#define BCHP_CLK_PLL_LOCK                        0x00070100 /* PLL lock status */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET             0x00070104 /* PLL Lock Counter Resets */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL              0x00070108 /* Clock Observation Control */
#define BCHP_CLK_GPIO_PAD_CTRL                   0x00070180 /* GPIO pad control */
#define BCHP_CLK_SDIO_PAD_CTRL                   0x00070184 /* SDIO pad control */
#define BCHP_CLK_DVO_PAD_CTRL                    0x00070188 /* DVI/DVO pad control */
#define BCHP_CLK_I2C_PAD_CTRL                    0x0007018c /* I2C pad control */
#define BCHP_CLK_SYS0_CTRL                       0x00070200 /* SYS0 PLL control */
#define BCHP_CLK_SYS0_GAIN                       0x00070204 /* SYS0 PLL gain */
#define BCHP_CLK_SYS0_TEST                       0x00070208 /* SYS0 PLL test control */
#define BCHP_CLK_SYS0_STATUS                     0x00070218 /* SYS0 PLL Status */
#define BCHP_CLK_SYS0_LOCK_CNT                   0x0007021c /* SYS0 PLL Lock Counter */
#define BCHP_CLK_SYS0_216_DIV                    0x00070220 /* SYS0 PLL channel 0 (216 MHz) clock divider settings */
#define BCHP_CLK_SYS0_162_DIV                    0x00070224 /* SYS0 PLL channel 1 (162/81 MHz) clock divider settings */
#define BCHP_CLK_SYS0_48_DIV                     0x00070228 /* SYS0 PLL channel 2 (48 MHz) clock divider settings */
#define BCHP_CLK_SYS0_259P2_DIV                  0x00070230 /* SYS0 PLL channel 4 (259.2 MHz) clock divider settings */
#define BCHP_CLK_SYS0_9_DIV                      0x00070234 /* SYS0 PLL channel 5 (9/4.5 MHz) clock divider settings */
#define BCHP_CLK_SYS1_CTRL                       0x00070240 /* SYS1 PLL control */
#define BCHP_CLK_SYS1_GAIN                       0x00070244 /* SYS1 PLL gain */
#define BCHP_CLK_SYS1_TEST                       0x00070248 /* SYS1 PLL test control */
#define BCHP_CLK_SYS1_STATUS                     0x00070258 /* SYS1 PLL Status */
#define BCHP_CLK_SYS1_LOCK_CNT                   0x0007025c /* SYS1 PLL Lock Counter */
#define BCHP_CLK_SYS1_VC4_DIV                    0x00070260 /* SYS1 PLL channel 0 VC4 clock divider settings */
#define BCHP_CLK_SYS1_ENET_DIV                   0x00070264 /* SYS1 PLL channel 1 ENET clock divider settings */
#define BCHP_CLK_SYS1_OFE_DIV                    0x00070268 /* SYS1 PLL channel 2 OFE clock divider settings */
#define BCHP_CLK_SYS1_SDIO_DIV                   0x0007026c /* SYS1 PLL channel 3 SDIO clock divider settings */
#define BCHP_CLK_MIP_CTRL                        0x00070280 /* MIPS PLL control */
#define BCHP_CLK_MIP_GAIN                        0x00070284 /* MIPS PLL gain */
#define BCHP_CLK_MIP_TEST                        0x00070288 /* MIPS PLL test control */
#define BCHP_CLK_MIP_STATUS                      0x00070298 /* MIPS PLL Status */
#define BCHP_CLK_MIP_LOCK_CNT                    0x0007029c /* MIPS PLL Lock Counter */
#define BCHP_CLK_MIP_PLL_DIV                     0x000702a0 /* MIPS PLL channel 0 cpu clock divider settings */
#define BCHP_CLK_AVD_CTRL                        0x000702c0 /* AVD PLL control */
#define BCHP_CLK_AVD_GAIN                        0x000702c4 /* AVD PLL gain */
#define BCHP_CLK_AVD_TEST                        0x000702c8 /* AVD PLL test control */
#define BCHP_CLK_AVD_STATUS                      0x000702d8 /* AVD PLL Status */
#define BCHP_CLK_AVD_LOCK_CNT                    0x000702dc /* AVD PLL Lock Counter */
#define BCHP_CLK_AVD_CPU_DIV                     0x000702e0 /* AVD PLL channel 0 processor clock divider settings */
#define BCHP_CLK_AVD_DP_DIV                      0x000702e4 /* AVD PLL channel 1 datapath clock divider settings */
#define BCHP_CLK_RAP_CTRL                        0x00070300 /* Raptor DSP PLL control */
#define BCHP_CLK_RAP_GAIN                        0x00070304 /* Raptor DSP PLL gain */
#define BCHP_CLK_RAP_TEST                        0x00070308 /* Raptor DSP PLL test control */
#define BCHP_CLK_RAP_STATUS                      0x00070318 /* Raptor DSP PLL Status */
#define BCHP_CLK_RAP_LOCK_CNT                    0x0007031c /* Raptor DSP PLL Lock Counter */
#define BCHP_CLK_RAP_PLL_DIV                     0x00070320 /* Raptor DSP PLL channel 0 clock divider settings */
#define BCHP_CLK_VCXO0_CTRL                      0x00070340 /* VCXO 0 PLL powerdown and reset */
#define BCHP_CLK_VCXO0_GAIN                      0x00070344 /* VCXO 0 PLL gain */
#define BCHP_CLK_VCXO0_TEST                      0x00070348 /* VCXO 0 PLL test control */
#define BCHP_CLK_VCXO0_STATUS                    0x00070358 /* VCXO 0 PLL Status */
#define BCHP_CLK_VCXO0_LOCK_CNT                  0x0007035c /* VCXO 0 PLL Lock Counter */
#define BCHP_CLK_VCXO0_DIV                       0x00070360 /* VCXO 0 PLL divider settings */
#define BCHP_CLK_AUD0_CTRL                       0x00070380 /* Audio 0 PLL control */
#define BCHP_CLK_AUD0_GAIN                       0x00070384 /* Audio 0 PLL gain */
#define BCHP_CLK_AUD0_TEST                       0x00070388 /* Audio 0 PLL test control */
#define BCHP_CLK_AUD0_STATUS                     0x00070398 /* Audio 0 PLL Status */
#define BCHP_CLK_AUD0_LOCK_CNT                   0x0007039c /* Audio 0 PLL Lock Counter */

/***************************************************************************
 *REVISION - clock_gen Revision register
 ***************************************************************************/
/* CLK :: REVISION :: reserved0 [31:16] */
#define BCHP_CLK_REVISION_reserved0_MASK                           0xffff0000
#define BCHP_CLK_REVISION_reserved0_SHIFT                          16

/* CLK :: REVISION :: MAJOR [15:08] */
#define BCHP_CLK_REVISION_MAJOR_MASK                               0x0000ff00
#define BCHP_CLK_REVISION_MAJOR_SHIFT                              8

/* CLK :: REVISION :: MINOR [07:00] */
#define BCHP_CLK_REVISION_MINOR_MASK                               0x000000ff
#define BCHP_CLK_REVISION_MINOR_SHIFT                              0

/***************************************************************************
 *PM_CTRL - Software power management control to turn off 108 MHz clocks
 ***************************************************************************/
/* CLK :: PM_CTRL :: reserved0 [31:22] */
#define BCHP_CLK_PM_CTRL_reserved0_MASK                            0xffc00000
#define BCHP_CLK_PM_CTRL_reserved0_SHIFT                           22

/* CLK :: PM_CTRL :: DIS_XPT_108M_CLK [21:21] */
#define BCHP_CLK_PM_CTRL_DIS_XPT_108M_CLK_MASK                     0x00200000
#define BCHP_CLK_PM_CTRL_DIS_XPT_108M_CLK_SHIFT                    21
#define BCHP_CLK_PM_CTRL_DIS_XPT_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_XPT_108M_CLK_Disable                  1

/* CLK :: PM_CTRL :: DIS_VEC_108M_CLK [20:20] */
#define BCHP_CLK_PM_CTRL_DIS_VEC_108M_CLK_MASK                     0x00100000
#define BCHP_CLK_PM_CTRL_DIS_VEC_108M_CLK_SHIFT                    20
#define BCHP_CLK_PM_CTRL_DIS_VEC_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_VEC_108M_CLK_Disable                  1

/* CLK :: PM_CTRL :: DIS_USB_108M_CLK [19:19] */
#define BCHP_CLK_PM_CTRL_DIS_USB_108M_CLK_MASK                     0x00080000
#define BCHP_CLK_PM_CTRL_DIS_USB_108M_CLK_SHIFT                    19
#define BCHP_CLK_PM_CTRL_DIS_USB_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_USB_108M_CLK_Disable                  1

/* CLK :: PM_CTRL :: DIS_RPTD1_108M_CLK [18:18] */
#define BCHP_CLK_PM_CTRL_DIS_RPTD1_108M_CLK_MASK                   0x00040000
#define BCHP_CLK_PM_CTRL_DIS_RPTD1_108M_CLK_SHIFT                  18
#define BCHP_CLK_PM_CTRL_DIS_RPTD1_108M_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_DIS_RPTD1_108M_CLK_Disable                1

/* CLK :: PM_CTRL :: DIS_RPTD0_108M_CLK [17:17] */
#define BCHP_CLK_PM_CTRL_DIS_RPTD0_108M_CLK_MASK                   0x00020000
#define BCHP_CLK_PM_CTRL_DIS_RPTD0_108M_CLK_SHIFT                  17
#define BCHP_CLK_PM_CTRL_DIS_RPTD0_108M_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_DIS_RPTD0_108M_CLK_Disable                1

/* CLK :: PM_CTRL :: DIS_PINMUX_108M_CLK [16:16] */
#define BCHP_CLK_PM_CTRL_DIS_PINMUX_108M_CLK_MASK                  0x00010000
#define BCHP_CLK_PM_CTRL_DIS_PINMUX_108M_CLK_SHIFT                 16
#define BCHP_CLK_PM_CTRL_DIS_PINMUX_108M_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_DIS_PINMUX_108M_CLK_Disable               1

/* CLK :: PM_CTRL :: DIS_OFE_DISCCTRL_108M_CLK [15:15] */
#define BCHP_CLK_PM_CTRL_DIS_OFE_DISCCTRL_108M_CLK_MASK            0x00008000
#define BCHP_CLK_PM_CTRL_DIS_OFE_DISCCTRL_108M_CLK_SHIFT           15
#define BCHP_CLK_PM_CTRL_DIS_OFE_DISCCTRL_108M_CLK_Enable          0
#define BCHP_CLK_PM_CTRL_DIS_OFE_DISCCTRL_108M_CLK_Disable         1

/* CLK :: PM_CTRL :: DIS_OFE_DATAPATH_108M_CLK [14:14] */
#define BCHP_CLK_PM_CTRL_DIS_OFE_DATAPATH_108M_CLK_MASK            0x00004000
#define BCHP_CLK_PM_CTRL_DIS_OFE_DATAPATH_108M_CLK_SHIFT           14
#define BCHP_CLK_PM_CTRL_DIS_OFE_DATAPATH_108M_CLK_Enable          0
#define BCHP_CLK_PM_CTRL_DIS_OFE_DATAPATH_108M_CLK_Disable         1

/* CLK :: PM_CTRL :: DIS_HIF_108M_CLK [13:13] */
#define BCHP_CLK_PM_CTRL_DIS_HIF_108M_CLK_MASK                     0x00002000
#define BCHP_CLK_PM_CTRL_DIS_HIF_108M_CLK_SHIFT                    13
#define BCHP_CLK_PM_CTRL_DIS_HIF_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_HIF_108M_CLK_Disable                  1

/* CLK :: PM_CTRL :: DIS_HD_DVI_108M_CLK [12:12] */
#define BCHP_CLK_PM_CTRL_DIS_HD_DVI_108M_CLK_MASK                  0x00001000
#define BCHP_CLK_PM_CTRL_DIS_HD_DVI_108M_CLK_SHIFT                 12
#define BCHP_CLK_PM_CTRL_DIS_HD_DVI_108M_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_DIS_HD_DVI_108M_CLK_Disable               1

/* CLK :: PM_CTRL :: DIS_HDMI_108M_CLK [11:11] */
#define BCHP_CLK_PM_CTRL_DIS_HDMI_108M_CLK_MASK                    0x00000800
#define BCHP_CLK_PM_CTRL_DIS_HDMI_108M_CLK_SHIFT                   11
#define BCHP_CLK_PM_CTRL_DIS_HDMI_108M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_DIS_HDMI_108M_CLK_Disable                 1

/* CLK :: PM_CTRL :: DIS_GFX_108M_CLK [10:10] */
#define BCHP_CLK_PM_CTRL_DIS_GFX_108M_CLK_MASK                     0x00000400
#define BCHP_CLK_PM_CTRL_DIS_GFX_108M_CLK_SHIFT                    10
#define BCHP_CLK_PM_CTRL_DIS_GFX_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_GFX_108M_CLK_Disable                  1

/* CLK :: PM_CTRL :: DIS_ENET_108M_CLK [09:09] */
#define BCHP_CLK_PM_CTRL_DIS_ENET_108M_CLK_MASK                    0x00000200
#define BCHP_CLK_PM_CTRL_DIS_ENET_108M_CLK_SHIFT                   9
#define BCHP_CLK_PM_CTRL_DIS_ENET_108M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_DIS_ENET_108M_CLK_Disable                 1

/* CLK :: PM_CTRL :: DIS_DVP_HT_108M_CLK [08:08] */
#define BCHP_CLK_PM_CTRL_DIS_DVP_HT_108M_CLK_MASK                  0x00000100
#define BCHP_CLK_PM_CTRL_DIS_DVP_HT_108M_CLK_SHIFT                 8
#define BCHP_CLK_PM_CTRL_DIS_DVP_HT_108M_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_DIS_DVP_HT_108M_CLK_Disable               1

/* CLK :: PM_CTRL :: DIS_DVP_HR_108M_CLK [07:07] */
#define BCHP_CLK_PM_CTRL_DIS_DVP_HR_108M_CLK_MASK                  0x00000080
#define BCHP_CLK_PM_CTRL_DIS_DVP_HR_108M_CLK_SHIFT                 7
#define BCHP_CLK_PM_CTRL_DIS_DVP_HR_108M_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_DIS_DVP_HR_108M_CLK_Disable               1

/* CLK :: PM_CTRL :: DIS_DDR3_0_108M_CLK [06:06] */
#define BCHP_CLK_PM_CTRL_DIS_DDR3_0_108M_CLK_MASK                  0x00000040
#define BCHP_CLK_PM_CTRL_DIS_DDR3_0_108M_CLK_SHIFT                 6
#define BCHP_CLK_PM_CTRL_DIS_DDR3_0_108M_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_DIS_DDR3_0_108M_CLK_Disable               1

/* CLK :: PM_CTRL :: DIS_CPU0_108M_CLK [05:05] */
#define BCHP_CLK_PM_CTRL_DIS_CPU0_108M_CLK_MASK                    0x00000020
#define BCHP_CLK_PM_CTRL_DIS_CPU0_108M_CLK_SHIFT                   5
#define BCHP_CLK_PM_CTRL_DIS_CPU0_108M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_DIS_CPU0_108M_CLK_Disable                 1

/* CLK :: PM_CTRL :: DIS_BVNM_108M_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_DIS_BVNM_108M_CLK_MASK                    0x00000010
#define BCHP_CLK_PM_CTRL_DIS_BVNM_108M_CLK_SHIFT                   4
#define BCHP_CLK_PM_CTRL_DIS_BVNM_108M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_DIS_BVNM_108M_CLK_Disable                 1

/* CLK :: PM_CTRL :: DIS_BVNE_108M_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_DIS_BVNE_108M_CLK_MASK                    0x00000008
#define BCHP_CLK_PM_CTRL_DIS_BVNE_108M_CLK_SHIFT                   3
#define BCHP_CLK_PM_CTRL_DIS_BVNE_108M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_DIS_BVNE_108M_CLK_Disable                 1

/* CLK :: PM_CTRL :: DIS_BSP_108M_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_DIS_BSP_108M_CLK_MASK                     0x00000004
#define BCHP_CLK_PM_CTRL_DIS_BSP_108M_CLK_SHIFT                    2
#define BCHP_CLK_PM_CTRL_DIS_BSP_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_BSP_108M_CLK_Disable                  1

/* CLK :: PM_CTRL :: DIS_AVD0_108M_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_DIS_AVD0_108M_CLK_MASK                    0x00000002
#define BCHP_CLK_PM_CTRL_DIS_AVD0_108M_CLK_SHIFT                   1
#define BCHP_CLK_PM_CTRL_DIS_AVD0_108M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_DIS_AVD0_108M_CLK_Disable                 1

/* CLK :: PM_CTRL :: DIS_AIO_108M_CLK [00:00] */
#define BCHP_CLK_PM_CTRL_DIS_AIO_108M_CLK_MASK                     0x00000001
#define BCHP_CLK_PM_CTRL_DIS_AIO_108M_CLK_SHIFT                    0
#define BCHP_CLK_PM_CTRL_DIS_AIO_108M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_DIS_AIO_108M_CLK_Disable                  1

/***************************************************************************
 *PM_CTRL_1 - Software power management control to turn off various clocks
 ***************************************************************************/
/* CLK :: PM_CTRL_1 :: reserved0 [31:21] */
#define BCHP_CLK_PM_CTRL_1_reserved0_MASK                          0xffe00000
#define BCHP_CLK_PM_CTRL_1_reserved0_SHIFT                         21

/* CLK :: PM_CTRL_1 :: DIS_XPT_81M_CLK [20:20] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_81M_CLK_MASK                    0x00100000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_81M_CLK_SHIFT                   20
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_81M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_81M_CLK_Disable                 1

/* CLK :: PM_CTRL_1 :: DIS_XPT_54M_CLK [19:19] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_54M_CLK_MASK                    0x00080000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_54M_CLK_SHIFT                   19
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_54M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_54M_CLK_Disable                 1

/* CLK :: PM_CTRL_1 :: DIS_XPT_27M_CLK [18:18] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_27M_CLK_MASK                    0x00040000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_27M_CLK_SHIFT                   18
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_27M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_27M_CLK_Disable                 1

/* CLK :: PM_CTRL_1 :: DIS_XPT_40P5M_CLK [17:17] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_40P5M_CLK_MASK                  0x00020000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_40P5M_CLK_SHIFT                 17
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_40P5M_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_40P5M_CLK_Disable               1

/* CLK :: PM_CTRL_1 :: DIS_XPT_20P25M_CLK [16:16] */
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_20P25M_CLK_MASK                 0x00010000
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_20P25M_CLK_SHIFT                16
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_20P25M_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_1_DIS_XPT_20P25M_CLK_Disable              1

/* CLK :: PM_CTRL_1 :: DIS_VEC_4P5M_CLK [15:15] */
#define BCHP_CLK_PM_CTRL_1_DIS_VEC_4P5M_CLK_MASK                   0x00008000
#define BCHP_CLK_PM_CTRL_1_DIS_VEC_4P5M_CLK_SHIFT                  15
#define BCHP_CLK_PM_CTRL_1_DIS_VEC_4P5M_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_1_DIS_VEC_4P5M_CLK_Disable                1

/* CLK :: PM_CTRL_1 :: DIS_USB_MDIO_54M_CLK [14:14] */
#define BCHP_CLK_PM_CTRL_1_DIS_USB_MDIO_54M_CLK_MASK               0x00004000
#define BCHP_CLK_PM_CTRL_1_DIS_USB_MDIO_54M_CLK_SHIFT              14
#define BCHP_CLK_PM_CTRL_1_DIS_USB_MDIO_54M_CLK_Enable             0
#define BCHP_CLK_PM_CTRL_1_DIS_USB_MDIO_54M_CLK_Disable            1

/* CLK :: PM_CTRL_1 :: DIS_SUN_27M_CLK [13:13] */
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_27M_CLK_MASK                    0x00002000
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_27M_CLK_SHIFT                   13
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_27M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_1_DIS_SUN_27M_CLK_Disable                 1

/* CLK :: PM_CTRL_1 :: DIS_JTAG_9M_CLK [12:12] */
#define BCHP_CLK_PM_CTRL_1_DIS_JTAG_9M_CLK_MASK                    0x00001000
#define BCHP_CLK_PM_CTRL_1_DIS_JTAG_9M_CLK_SHIFT                   12
#define BCHP_CLK_PM_CTRL_1_DIS_JTAG_9M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_1_DIS_JTAG_9M_CLK_Disable                 1

/* CLK :: PM_CTRL_1 :: ENA_HDMI_LOW_PWR [11:11] */
#define BCHP_CLK_PM_CTRL_1_ENA_HDMI_LOW_PWR_MASK                   0x00000800
#define BCHP_CLK_PM_CTRL_1_ENA_HDMI_LOW_PWR_SHIFT                  11

/* CLK :: PM_CTRL_1 :: DIS_DVP_HT_IIC_27M_CLK [10:10] */
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HT_IIC_27M_CLK_MASK             0x00000400
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HT_IIC_27M_CLK_SHIFT            10
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HT_IIC_27M_CLK_Enable           0
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HT_IIC_27M_CLK_Disable          1

/* CLK :: PM_CTRL_1 :: DIS_DVP_HR_27M_CLK [09:09] */
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HR_27M_CLK_MASK                 0x00000200
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HR_27M_CLK_SHIFT                9
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HR_27M_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_1_DIS_DVP_HR_27M_CLK_Disable              1

/* CLK :: PM_CTRL_1 :: DIS_ENET_FAST_54M_CLK [08:08] */
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_FAST_54M_CLK_MASK              0x00000100
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_FAST_54M_CLK_SHIFT             8
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_FAST_54M_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_FAST_54M_CLK_Disable           1

/* CLK :: PM_CTRL_1 :: DIS_ENET_PM_27M_CLK [07:07] */
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_PM_27M_CLK_MASK                0x00000080
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_PM_27M_CLK_SHIFT               7
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_PM_27M_CLK_Enable              0
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_PM_27M_CLK_Disable             1

/* CLK :: PM_CTRL_1 :: DIS_ENET_ALWAYSON_27M_CLK [06:06] */
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_ALWAYSON_27M_CLK_MASK          0x00000040
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_ALWAYSON_27M_CLK_SHIFT         6
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_ALWAYSON_27M_CLK_Enable        0
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_ALWAYSON_27M_CLK_Disable       1

/* CLK :: PM_CTRL_1 :: DIS_ENET_SLOW_27M_CLK [05:05] */
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_SLOW_27M_CLK_MASK              0x00000020
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_SLOW_27M_CLK_SHIFT             5
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_SLOW_27M_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_SLOW_27M_CLK_Disable           1

/* CLK :: PM_CTRL_1 :: DIS_ENET_25M_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_25M_CLK_MASK                   0x00000010
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_25M_CLK_SHIFT                  4
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_25M_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_1_DIS_ENET_25M_CLK_Disable                1

/* CLK :: PM_CTRL_1 :: DIS_EBI_54M_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_1_DIS_EBI_54M_CLK_MASK                    0x00000008
#define BCHP_CLK_PM_CTRL_1_DIS_EBI_54M_CLK_SHIFT                   3
#define BCHP_CLK_PM_CTRL_1_DIS_EBI_54M_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_1_DIS_EBI_54M_CLK_Disable                 1

/* CLK :: PM_CTRL_1 :: DIS_CKG_4P5M_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_1_DIS_CKG_4P5M_CLK_MASK                   0x00000004
#define BCHP_CLK_PM_CTRL_1_DIS_CKG_4P5M_CLK_SHIFT                  2
#define BCHP_CLK_PM_CTRL_1_DIS_CKG_4P5M_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_1_DIS_CKG_4P5M_CLK_Disable                1

/* CLK :: PM_CTRL_1 :: DIS_BSP_9M_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_1_DIS_BSP_9M_CLK_MASK                     0x00000002
#define BCHP_CLK_PM_CTRL_1_DIS_BSP_9M_CLK_SHIFT                    1
#define BCHP_CLK_PM_CTRL_1_DIS_BSP_9M_CLK_Enable                   0
#define BCHP_CLK_PM_CTRL_1_DIS_BSP_9M_CLK_Disable                  1

/* CLK :: PM_CTRL_1 :: DIS_AUDIO_DAC_54M_CLK [00:00] */
#define BCHP_CLK_PM_CTRL_1_DIS_AUDIO_DAC_54M_CLK_MASK              0x00000001
#define BCHP_CLK_PM_CTRL_1_DIS_AUDIO_DAC_54M_CLK_SHIFT             0
#define BCHP_CLK_PM_CTRL_1_DIS_AUDIO_DAC_54M_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_1_DIS_AUDIO_DAC_54M_CLK_Disable           1

/***************************************************************************
 *PM_CTRL_2 - Software power management control to turn off or select various clocks
 ***************************************************************************/
/* CLK :: PM_CTRL_2 :: reserved0 [31:13] */
#define BCHP_CLK_PM_CTRL_2_reserved0_MASK                          0xffffe000
#define BCHP_CLK_PM_CTRL_2_reserved0_SHIFT                         13

/* CLK :: PM_CTRL_2 :: DIS_VC4_CLK [12:12] */
#define BCHP_CLK_PM_CTRL_2_DIS_VC4_CLK_MASK                        0x00001000
#define BCHP_CLK_PM_CTRL_2_DIS_VC4_CLK_SHIFT                       12
#define BCHP_CLK_PM_CTRL_2_DIS_VC4_CLK_Enable                      0
#define BCHP_CLK_PM_CTRL_2_DIS_VC4_CLK_Disable                     1

/* CLK :: PM_CTRL_2 :: DIS_SDIO_CLK [11:11] */
#define BCHP_CLK_PM_CTRL_2_DIS_SDIO_CLK_MASK                       0x00000800
#define BCHP_CLK_PM_CTRL_2_DIS_SDIO_CLK_SHIFT                      11
#define BCHP_CLK_PM_CTRL_2_DIS_SDIO_CLK_Enable                     0
#define BCHP_CLK_PM_CTRL_2_DIS_SDIO_CLK_Disable                    1

/* CLK :: PM_CTRL_2 :: FORCE_NO_RAP_PLL_BYPASS [10:10] */
#define BCHP_CLK_PM_CTRL_2_FORCE_NO_RAP_PLL_BYPASS_MASK            0x00000400
#define BCHP_CLK_PM_CTRL_2_FORCE_NO_RAP_PLL_BYPASS_SHIFT           10

/* CLK :: PM_CTRL_2 :: DIS_RAP1_DSP_PROG_CLK [09:09] */
#define BCHP_CLK_PM_CTRL_2_DIS_RAP1_DSP_PROG_CLK_MASK              0x00000200
#define BCHP_CLK_PM_CTRL_2_DIS_RAP1_DSP_PROG_CLK_SHIFT             9
#define BCHP_CLK_PM_CTRL_2_DIS_RAP1_DSP_PROG_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_2_DIS_RAP1_DSP_PROG_CLK_Disable           1

/* CLK :: PM_CTRL_2 :: DIS_RAP0_DSP_PROG_CLK [08:08] */
#define BCHP_CLK_PM_CTRL_2_DIS_RAP0_DSP_PROG_CLK_MASK              0x00000100
#define BCHP_CLK_PM_CTRL_2_DIS_RAP0_DSP_PROG_CLK_SHIFT             8
#define BCHP_CLK_PM_CTRL_2_DIS_RAP0_DSP_PROG_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_2_DIS_RAP0_DSP_PROG_CLK_Disable           1

/* CLK :: PM_CTRL_2 :: DIS_OFE_DISCCTRL_67M_CLK [07:07] */
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_67M_CLK_MASK           0x00000080
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_67M_CLK_SHIFT          7
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_67M_CLK_Enable         0
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_67M_CLK_Disable        1

/* CLK :: PM_CTRL_2 :: DIS_OFE_DISCCTRL_27M_CLK [06:06] */
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_27M_CLK_MASK           0x00000040
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_27M_CLK_SHIFT          6
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_27M_CLK_Enable         0
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DISCCTRL_27M_CLK_Disable        1

/* CLK :: PM_CTRL_2 :: DIS_OFE_DATAPATH_67M_CLK [05:05] */
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_67M_CLK_MASK           0x00000020
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_67M_CLK_SHIFT          5
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_67M_CLK_Enable         0
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_67M_CLK_Disable        1

/* CLK :: PM_CTRL_2 :: DIS_OFE_DATAPATH_27M_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_27M_CLK_MASK           0x00000010
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_27M_CLK_SHIFT          4
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_27M_CLK_Enable         0
#define BCHP_CLK_PM_CTRL_2_DIS_OFE_DATAPATH_27M_CLK_Disable        1

/* CLK :: PM_CTRL_2 :: DIS_HDMI_MAX_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_2_DIS_HDMI_MAX_CLK_MASK                   0x00000008
#define BCHP_CLK_PM_CTRL_2_DIS_HDMI_MAX_CLK_SHIFT                  3
#define BCHP_CLK_PM_CTRL_2_DIS_HDMI_MAX_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_2_DIS_HDMI_MAX_CLK_Disable                1

/* CLK :: PM_CTRL_2 :: DIS_CPU0_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_2_DIS_CPU0_CLK_MASK                       0x00000004
#define BCHP_CLK_PM_CTRL_2_DIS_CPU0_CLK_SHIFT                      2
#define BCHP_CLK_PM_CTRL_2_DIS_CPU0_CLK_Enable                     0
#define BCHP_CLK_PM_CTRL_2_DIS_CPU0_CLK_Disable                    1

/* CLK :: PM_CTRL_2 :: DIS_AVD0_DP_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_DP_CLK_MASK                    0x00000002
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_DP_CLK_SHIFT                   1
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_DP_CLK_Enable                  0
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_DP_CLK_Disable                 1

/* CLK :: PM_CTRL_2 :: DIS_AVD0_CPU_CLK [00:00] */
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_CPU_CLK_MASK                   0x00000001
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_CPU_CLK_SHIFT                  0
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_CPU_CLK_Enable                 0
#define BCHP_CLK_PM_CTRL_2_DIS_AVD0_CPU_CLK_Disable                1

/***************************************************************************
 *PM_CTRL_216 - Software power management control to turn off 216 MHz clocks
 ***************************************************************************/
/* CLK :: PM_CTRL_216 :: reserved0 [31:26] */
#define BCHP_CLK_PM_CTRL_216_reserved0_MASK                        0xfc000000
#define BCHP_CLK_PM_CTRL_216_reserved0_SHIFT                       26

/* CLK :: PM_CTRL_216 :: DIS_XPT_216_CLK [25:25] */
#define BCHP_CLK_PM_CTRL_216_DIS_XPT_216_CLK_MASK                  0x02000000
#define BCHP_CLK_PM_CTRL_216_DIS_XPT_216_CLK_SHIFT                 25
#define BCHP_CLK_PM_CTRL_216_DIS_XPT_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_XPT_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_VEC_ALT_216_CLK [24:24] */
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_ALT_216_CLK_MASK              0x01000000
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_ALT_216_CLK_SHIFT             24
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_ALT_216_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_ALT_216_CLK_Disable           1

/* CLK :: PM_CTRL_216 :: DIS_VEC_216_CLK [23:23] */
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_216_CLK_MASK                  0x00800000
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_216_CLK_SHIFT                 23
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_VEC_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_USB_216_CLK [22:22] */
#define BCHP_CLK_PM_CTRL_216_DIS_USB_216_CLK_MASK                  0x00400000
#define BCHP_CLK_PM_CTRL_216_DIS_USB_216_CLK_SHIFT                 22
#define BCHP_CLK_PM_CTRL_216_DIS_USB_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_USB_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_SUN_216_CLK [21:21] */
#define BCHP_CLK_PM_CTRL_216_DIS_SUN_216_CLK_MASK                  0x00200000
#define BCHP_CLK_PM_CTRL_216_DIS_SUN_216_CLK_SHIFT                 21
#define BCHP_CLK_PM_CTRL_216_DIS_SUN_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_SUN_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_RPTD1_216_CLK [20:20] */
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD1_216_CLK_MASK                0x00100000
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD1_216_CLK_SHIFT               20
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD1_216_CLK_Enable              0
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD1_216_CLK_Disable             1

/* CLK :: PM_CTRL_216 :: DIS_RPTD0_216_CLK [19:19] */
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD0_216_CLK_MASK                0x00080000
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD0_216_CLK_SHIFT               19
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD0_216_CLK_Enable              0
#define BCHP_CLK_PM_CTRL_216_DIS_RPTD0_216_CLK_Disable             1

/* CLK :: PM_CTRL_216 :: DIS_OFE_DISCCTRL_216_CLK [18:18] */
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DISCCTRL_216_CLK_MASK         0x00040000
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DISCCTRL_216_CLK_SHIFT        18
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DISCCTRL_216_CLK_Enable       0
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DISCCTRL_216_CLK_Disable      1

/* CLK :: PM_CTRL_216 :: DIS_OFE_DATAPATH_216_CLK [17:17] */
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DATAPATH_216_CLK_MASK         0x00020000
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DATAPATH_216_CLK_SHIFT        17
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DATAPATH_216_CLK_Enable       0
#define BCHP_CLK_PM_CTRL_216_DIS_OFE_DATAPATH_216_CLK_Disable      1

/* CLK :: PM_CTRL_216 :: DIS_HIF_216_CLK [16:16] */
#define BCHP_CLK_PM_CTRL_216_DIS_HIF_216_CLK_MASK                  0x00010000
#define BCHP_CLK_PM_CTRL_216_DIS_HIF_216_CLK_SHIFT                 16
#define BCHP_CLK_PM_CTRL_216_DIS_HIF_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_HIF_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_HD_DVI_216_CLK [15:15] */
#define BCHP_CLK_PM_CTRL_216_DIS_HD_DVI_216_CLK_MASK               0x00008000
#define BCHP_CLK_PM_CTRL_216_DIS_HD_DVI_216_CLK_SHIFT              15
#define BCHP_CLK_PM_CTRL_216_DIS_HD_DVI_216_CLK_Enable             0
#define BCHP_CLK_PM_CTRL_216_DIS_HD_DVI_216_CLK_Disable            1

/* CLK :: PM_CTRL_216 :: DIS_HDMI_216_CLK [14:14] */
#define BCHP_CLK_PM_CTRL_216_DIS_HDMI_216_CLK_MASK                 0x00004000
#define BCHP_CLK_PM_CTRL_216_DIS_HDMI_216_CLK_SHIFT                14
#define BCHP_CLK_PM_CTRL_216_DIS_HDMI_216_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_216_DIS_HDMI_216_CLK_Disable              1

/* CLK :: PM_CTRL_216 :: DIS_GFX_216_CLK [13:13] */
#define BCHP_CLK_PM_CTRL_216_DIS_GFX_216_CLK_MASK                  0x00002000
#define BCHP_CLK_PM_CTRL_216_DIS_GFX_216_CLK_SHIFT                 13
#define BCHP_CLK_PM_CTRL_216_DIS_GFX_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_GFX_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_ENET_216_CLK [12:12] */
#define BCHP_CLK_PM_CTRL_216_DIS_ENET_216_CLK_MASK                 0x00001000
#define BCHP_CLK_PM_CTRL_216_DIS_ENET_216_CLK_SHIFT                12
#define BCHP_CLK_PM_CTRL_216_DIS_ENET_216_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_216_DIS_ENET_216_CLK_Disable              1

/* CLK :: PM_CTRL_216 :: DIS_DVP_HT_ALT_216_CLK [11:11] */
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_ALT_216_CLK_MASK           0x00000800
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_ALT_216_CLK_SHIFT          11
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_ALT_216_CLK_Enable         0
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_ALT_216_CLK_Disable        1

/* CLK :: PM_CTRL_216 :: DIS_DVP_HT_216_CLK [10:10] */
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_216_CLK_MASK               0x00000400
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_216_CLK_SHIFT              10
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_216_CLK_Enable             0
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HT_216_CLK_Disable            1

/* CLK :: PM_CTRL_216 :: DIS_DVP_HR_ALT_216_CLK [09:09] */
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_ALT_216_CLK_MASK           0x00000200
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_ALT_216_CLK_SHIFT          9
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_ALT_216_CLK_Enable         0
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_ALT_216_CLK_Disable        1

/* CLK :: PM_CTRL_216 :: DIS_DVP_HR_216_CLK [08:08] */
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_216_CLK_MASK               0x00000100
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_216_CLK_SHIFT              8
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_216_CLK_Enable             0
#define BCHP_CLK_PM_CTRL_216_DIS_DVP_HR_216_CLK_Disable            1

/* CLK :: PM_CTRL_216 :: DIS_DDR3_0_216_CLK [07:07] */
#define BCHP_CLK_PM_CTRL_216_DIS_DDR3_0_216_CLK_MASK               0x00000080
#define BCHP_CLK_PM_CTRL_216_DIS_DDR3_0_216_CLK_SHIFT              7
#define BCHP_CLK_PM_CTRL_216_DIS_DDR3_0_216_CLK_Enable             0
#define BCHP_CLK_PM_CTRL_216_DIS_DDR3_0_216_CLK_Disable            1

/* CLK :: PM_CTRL_216 :: DIS_CPU0_216_CLK [06:06] */
#define BCHP_CLK_PM_CTRL_216_DIS_CPU0_216_CLK_MASK                 0x00000040
#define BCHP_CLK_PM_CTRL_216_DIS_CPU0_216_CLK_SHIFT                6
#define BCHP_CLK_PM_CTRL_216_DIS_CPU0_216_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_216_DIS_CPU0_216_CLK_Disable              1

/* CLK :: PM_CTRL_216 :: DIS_BVNM_216_CLK [05:05] */
#define BCHP_CLK_PM_CTRL_216_DIS_BVNM_216_CLK_MASK                 0x00000020
#define BCHP_CLK_PM_CTRL_216_DIS_BVNM_216_CLK_SHIFT                5
#define BCHP_CLK_PM_CTRL_216_DIS_BVNM_216_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_216_DIS_BVNM_216_CLK_Disable              1

/* CLK :: PM_CTRL_216 :: DIS_BVNE_216_CLK [04:04] */
#define BCHP_CLK_PM_CTRL_216_DIS_BVNE_216_CLK_MASK                 0x00000010
#define BCHP_CLK_PM_CTRL_216_DIS_BVNE_216_CLK_SHIFT                4
#define BCHP_CLK_PM_CTRL_216_DIS_BVNE_216_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_216_DIS_BVNE_216_CLK_Disable              1

/* CLK :: PM_CTRL_216 :: DIS_BSP_ALT_216_CLK [03:03] */
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_ALT_216_CLK_MASK              0x00000008
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_ALT_216_CLK_SHIFT             3
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_ALT_216_CLK_Enable            0
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_ALT_216_CLK_Disable           1

/* CLK :: PM_CTRL_216 :: DIS_BSP_216_CLK [02:02] */
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_216_CLK_MASK                  0x00000004
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_216_CLK_SHIFT                 2
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_BSP_216_CLK_Disable               1

/* CLK :: PM_CTRL_216 :: DIS_AVD0_216_CLK [01:01] */
#define BCHP_CLK_PM_CTRL_216_DIS_AVD0_216_CLK_MASK                 0x00000002
#define BCHP_CLK_PM_CTRL_216_DIS_AVD0_216_CLK_SHIFT                1
#define BCHP_CLK_PM_CTRL_216_DIS_AVD0_216_CLK_Enable               0
#define BCHP_CLK_PM_CTRL_216_DIS_AVD0_216_CLK_Disable              1

/* CLK :: PM_CTRL_216 :: DIS_AIO_216_CLK [00:00] */
#define BCHP_CLK_PM_CTRL_216_DIS_AIO_216_CLK_MASK                  0x00000001
#define BCHP_CLK_PM_CTRL_216_DIS_AIO_216_CLK_SHIFT                 0
#define BCHP_CLK_PM_CTRL_216_DIS_AIO_216_CLK_Enable                0
#define BCHP_CLK_PM_CTRL_216_DIS_AIO_216_CLK_Disable               1

/***************************************************************************
 *PM_CTRL_GENET - Software power management control to turn off GENET clocks
 ***************************************************************************/
/* CLK :: PM_CTRL_GENET :: reserved0 [31:08] */
#define BCHP_CLK_PM_CTRL_GENET_reserved0_MASK                      0xffffff00
#define BCHP_CLK_PM_CTRL_GENET_reserved0_SHIFT                     8

/* CLK :: PM_CTRL_GENET :: GENET_CLOCK_SELECT [07:07] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_CLOCK_SELECT_MASK             0x00000080
#define BCHP_CLK_PM_CTRL_GENET_GENET_CLOCK_SELECT_SHIFT            7

/* CLK :: PM_CTRL_GENET :: GENET_GMII_CLOCK_SELECT [06:06] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_GMII_CLOCK_SELECT_MASK        0x00000040
#define BCHP_CLK_PM_CTRL_GENET_GENET_GMII_CLOCK_SELECT_SHIFT       6

/* CLK :: PM_CTRL_GENET :: GENET_EEE_CLOCK_ENABLE [05:05] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_EEE_CLOCK_ENABLE_MASK         0x00000020
#define BCHP_CLK_PM_CTRL_GENET_GENET_EEE_CLOCK_ENABLE_SHIFT        5
#define BCHP_CLK_PM_CTRL_GENET_GENET_EEE_CLOCK_ENABLE_Disable      0
#define BCHP_CLK_PM_CTRL_GENET_GENET_EEE_CLOCK_ENABLE_Enable       1

/* CLK :: PM_CTRL_GENET :: GENET_GMII_CLOCK_ENABLE [04:04] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_GMII_CLOCK_ENABLE_MASK        0x00000010
#define BCHP_CLK_PM_CTRL_GENET_GENET_GMII_CLOCK_ENABLE_SHIFT       4
#define BCHP_CLK_PM_CTRL_GENET_GENET_GMII_CLOCK_ENABLE_Disable     0
#define BCHP_CLK_PM_CTRL_GENET_GENET_GMII_CLOCK_ENABLE_Enable      1

/* CLK :: PM_CTRL_GENET :: GENET_HFB_CLOCK_ENABLE [03:03] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_HFB_CLOCK_ENABLE_MASK         0x00000008
#define BCHP_CLK_PM_CTRL_GENET_GENET_HFB_CLOCK_ENABLE_SHIFT        3
#define BCHP_CLK_PM_CTRL_GENET_GENET_HFB_CLOCK_ENABLE_Disable      0
#define BCHP_CLK_PM_CTRL_GENET_GENET_HFB_CLOCK_ENABLE_Enable       1

/* CLK :: PM_CTRL_GENET :: GENET_L2INTR_CLOCK_ENABLE [02:02] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_L2INTR_CLOCK_ENABLE_MASK      0x00000004
#define BCHP_CLK_PM_CTRL_GENET_GENET_L2INTR_CLOCK_ENABLE_SHIFT     2
#define BCHP_CLK_PM_CTRL_GENET_GENET_L2INTR_CLOCK_ENABLE_Disable   0
#define BCHP_CLK_PM_CTRL_GENET_GENET_L2INTR_CLOCK_ENABLE_Enable    1

/* CLK :: PM_CTRL_GENET :: GENET_UNIMAC_SYS_RX_CLOCK_ENABLE [01:01] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_RX_CLOCK_ENABLE_Disable 0
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_RX_CLOCK_ENABLE_Enable 1

/* CLK :: PM_CTRL_GENET :: GENET_UNIMAC_SYS_TX_CLOCK_ENABLE [00:00] */
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_TX_CLOCK_ENABLE_Disable 0
#define BCHP_CLK_PM_CTRL_GENET_GENET_UNIMAC_SYS_TX_CLOCK_ENABLE_Enable 1

/***************************************************************************
 *WAKEUP_STATUS - Hardware power management wakeup status.
 ***************************************************************************/
/* CLK :: WAKEUP_STATUS :: reserved0 [31:01] */
#define BCHP_CLK_WAKEUP_STATUS_reserved0_MASK                      0xfffffffe
#define BCHP_CLK_WAKEUP_STATUS_reserved0_SHIFT                     1

/* CLK :: WAKEUP_STATUS :: AON [00:00] */
#define BCHP_CLK_WAKEUP_STATUS_AON_MASK                            0x00000001
#define BCHP_CLK_WAKEUP_STATUS_AON_SHIFT                           0

/***************************************************************************
 *WAKEUP_MASK - Hardware power management wakeup masks.
 ***************************************************************************/
/* CLK :: WAKEUP_MASK :: reserved0 [31:01] */
#define BCHP_CLK_WAKEUP_MASK_reserved0_MASK                        0xfffffffe
#define BCHP_CLK_WAKEUP_MASK_reserved0_SHIFT                       1

/* CLK :: WAKEUP_MASK :: AON [00:00] */
#define BCHP_CLK_WAKEUP_MASK_AON_MASK                              0x00000001
#define BCHP_CLK_WAKEUP_MASK_AON_SHIFT                             0
#define BCHP_CLK_WAKEUP_MASK_AON_Disable                           0
#define BCHP_CLK_WAKEUP_MASK_AON_Enable                            1

/***************************************************************************
 *CRITICAL_CTRL - Hardware power management critical control.
 ***************************************************************************/
/* CLK :: CRITICAL_CTRL :: reserved0 [31:03] */
#define BCHP_CLK_CRITICAL_CTRL_reserved0_MASK                      0xfffffff8
#define BCHP_CLK_CRITICAL_CTRL_reserved0_SHIFT                     3

/* CLK :: CRITICAL_CTRL :: DDR_PHY_SLEEP [02:02] */
#define BCHP_CLK_CRITICAL_CTRL_DDR_PHY_SLEEP_MASK                  0x00000004
#define BCHP_CLK_CRITICAL_CTRL_DDR_PHY_SLEEP_SHIFT                 2

/* CLK :: CRITICAL_CTRL :: MIPS_POWER_INTR [01:01] */
#define BCHP_CLK_CRITICAL_CTRL_MIPS_POWER_INTR_MASK                0x00000002
#define BCHP_CLK_CRITICAL_CTRL_MIPS_POWER_INTR_SHIFT               1

/* CLK :: CRITICAL_CTRL :: BSP_POWER_INTR [00:00] */
#define BCHP_CLK_CRITICAL_CTRL_BSP_POWER_INTR_MASK                 0x00000001
#define BCHP_CLK_CRITICAL_CTRL_BSP_POWER_INTR_SHIFT                0

/***************************************************************************
 *CRITICAL_STATUS - Hardware power management critical status.
 ***************************************************************************/
/* CLK :: CRITICAL_STATUS :: reserved0 [31:01] */
#define BCHP_CLK_CRITICAL_STATUS_reserved0_MASK                    0xfffffffe
#define BCHP_CLK_CRITICAL_STATUS_reserved0_SHIFT                   1

/* CLK :: CRITICAL_STATUS :: TIMEOUT_ERR [00:00] */
#define BCHP_CLK_CRITICAL_STATUS_TIMEOUT_ERR_MASK                  0x00000001
#define BCHP_CLK_CRITICAL_STATUS_TIMEOUT_ERR_SHIFT                 0

/***************************************************************************
 *PWRDN_ENABLE - AON PMSM powerdown enable
 ***************************************************************************/
/* CLK :: PWRDN_ENABLE :: reserved0 [31:01] */
#define BCHP_CLK_PWRDN_ENABLE_reserved0_MASK                       0xfffffffe
#define BCHP_CLK_PWRDN_ENABLE_reserved0_SHIFT                      1

/* CLK :: PWRDN_ENABLE :: AON_STANDBY_ENABLE [00:00] */
#define BCHP_CLK_PWRDN_ENABLE_AON_STANDBY_ENABLE_MASK              0x00000001
#define BCHP_CLK_PWRDN_ENABLE_AON_STANDBY_ENABLE_SHIFT             0

/***************************************************************************
 *REGULATOR_2P5_VOLTS - 2.5V Regulator Voltage Adjustment
 ***************************************************************************/
/* CLK :: REGULATOR_2P5_VOLTS :: reserved0 [31:15] */
#define BCHP_CLK_REGULATOR_2P5_VOLTS_reserved0_MASK                0xffff8000
#define BCHP_CLK_REGULATOR_2P5_VOLTS_reserved0_SHIFT               15

/* CLK :: REGULATOR_2P5_VOLTS :: PWRDN [14:14] */
#define BCHP_CLK_REGULATOR_2P5_VOLTS_PWRDN_MASK                    0x00004000
#define BCHP_CLK_REGULATOR_2P5_VOLTS_PWRDN_SHIFT                   14
#define BCHP_CLK_REGULATOR_2P5_VOLTS_PWRDN_Normal                  0
#define BCHP_CLK_REGULATOR_2P5_VOLTS_PWRDN_Power_Down              1

/* CLK :: REGULATOR_2P5_VOLTS :: CNTL_EN [13:13] */
#define BCHP_CLK_REGULATOR_2P5_VOLTS_CNTL_EN_MASK                  0x00002000
#define BCHP_CLK_REGULATOR_2P5_VOLTS_CNTL_EN_SHIFT                 13

/* CLK :: REGULATOR_2P5_VOLTS :: CNTL [12:00] */
#define BCHP_CLK_REGULATOR_2P5_VOLTS_CNTL_MASK                     0x00001fff
#define BCHP_CLK_REGULATOR_2P5_VOLTS_CNTL_SHIFT                    0

/***************************************************************************
 *SCRATCH - clock_gen  Scratch register
 ***************************************************************************/
/* CLK :: SCRATCH :: VALUE [31:00] */
#define BCHP_CLK_SCRATCH_VALUE_MASK                                0xffffffff
#define BCHP_CLK_SCRATCH_VALUE_SHIFT                               0

/***************************************************************************
 *PLL_LOCK - PLL lock status
 ***************************************************************************/
/* CLK :: PLL_LOCK :: reserved0 [31:07] */
#define BCHP_CLK_PLL_LOCK_reserved0_MASK                           0xffffff80
#define BCHP_CLK_PLL_LOCK_reserved0_SHIFT                          7

/* CLK :: PLL_LOCK :: AUD0 [06:06] */
#define BCHP_CLK_PLL_LOCK_AUD0_MASK                                0x00000040
#define BCHP_CLK_PLL_LOCK_AUD0_SHIFT                               6

/* CLK :: PLL_LOCK :: VCXO0 [05:05] */
#define BCHP_CLK_PLL_LOCK_VCXO0_MASK                               0x00000020
#define BCHP_CLK_PLL_LOCK_VCXO0_SHIFT                              5

/* CLK :: PLL_LOCK :: RAP [04:04] */
#define BCHP_CLK_PLL_LOCK_RAP_MASK                                 0x00000010
#define BCHP_CLK_PLL_LOCK_RAP_SHIFT                                4

/* CLK :: PLL_LOCK :: AVD [03:03] */
#define BCHP_CLK_PLL_LOCK_AVD_MASK                                 0x00000008
#define BCHP_CLK_PLL_LOCK_AVD_SHIFT                                3

/* CLK :: PLL_LOCK :: MIP [02:02] */
#define BCHP_CLK_PLL_LOCK_MIP_MASK                                 0x00000004
#define BCHP_CLK_PLL_LOCK_MIP_SHIFT                                2

/* CLK :: PLL_LOCK :: SYS1 [01:01] */
#define BCHP_CLK_PLL_LOCK_SYS1_MASK                                0x00000002
#define BCHP_CLK_PLL_LOCK_SYS1_SHIFT                               1

/* CLK :: PLL_LOCK :: SYS0 [00:00] */
#define BCHP_CLK_PLL_LOCK_SYS0_MASK                                0x00000001
#define BCHP_CLK_PLL_LOCK_SYS0_SHIFT                               0

/***************************************************************************
 *PLL_LOCK_CNTR_RESET - PLL Lock Counter Resets
 ***************************************************************************/
/* CLK :: PLL_LOCK_CNTR_RESET :: reserved0 [31:07] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_reserved0_MASK                0xffffff80
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_reserved0_SHIFT               7

/* CLK :: PLL_LOCK_CNTR_RESET :: AUD0 [06:06] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_AUD0_MASK                     0x00000040
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_AUD0_SHIFT                    6

/* CLK :: PLL_LOCK_CNTR_RESET :: VCXO0 [05:05] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_VCXO0_MASK                    0x00000020
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_VCXO0_SHIFT                   5

/* CLK :: PLL_LOCK_CNTR_RESET :: RAP [04:04] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_RAP_MASK                      0x00000010
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_RAP_SHIFT                     4

/* CLK :: PLL_LOCK_CNTR_RESET :: AVD [03:03] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_AVD_MASK                      0x00000008
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_AVD_SHIFT                     3

/* CLK :: PLL_LOCK_CNTR_RESET :: MIP [02:02] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_MIP_MASK                      0x00000004
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_MIP_SHIFT                     2

/* CLK :: PLL_LOCK_CNTR_RESET :: SYS1 [01:01] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_SYS1_MASK                     0x00000002
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_SYS1_SHIFT                    1

/* CLK :: PLL_LOCK_CNTR_RESET :: SYS0 [00:00] */
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_SYS0_MASK                     0x00000001
#define BCHP_CLK_PLL_LOCK_CNTR_RESET_SYS0_SHIFT                    0

/***************************************************************************
 *CLOCK_OBSERVE_CTRL - Clock Observation Control
 ***************************************************************************/
/* CLK :: CLOCK_OBSERVE_CTRL :: reserved0 [31:11] */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_reserved0_MASK                 0xfffff800
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_reserved0_SHIFT                11

/* CLK :: CLOCK_OBSERVE_CTRL :: MASTER_ENABLE [10:10] */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_MASTER_ENABLE_MASK             0x00000400
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_MASTER_ENABLE_SHIFT            10

/* CLK :: CLOCK_OBSERVE_CTRL :: MASTER_DIV_ENABLE [09:09] */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_MASTER_DIV_ENABLE_MASK         0x00000200
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_MASTER_DIV_ENABLE_SHIFT        9

/* CLK :: CLOCK_OBSERVE_CTRL :: BLOCK_DIV_ENABLE [08:08] */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_DIV_ENABLE_MASK          0x00000100
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_DIV_ENABLE_SHIFT         8

/* CLK :: CLOCK_OBSERVE_CTRL :: BLOCK_SEL [07:04] */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_MASK                 0x000000f0
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_SHIFT                4
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_Clock_Gen            0
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_ENET                 1
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_DVP_HT               2
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_DVP_HR               3
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_XPT                  4
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_AIO                  5
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_USB                  6
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_AEGIS                7
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_SYS_CTRL             8
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_SEL_SYS_AON              9

/* CLK :: CLOCK_OBSERVE_CTRL :: BLOCK_CTRL [03:00] */
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_CTRL_MASK                0x0000000f
#define BCHP_CLK_CLOCK_OBSERVE_CTRL_BLOCK_CTRL_SHIFT               0

/***************************************************************************
 *GPIO_PAD_CTRL - GPIO pad control
 ***************************************************************************/
/* CLK :: GPIO_PAD_CTRL :: reserved0 [31:07] */
#define BCHP_CLK_GPIO_PAD_CTRL_reserved0_MASK                      0xffffff80
#define BCHP_CLK_GPIO_PAD_CTRL_reserved0_SHIFT                     7

/* CLK :: GPIO_PAD_CTRL :: GPIO_PDN [06:06] */
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PDN_MASK                       0x00000040
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PDN_SHIFT                      6
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PDN_Disable                    0
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PDN_Enable                     1

/* CLK :: GPIO_PAD_CTRL :: GPIO_PUP [05:05] */
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PUP_MASK                       0x00000020
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PUP_SHIFT                      5
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PUP_Disable                    0
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_PUP_Enable                     1

/* CLK :: GPIO_PAD_CTRL :: GPIO_HYS_EN [04:04] */
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_HYS_EN_MASK                    0x00000010
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_HYS_EN_SHIFT                   4
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_HYS_EN_TTL_input               0
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_HYS_EN_Schmitt_trigger_input   1

/* CLK :: GPIO_PAD_CTRL :: GPIO_SEL [03:01] */
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_MASK                       0x0000000e
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_SHIFT                      1
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_2_mA                 0
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_4_mA                 1
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_6_mA                 2
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_8_mA                 3
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_10_mA                4
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_12_mA                5
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_14_mA                6
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SEL_Drive_16_mA                7

/* CLK :: GPIO_PAD_CTRL :: GPIO_SLEW [00:00] */
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SLEW_MASK                      0x00000001
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SLEW_SHIFT                     0
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SLEW_High_Speed                0
#define BCHP_CLK_GPIO_PAD_CTRL_GPIO_SLEW_Normal                    1

/***************************************************************************
 *SDIO_PAD_CTRL - SDIO pad control
 ***************************************************************************/
/* CLK :: SDIO_PAD_CTRL :: reserved0 [31:07] */
#define BCHP_CLK_SDIO_PAD_CTRL_reserved0_MASK                      0xffffff80
#define BCHP_CLK_SDIO_PAD_CTRL_reserved0_SHIFT                     7

/* CLK :: SDIO_PAD_CTRL :: SDIO_PDN [06:06] */
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PDN_MASK                       0x00000040
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PDN_SHIFT                      6
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PDN_Disable                    0
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PDN_Enable                     1

/* CLK :: SDIO_PAD_CTRL :: SDIO_PUP [05:05] */
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PUP_MASK                       0x00000020
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PUP_SHIFT                      5
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PUP_Disable                    0
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_PUP_Enable                     1

/* CLK :: SDIO_PAD_CTRL :: SDIO_HYS_EN [04:04] */
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_HYS_EN_MASK                    0x00000010
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_HYS_EN_SHIFT                   4
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_HYS_EN_TTL_input               0
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_HYS_EN_Schmitt_trigger_input   1

/* CLK :: SDIO_PAD_CTRL :: SDIO_SEL [03:01] */
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_MASK                       0x0000000e
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_SHIFT                      1
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_2_mA                 0
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_4_mA                 1
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_6_mA                 2
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_8_mA                 3
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_10_mA                4
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_12_mA                5
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_14_mA                6
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SEL_Drive_16_mA                7

/* CLK :: SDIO_PAD_CTRL :: SDIO_SLEW [00:00] */
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SLEW_MASK                      0x00000001
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SLEW_SHIFT                     0
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SLEW_High_Speed                0
#define BCHP_CLK_SDIO_PAD_CTRL_SDIO_SLEW_Normal                    1

/***************************************************************************
 *DVO_PAD_CTRL - DVI/DVO pad control
 ***************************************************************************/
/* CLK :: DVO_PAD_CTRL :: reserved0 [31:06] */
#define BCHP_CLK_DVO_PAD_CTRL_reserved0_MASK                       0xffffffc0
#define BCHP_CLK_DVO_PAD_CTRL_reserved0_SHIFT                      6

/* CLK :: DVO_PAD_CTRL :: DVO_CLOCK_PDN [05:05] */
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_PDN_MASK                   0x00000020
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_PDN_SHIFT                  5
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_PDN_Disable                0
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_PDN_Enable                 1

/* CLK :: DVO_PAD_CTRL :: DVO_CLOCK_SEL [04:03] */
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_SEL_MASK                   0x00000018
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_SEL_SHIFT                  3
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_SEL_GMII                   0
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_SEL_RGMII                  1
#define BCHP_CLK_DVO_PAD_CTRL_DVO_CLOCK_SEL_HSTL                   2

/* CLK :: DVO_PAD_CTRL :: DVO_DATA_PDN [02:02] */
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_PDN_MASK                    0x00000004
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_PDN_SHIFT                   2
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_PDN_Disable                 0
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_PDN_Enable                  1

/* CLK :: DVO_PAD_CTRL :: DVO_DATA_SEL [01:00] */
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_SEL_MASK                    0x00000003
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_SEL_SHIFT                   0
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_SEL_GMII                    0
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_SEL_RGMII                   1
#define BCHP_CLK_DVO_PAD_CTRL_DVO_DATA_SEL_HSTL                    2

/***************************************************************************
 *I2C_PAD_CTRL - I2C pad control
 ***************************************************************************/
/* CLK :: I2C_PAD_CTRL :: reserved0 [31:08] */
#define BCHP_CLK_I2C_PAD_CTRL_reserved0_MASK                       0xffffff00
#define BCHP_CLK_I2C_PAD_CTRL_reserved0_SHIFT                      8

/* CLK :: I2C_PAD_CTRL :: HDMI_S_SDA_RX [07:07] */
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SDA_RX_MASK                   0x00000080
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SDA_RX_SHIFT                  7
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SDA_RX_Mode_VDDO              0
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SDA_RX_Mode_5V                1

/* CLK :: I2C_PAD_CTRL :: HDMI_S_SCL_RX [06:06] */
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SCL_RX_MASK                   0x00000040
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SCL_RX_SHIFT                  6
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SCL_RX_Mode_VDDO              0
#define BCHP_CLK_I2C_PAD_CTRL_HDMI_S_SCL_RX_Mode_5V                1

/* CLK :: I2C_PAD_CTRL :: BSC_S_SDA [05:05] */
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SDA_MASK                       0x00000020
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SDA_SHIFT                      5
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SDA_Mode_VDDO                  0
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SDA_Mode_5V                    1

/* CLK :: I2C_PAD_CTRL :: BSC_S_SCL [04:04] */
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SCL_MASK                       0x00000010
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SCL_SHIFT                      4
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SCL_Mode_VDDO                  0
#define BCHP_CLK_I2C_PAD_CTRL_BSC_S_SCL_Mode_5V                    1

/* CLK :: I2C_PAD_CTRL :: SGPIO_3 [03:03] */
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_3_MASK                         0x00000008
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_3_SHIFT                        3
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_3_Mode_VDDO                    0
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_3_Mode_5V                      1

/* CLK :: I2C_PAD_CTRL :: SGPIO_2 [02:02] */
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_2_MASK                         0x00000004
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_2_SHIFT                        2
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_2_Mode_VDDO                    0
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_2_Mode_5V                      1

/* CLK :: I2C_PAD_CTRL :: SGPIO_1 [01:01] */
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_1_MASK                         0x00000002
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_1_SHIFT                        1
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_1_Mode_VDDO                    0
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_1_Mode_5V                      1

/* CLK :: I2C_PAD_CTRL :: SGPIO_0 [00:00] */
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_0_MASK                         0x00000001
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_0_SHIFT                        0
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_0_Mode_VDDO                    0
#define BCHP_CLK_I2C_PAD_CTRL_SGPIO_0_Mode_5V                      1

/***************************************************************************
 *SYS0_CTRL - SYS0 PLL control
 ***************************************************************************/
/* CLK :: SYS0_CTRL :: reserved0 [31:29] */
#define BCHP_CLK_SYS0_CTRL_reserved0_MASK                          0xe0000000
#define BCHP_CLK_SYS0_CTRL_reserved0_SHIFT                         29

/* CLK :: SYS0_CTRL :: pdiv [28:26] */
#define BCHP_CLK_SYS0_CTRL_pdiv_MASK                               0x1c000000
#define BCHP_CLK_SYS0_CTRL_pdiv_SHIFT                              26
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_8                        0
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_1                        1
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_2                        2
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_3                        3
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_4                        4
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_5                        5
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_6                        6
#define BCHP_CLK_SYS0_CTRL_pdiv_Divide_by_7                        7

/* CLK :: SYS0_CTRL :: ndiv [25:16] */
#define BCHP_CLK_SYS0_CTRL_ndiv_MASK                               0x03ff0000
#define BCHP_CLK_SYS0_CTRL_ndiv_SHIFT                              16
#define BCHP_CLK_SYS0_CTRL_ndiv_Divide_by_1024                     0
#define BCHP_CLK_SYS0_CTRL_ndiv_Unused_1                           1
#define BCHP_CLK_SYS0_CTRL_ndiv_Unused_7                           7
#define BCHP_CLK_SYS0_CTRL_ndiv_Divide_by_8                        8
#define BCHP_CLK_SYS0_CTRL_ndiv_Divide_by_9                        9
#define BCHP_CLK_SYS0_CTRL_ndiv_Divide_by_10                       10
#define BCHP_CLK_SYS0_CTRL_ndiv_Divide_by_1022                     1022
#define BCHP_CLK_SYS0_CTRL_ndiv_Divide_by_1023                     1023

/* CLK :: SYS0_CTRL :: reserved1 [15:00] */
#define BCHP_CLK_SYS0_CTRL_reserved1_MASK                          0x0000ffff
#define BCHP_CLK_SYS0_CTRL_reserved1_SHIFT                         0

/***************************************************************************
 *SYS0_GAIN - SYS0 PLL gain
 ***************************************************************************/
/* CLK :: SYS0_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_SYS0_GAIN_reserved0_MASK                          0xfffffc00
#define BCHP_CLK_SYS0_GAIN_reserved0_SHIFT                         10

/* CLK :: SYS0_GAIN :: kp [09:06] */
#define BCHP_CLK_SYS0_GAIN_kp_MASK                                 0x000003c0
#define BCHP_CLK_SYS0_GAIN_kp_SHIFT                                6

/* CLK :: SYS0_GAIN :: ki [05:03] */
#define BCHP_CLK_SYS0_GAIN_ki_MASK                                 0x00000038
#define BCHP_CLK_SYS0_GAIN_ki_SHIFT                                3

/* CLK :: SYS0_GAIN :: ka [02:00] */
#define BCHP_CLK_SYS0_GAIN_ka_MASK                                 0x00000007
#define BCHP_CLK_SYS0_GAIN_ka_SHIFT                                0

/***************************************************************************
 *SYS0_TEST - SYS0 PLL test control
 ***************************************************************************/
/* CLK :: SYS0_TEST :: reserved0 [31:30] */
#define BCHP_CLK_SYS0_TEST_reserved0_MASK                          0xc0000000
#define BCHP_CLK_SYS0_TEST_reserved0_SHIFT                         30

/* CLK :: SYS0_TEST :: ndiv_relock [29:29] */
#define BCHP_CLK_SYS0_TEST_ndiv_relock_MASK                        0x20000000
#define BCHP_CLK_SYS0_TEST_ndiv_relock_SHIFT                       29

/* CLK :: SYS0_TEST :: fast_lock [28:28] */
#define BCHP_CLK_SYS0_TEST_fast_lock_MASK                          0x10000000
#define BCHP_CLK_SYS0_TEST_fast_lock_SHIFT                         28
#define BCHP_CLK_SYS0_TEST_fast_lock_Refclk_Delay_256              0
#define BCHP_CLK_SYS0_TEST_fast_lock_Refclk_Delay_32               1

/* CLK :: SYS0_TEST :: vcodiv2 [27:27] */
#define BCHP_CLK_SYS0_TEST_vcodiv2_MASK                            0x08000000
#define BCHP_CLK_SYS0_TEST_vcodiv2_SHIFT                           27

/* CLK :: SYS0_TEST :: vco_dly [26:25] */
#define BCHP_CLK_SYS0_TEST_vco_dly_MASK                            0x06000000
#define BCHP_CLK_SYS0_TEST_vco_dly_SHIFT                           25

/* CLK :: SYS0_TEST :: pwm_rate [24:23] */
#define BCHP_CLK_SYS0_TEST_pwm_rate_MASK                           0x01800000
#define BCHP_CLK_SYS0_TEST_pwm_rate_SHIFT                          23

/* CLK :: SYS0_TEST :: stat_mode [22:21] */
#define BCHP_CLK_SYS0_TEST_stat_mode_MASK                          0x00600000
#define BCHP_CLK_SYS0_TEST_stat_mode_SHIFT                         21
#define BCHP_CLK_SYS0_TEST_stat_mode_Disabled                      0
#define BCHP_CLK_SYS0_TEST_stat_mode_Phase_Error_Stats             1
#define BCHP_CLK_SYS0_TEST_stat_mode_Period_Stats                  2
#define BCHP_CLK_SYS0_TEST_stat_mode_Feedback_Phase_Error_Stats    3

/* CLK :: SYS0_TEST :: vcodiv2_post [20:20] */
#define BCHP_CLK_SYS0_TEST_vcodiv2_post_MASK                       0x00100000
#define BCHP_CLK_SYS0_TEST_vcodiv2_post_SHIFT                      20
#define BCHP_CLK_SYS0_TEST_vcodiv2_post_Divide_by_1                0
#define BCHP_CLK_SYS0_TEST_vcodiv2_post_Divide_by_2                1

/* CLK :: SYS0_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_SYS0_TEST_aux_ctrl_MASK                           0x00080000
#define BCHP_CLK_SYS0_TEST_aux_ctrl_SHIFT                          19
#define BCHP_CLK_SYS0_TEST_aux_ctrl_Normal_Mode                    0
#define BCHP_CLK_SYS0_TEST_aux_ctrl_Ivco_Increased_By_130_uA       1

/* CLK :: SYS0_TEST :: refclkout [18:18] */
#define BCHP_CLK_SYS0_TEST_refclkout_MASK                          0x00040000
#define BCHP_CLK_SYS0_TEST_refclkout_SHIFT                         18
#define BCHP_CLK_SYS0_TEST_refclkout_Disable                       0
#define BCHP_CLK_SYS0_TEST_refclkout_Enable                        1

/* CLK :: SYS0_TEST :: stat_update [17:17] */
#define BCHP_CLK_SYS0_TEST_stat_update_MASK                        0x00020000
#define BCHP_CLK_SYS0_TEST_stat_update_SHIFT                       17

/* CLK :: SYS0_TEST :: stat_select [16:14] */
#define BCHP_CLK_SYS0_TEST_stat_select_MASK                        0x0001c000
#define BCHP_CLK_SYS0_TEST_stat_select_SHIFT                       14
#define BCHP_CLK_SYS0_TEST_stat_select_Zero_0                      0
#define BCHP_CLK_SYS0_TEST_stat_select_Minimum_Phase_Error         1
#define BCHP_CLK_SYS0_TEST_stat_select_Maximum_Phase_Error         2
#define BCHP_CLK_SYS0_TEST_stat_select_Mean_Square_Phase_Error     3
#define BCHP_CLK_SYS0_TEST_stat_select_DAC_Control_Word            4
#define BCHP_CLK_SYS0_TEST_stat_select_Zero_5                      5
#define BCHP_CLK_SYS0_TEST_stat_select_Zero_6                      6
#define BCHP_CLK_SYS0_TEST_stat_select_Zero_7                      7

/* CLK :: SYS0_TEST :: stat_reset [13:13] */
#define BCHP_CLK_SYS0_TEST_stat_reset_MASK                         0x00002000
#define BCHP_CLK_SYS0_TEST_stat_reset_SHIFT                        13
#define BCHP_CLK_SYS0_TEST_stat_reset_Normal_Mode                  0
#define BCHP_CLK_SYS0_TEST_stat_reset_Reset                        1

/* CLK :: SYS0_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_enable_MASK             0x00001000
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_enable_SHIFT            12
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_enable_Normal_Mode      0
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: SYS0_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_MASK                    0x00000fff
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_SHIFT                   0
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_Min_VCO_Frequency       0
#define BCHP_CLK_SYS0_TEST_dco_ctrl_bypass_Max_VCO_Frequency       4095

/***************************************************************************
 *SYS0_STATUS - SYS0 PLL Status
 ***************************************************************************/
/* CLK :: SYS0_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_SYS0_STATUS_reserved0_MASK                        0xfffff000
#define BCHP_CLK_SYS0_STATUS_reserved0_SHIFT                       12

/* CLK :: SYS0_STATUS :: STATUS [11:00] */
#define BCHP_CLK_SYS0_STATUS_STATUS_MASK                           0x00000fff
#define BCHP_CLK_SYS0_STATUS_STATUS_SHIFT                          0

/***************************************************************************
 *SYS0_LOCK_CNT - SYS0 PLL Lock Counter
 ***************************************************************************/
/* CLK :: SYS0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_SYS0_LOCK_CNT_reserved0_MASK                      0xfffff000
#define BCHP_CLK_SYS0_LOCK_CNT_reserved0_SHIFT                     12

/* CLK :: SYS0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_SYS0_LOCK_CNT_COUNT_MASK                          0x00000fff
#define BCHP_CLK_SYS0_LOCK_CNT_COUNT_SHIFT                         0

/***************************************************************************
 *SYS0_216_DIV - SYS0 PLL channel 0 (216 MHz) clock divider settings
 ***************************************************************************/
/* CLK :: SYS0_216_DIV :: enableb_ch0 [31:31] */
#define BCHP_CLK_SYS0_216_DIV_enableb_ch0_MASK                     0x80000000
#define BCHP_CLK_SYS0_216_DIV_enableb_ch0_SHIFT                    31
#define BCHP_CLK_SYS0_216_DIV_enableb_ch0_Enable                   0
#define BCHP_CLK_SYS0_216_DIV_enableb_ch0_Disable                  1

/* CLK :: SYS0_216_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS0_216_DIV_reserved0_MASK                       0x7fffff00
#define BCHP_CLK_SYS0_216_DIV_reserved0_SHIFT                      8

/* CLK :: SYS0_216_DIV :: ch0_mdiv [07:00] */
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_MASK                        0x000000ff
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_SHIFT                       0
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_256               0
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_1                 1
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_2                 2
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_3                 3
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_4                 4
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_253               253
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_254               254
#define BCHP_CLK_SYS0_216_DIV_ch0_mdiv_Divide_by_255               255

/***************************************************************************
 *SYS0_162_DIV - SYS0 PLL channel 1 (162/81 MHz) clock divider settings
 ***************************************************************************/
/* CLK :: SYS0_162_DIV :: enableb_ch1 [31:31] */
#define BCHP_CLK_SYS0_162_DIV_enableb_ch1_MASK                     0x80000000
#define BCHP_CLK_SYS0_162_DIV_enableb_ch1_SHIFT                    31
#define BCHP_CLK_SYS0_162_DIV_enableb_ch1_Enable                   0
#define BCHP_CLK_SYS0_162_DIV_enableb_ch1_Disable                  1

/* CLK :: SYS0_162_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS0_162_DIV_reserved0_MASK                       0x7fffff00
#define BCHP_CLK_SYS0_162_DIV_reserved0_SHIFT                      8

/* CLK :: SYS0_162_DIV :: ch1_mdiv [07:00] */
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_MASK                        0x000000ff
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_SHIFT                       0
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_256               0
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_1                 1
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_2                 2
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_3                 3
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_4                 4
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_253               253
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_254               254
#define BCHP_CLK_SYS0_162_DIV_ch1_mdiv_Divide_by_255               255

/***************************************************************************
 *SYS0_48_DIV - SYS0 PLL channel 2 (48 MHz) clock divider settings
 ***************************************************************************/
/* CLK :: SYS0_48_DIV :: enableb_ch2 [31:31] */
#define BCHP_CLK_SYS0_48_DIV_enableb_ch2_MASK                      0x80000000
#define BCHP_CLK_SYS0_48_DIV_enableb_ch2_SHIFT                     31
#define BCHP_CLK_SYS0_48_DIV_enableb_ch2_Enable                    0
#define BCHP_CLK_SYS0_48_DIV_enableb_ch2_Disable                   1

/* CLK :: SYS0_48_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS0_48_DIV_reserved0_MASK                        0x7fffff00
#define BCHP_CLK_SYS0_48_DIV_reserved0_SHIFT                       8

/* CLK :: SYS0_48_DIV :: ch2_mdiv [07:00] */
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_MASK                         0x000000ff
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_SHIFT                        0
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_256                0
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_1                  1
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_2                  2
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_3                  3
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_4                  4
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_253                253
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_254                254
#define BCHP_CLK_SYS0_48_DIV_ch2_mdiv_Divide_by_255                255

/***************************************************************************
 *SYS0_259P2_DIV - SYS0 PLL channel 4 (259.2 MHz) clock divider settings
 ***************************************************************************/
/* CLK :: SYS0_259P2_DIV :: enableb_ch4 [31:31] */
#define BCHP_CLK_SYS0_259P2_DIV_enableb_ch4_MASK                   0x80000000
#define BCHP_CLK_SYS0_259P2_DIV_enableb_ch4_SHIFT                  31
#define BCHP_CLK_SYS0_259P2_DIV_enableb_ch4_Enable                 0
#define BCHP_CLK_SYS0_259P2_DIV_enableb_ch4_Disable                1

/* CLK :: SYS0_259P2_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS0_259P2_DIV_reserved0_MASK                     0x7fffff00
#define BCHP_CLK_SYS0_259P2_DIV_reserved0_SHIFT                    8

/* CLK :: SYS0_259P2_DIV :: ch4_mdiv [07:00] */
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_MASK                      0x000000ff
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_SHIFT                     0
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_256             0
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_1               1
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_2               2
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_3               3
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_4               4
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_253             253
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_254             254
#define BCHP_CLK_SYS0_259P2_DIV_ch4_mdiv_Divide_by_255             255

/***************************************************************************
 *SYS0_9_DIV - SYS0 PLL channel 5 (9/4.5 MHz) clock divider settings
 ***************************************************************************/
/* CLK :: SYS0_9_DIV :: enableb_ch5 [31:31] */
#define BCHP_CLK_SYS0_9_DIV_enableb_ch5_MASK                       0x80000000
#define BCHP_CLK_SYS0_9_DIV_enableb_ch5_SHIFT                      31
#define BCHP_CLK_SYS0_9_DIV_enableb_ch5_Enable                     0
#define BCHP_CLK_SYS0_9_DIV_enableb_ch5_Disable                    1

/* CLK :: SYS0_9_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS0_9_DIV_reserved0_MASK                         0x7fffff00
#define BCHP_CLK_SYS0_9_DIV_reserved0_SHIFT                        8

/* CLK :: SYS0_9_DIV :: ch5_mdiv [07:00] */
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_MASK                          0x000000ff
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_SHIFT                         0
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_256                 0
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_1                   1
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_2                   2
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_3                   3
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_4                   4
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_253                 253
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_254                 254
#define BCHP_CLK_SYS0_9_DIV_ch5_mdiv_Divide_by_255                 255

/***************************************************************************
 *SYS1_CTRL - SYS1 PLL control
 ***************************************************************************/
/* CLK :: SYS1_CTRL :: pwrdwn [31:31] */
#define BCHP_CLK_SYS1_CTRL_pwrdwn_MASK                             0x80000000
#define BCHP_CLK_SYS1_CTRL_pwrdwn_SHIFT                            31
#define BCHP_CLK_SYS1_CTRL_pwrdwn_Normal                           0
#define BCHP_CLK_SYS1_CTRL_pwrdwn_Power_Down                       1

/* CLK :: SYS1_CTRL :: resetb [30:30] */
#define BCHP_CLK_SYS1_CTRL_resetb_MASK                             0x40000000
#define BCHP_CLK_SYS1_CTRL_resetb_SHIFT                            30
#define BCHP_CLK_SYS1_CTRL_resetb_Reset                            0
#define BCHP_CLK_SYS1_CTRL_resetb_Normal                           1

/* CLK :: SYS1_CTRL :: post_resetb [29:29] */
#define BCHP_CLK_SYS1_CTRL_post_resetb_MASK                        0x20000000
#define BCHP_CLK_SYS1_CTRL_post_resetb_SHIFT                       29
#define BCHP_CLK_SYS1_CTRL_post_resetb_Reset                       0
#define BCHP_CLK_SYS1_CTRL_post_resetb_Normal                      1

/* CLK :: SYS1_CTRL :: pdiv [28:26] */
#define BCHP_CLK_SYS1_CTRL_pdiv_MASK                               0x1c000000
#define BCHP_CLK_SYS1_CTRL_pdiv_SHIFT                              26
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_8                        0
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_1                        1
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_2                        2
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_3                        3
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_4                        4
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_5                        5
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_6                        6
#define BCHP_CLK_SYS1_CTRL_pdiv_Divide_by_7                        7

/* CLK :: SYS1_CTRL :: ndiv [25:16] */
#define BCHP_CLK_SYS1_CTRL_ndiv_MASK                               0x03ff0000
#define BCHP_CLK_SYS1_CTRL_ndiv_SHIFT                              16
#define BCHP_CLK_SYS1_CTRL_ndiv_Divide_by_1024                     0
#define BCHP_CLK_SYS1_CTRL_ndiv_Unused_1                           1
#define BCHP_CLK_SYS1_CTRL_ndiv_Unused_7                           7
#define BCHP_CLK_SYS1_CTRL_ndiv_Divide_by_8                        8
#define BCHP_CLK_SYS1_CTRL_ndiv_Divide_by_9                        9
#define BCHP_CLK_SYS1_CTRL_ndiv_Divide_by_10                       10
#define BCHP_CLK_SYS1_CTRL_ndiv_Divide_by_1022                     1022
#define BCHP_CLK_SYS1_CTRL_ndiv_Divide_by_1023                     1023

/* CLK :: SYS1_CTRL :: reserved0 [15:00] */
#define BCHP_CLK_SYS1_CTRL_reserved0_MASK                          0x0000ffff
#define BCHP_CLK_SYS1_CTRL_reserved0_SHIFT                         0

/***************************************************************************
 *SYS1_GAIN - SYS1 PLL gain
 ***************************************************************************/
/* CLK :: SYS1_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_SYS1_GAIN_reserved0_MASK                          0xfffffc00
#define BCHP_CLK_SYS1_GAIN_reserved0_SHIFT                         10

/* CLK :: SYS1_GAIN :: kp [09:06] */
#define BCHP_CLK_SYS1_GAIN_kp_MASK                                 0x000003c0
#define BCHP_CLK_SYS1_GAIN_kp_SHIFT                                6

/* CLK :: SYS1_GAIN :: ki [05:03] */
#define BCHP_CLK_SYS1_GAIN_ki_MASK                                 0x00000038
#define BCHP_CLK_SYS1_GAIN_ki_SHIFT                                3

/* CLK :: SYS1_GAIN :: ka [02:00] */
#define BCHP_CLK_SYS1_GAIN_ka_MASK                                 0x00000007
#define BCHP_CLK_SYS1_GAIN_ka_SHIFT                                0

/***************************************************************************
 *SYS1_TEST - SYS1 PLL test control
 ***************************************************************************/
/* CLK :: SYS1_TEST :: reserved0 [31:30] */
#define BCHP_CLK_SYS1_TEST_reserved0_MASK                          0xc0000000
#define BCHP_CLK_SYS1_TEST_reserved0_SHIFT                         30

/* CLK :: SYS1_TEST :: ndiv_relock [29:29] */
#define BCHP_CLK_SYS1_TEST_ndiv_relock_MASK                        0x20000000
#define BCHP_CLK_SYS1_TEST_ndiv_relock_SHIFT                       29

/* CLK :: SYS1_TEST :: fast_lock [28:28] */
#define BCHP_CLK_SYS1_TEST_fast_lock_MASK                          0x10000000
#define BCHP_CLK_SYS1_TEST_fast_lock_SHIFT                         28
#define BCHP_CLK_SYS1_TEST_fast_lock_Refclk_Delay_256              0
#define BCHP_CLK_SYS1_TEST_fast_lock_Refclk_Delay_32               1

/* CLK :: SYS1_TEST :: vcodiv2 [27:27] */
#define BCHP_CLK_SYS1_TEST_vcodiv2_MASK                            0x08000000
#define BCHP_CLK_SYS1_TEST_vcodiv2_SHIFT                           27

/* CLK :: SYS1_TEST :: vco_dly [26:25] */
#define BCHP_CLK_SYS1_TEST_vco_dly_MASK                            0x06000000
#define BCHP_CLK_SYS1_TEST_vco_dly_SHIFT                           25

/* CLK :: SYS1_TEST :: pwm_rate [24:23] */
#define BCHP_CLK_SYS1_TEST_pwm_rate_MASK                           0x01800000
#define BCHP_CLK_SYS1_TEST_pwm_rate_SHIFT                          23

/* CLK :: SYS1_TEST :: stat_mode [22:21] */
#define BCHP_CLK_SYS1_TEST_stat_mode_MASK                          0x00600000
#define BCHP_CLK_SYS1_TEST_stat_mode_SHIFT                         21
#define BCHP_CLK_SYS1_TEST_stat_mode_Disabled                      0
#define BCHP_CLK_SYS1_TEST_stat_mode_Phase_Error_Stats             1
#define BCHP_CLK_SYS1_TEST_stat_mode_Period_Stats                  2
#define BCHP_CLK_SYS1_TEST_stat_mode_Feedback_Phase_Error_Stats    3

/* CLK :: SYS1_TEST :: vcodiv2_post [20:20] */
#define BCHP_CLK_SYS1_TEST_vcodiv2_post_MASK                       0x00100000
#define BCHP_CLK_SYS1_TEST_vcodiv2_post_SHIFT                      20
#define BCHP_CLK_SYS1_TEST_vcodiv2_post_Divide_by_1                0
#define BCHP_CLK_SYS1_TEST_vcodiv2_post_Divide_by_2                1

/* CLK :: SYS1_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_SYS1_TEST_aux_ctrl_MASK                           0x00080000
#define BCHP_CLK_SYS1_TEST_aux_ctrl_SHIFT                          19
#define BCHP_CLK_SYS1_TEST_aux_ctrl_Normal_Mode                    0
#define BCHP_CLK_SYS1_TEST_aux_ctrl_Ivco_Increased_By_130_uA       1

/* CLK :: SYS1_TEST :: refclkout [18:18] */
#define BCHP_CLK_SYS1_TEST_refclkout_MASK                          0x00040000
#define BCHP_CLK_SYS1_TEST_refclkout_SHIFT                         18
#define BCHP_CLK_SYS1_TEST_refclkout_Disable                       0
#define BCHP_CLK_SYS1_TEST_refclkout_Enable                        1

/* CLK :: SYS1_TEST :: stat_update [17:17] */
#define BCHP_CLK_SYS1_TEST_stat_update_MASK                        0x00020000
#define BCHP_CLK_SYS1_TEST_stat_update_SHIFT                       17

/* CLK :: SYS1_TEST :: stat_select [16:14] */
#define BCHP_CLK_SYS1_TEST_stat_select_MASK                        0x0001c000
#define BCHP_CLK_SYS1_TEST_stat_select_SHIFT                       14
#define BCHP_CLK_SYS1_TEST_stat_select_Zero_0                      0
#define BCHP_CLK_SYS1_TEST_stat_select_Minimum_Phase_Error         1
#define BCHP_CLK_SYS1_TEST_stat_select_Maximum_Phase_Error         2
#define BCHP_CLK_SYS1_TEST_stat_select_Mean_Square_Phase_Error     3
#define BCHP_CLK_SYS1_TEST_stat_select_DAC_Control_Word            4
#define BCHP_CLK_SYS1_TEST_stat_select_Zero_5                      5
#define BCHP_CLK_SYS1_TEST_stat_select_Zero_6                      6
#define BCHP_CLK_SYS1_TEST_stat_select_Zero_7                      7

/* CLK :: SYS1_TEST :: stat_reset [13:13] */
#define BCHP_CLK_SYS1_TEST_stat_reset_MASK                         0x00002000
#define BCHP_CLK_SYS1_TEST_stat_reset_SHIFT                        13
#define BCHP_CLK_SYS1_TEST_stat_reset_Normal_Mode                  0
#define BCHP_CLK_SYS1_TEST_stat_reset_Reset                        1

/* CLK :: SYS1_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_enable_MASK             0x00001000
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_enable_SHIFT            12
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_enable_Normal_Mode      0
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: SYS1_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_MASK                    0x00000fff
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_SHIFT                   0
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_Min_VCO_Frequency       0
#define BCHP_CLK_SYS1_TEST_dco_ctrl_bypass_Max_VCO_Frequency       4095

/***************************************************************************
 *SYS1_STATUS - SYS1 PLL Status
 ***************************************************************************/
/* CLK :: SYS1_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_SYS1_STATUS_reserved0_MASK                        0xfffff000
#define BCHP_CLK_SYS1_STATUS_reserved0_SHIFT                       12

/* CLK :: SYS1_STATUS :: STATUS [11:00] */
#define BCHP_CLK_SYS1_STATUS_STATUS_MASK                           0x00000fff
#define BCHP_CLK_SYS1_STATUS_STATUS_SHIFT                          0

/***************************************************************************
 *SYS1_LOCK_CNT - SYS1 PLL Lock Counter
 ***************************************************************************/
/* CLK :: SYS1_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_SYS1_LOCK_CNT_reserved0_MASK                      0xfffff000
#define BCHP_CLK_SYS1_LOCK_CNT_reserved0_SHIFT                     12

/* CLK :: SYS1_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_SYS1_LOCK_CNT_COUNT_MASK                          0x00000fff
#define BCHP_CLK_SYS1_LOCK_CNT_COUNT_SHIFT                         0

/***************************************************************************
 *SYS1_VC4_DIV - SYS1 PLL channel 0 VC4 clock divider settings
 ***************************************************************************/
/* CLK :: SYS1_VC4_DIV :: enableb_ch0 [31:31] */
#define BCHP_CLK_SYS1_VC4_DIV_enableb_ch0_MASK                     0x80000000
#define BCHP_CLK_SYS1_VC4_DIV_enableb_ch0_SHIFT                    31
#define BCHP_CLK_SYS1_VC4_DIV_enableb_ch0_Enable                   0
#define BCHP_CLK_SYS1_VC4_DIV_enableb_ch0_Disable                  1

/* CLK :: SYS1_VC4_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS1_VC4_DIV_reserved0_MASK                       0x7fffff00
#define BCHP_CLK_SYS1_VC4_DIV_reserved0_SHIFT                      8

/* CLK :: SYS1_VC4_DIV :: ch0_mdiv [07:00] */
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_MASK                        0x000000ff
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_SHIFT                       0
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_256               0
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_1                 1
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_2                 2
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_3                 3
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_4                 4
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_253               253
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_254               254
#define BCHP_CLK_SYS1_VC4_DIV_ch0_mdiv_Divide_by_255               255

/***************************************************************************
 *SYS1_ENET_DIV - SYS1 PLL channel 1 ENET clock divider settings
 ***************************************************************************/
/* CLK :: SYS1_ENET_DIV :: enableb_ch1 [31:31] */
#define BCHP_CLK_SYS1_ENET_DIV_enableb_ch1_MASK                    0x80000000
#define BCHP_CLK_SYS1_ENET_DIV_enableb_ch1_SHIFT                   31
#define BCHP_CLK_SYS1_ENET_DIV_enableb_ch1_Enable                  0
#define BCHP_CLK_SYS1_ENET_DIV_enableb_ch1_Disable                 1

/* CLK :: SYS1_ENET_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS1_ENET_DIV_reserved0_MASK                      0x7fffff00
#define BCHP_CLK_SYS1_ENET_DIV_reserved0_SHIFT                     8

/* CLK :: SYS1_ENET_DIV :: ch1_mdiv [07:00] */
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_MASK                       0x000000ff
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_SHIFT                      0
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_256              0
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_1                1
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_2                2
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_3                3
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_4                4
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_253              253
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_254              254
#define BCHP_CLK_SYS1_ENET_DIV_ch1_mdiv_Divide_by_255              255

/***************************************************************************
 *SYS1_OFE_DIV - SYS1 PLL channel 2 OFE clock divider settings
 ***************************************************************************/
/* CLK :: SYS1_OFE_DIV :: enableb_ch2 [31:31] */
#define BCHP_CLK_SYS1_OFE_DIV_enableb_ch2_MASK                     0x80000000
#define BCHP_CLK_SYS1_OFE_DIV_enableb_ch2_SHIFT                    31
#define BCHP_CLK_SYS1_OFE_DIV_enableb_ch2_Enable                   0
#define BCHP_CLK_SYS1_OFE_DIV_enableb_ch2_Disable                  1

/* CLK :: SYS1_OFE_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS1_OFE_DIV_reserved0_MASK                       0x7fffff00
#define BCHP_CLK_SYS1_OFE_DIV_reserved0_SHIFT                      8

/* CLK :: SYS1_OFE_DIV :: ch2_mdiv [07:00] */
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_MASK                        0x000000ff
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_SHIFT                       0
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_256               0
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_1                 1
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_2                 2
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_3                 3
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_4                 4
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_253               253
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_254               254
#define BCHP_CLK_SYS1_OFE_DIV_ch2_mdiv_Divide_by_255               255

/***************************************************************************
 *SYS1_SDIO_DIV - SYS1 PLL channel 3 SDIO clock divider settings
 ***************************************************************************/
/* CLK :: SYS1_SDIO_DIV :: enableb_ch3 [31:31] */
#define BCHP_CLK_SYS1_SDIO_DIV_enableb_ch3_MASK                    0x80000000
#define BCHP_CLK_SYS1_SDIO_DIV_enableb_ch3_SHIFT                   31
#define BCHP_CLK_SYS1_SDIO_DIV_enableb_ch3_Enable                  0
#define BCHP_CLK_SYS1_SDIO_DIV_enableb_ch3_Disable                 1

/* CLK :: SYS1_SDIO_DIV :: reserved0 [30:08] */
#define BCHP_CLK_SYS1_SDIO_DIV_reserved0_MASK                      0x7fffff00
#define BCHP_CLK_SYS1_SDIO_DIV_reserved0_SHIFT                     8

/* CLK :: SYS1_SDIO_DIV :: ch3_mdiv [07:00] */
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_MASK                       0x000000ff
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_SHIFT                      0
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_256              0
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_1                1
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_2                2
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_3                3
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_4                4
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_253              253
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_254              254
#define BCHP_CLK_SYS1_SDIO_DIV_ch3_mdiv_Divide_by_255              255

/***************************************************************************
 *MIP_CTRL - MIPS PLL control
 ***************************************************************************/
/* CLK :: MIP_CTRL :: pwrdwn [31:31] */
#define BCHP_CLK_MIP_CTRL_pwrdwn_MASK                              0x80000000
#define BCHP_CLK_MIP_CTRL_pwrdwn_SHIFT                             31
#define BCHP_CLK_MIP_CTRL_pwrdwn_Normal                            0
#define BCHP_CLK_MIP_CTRL_pwrdwn_Power_Down                        1

/* CLK :: MIP_CTRL :: resetb [30:30] */
#define BCHP_CLK_MIP_CTRL_resetb_MASK                              0x40000000
#define BCHP_CLK_MIP_CTRL_resetb_SHIFT                             30
#define BCHP_CLK_MIP_CTRL_resetb_Reset                             0
#define BCHP_CLK_MIP_CTRL_resetb_Normal                            1

/* CLK :: MIP_CTRL :: post_resetb [29:29] */
#define BCHP_CLK_MIP_CTRL_post_resetb_MASK                         0x20000000
#define BCHP_CLK_MIP_CTRL_post_resetb_SHIFT                        29
#define BCHP_CLK_MIP_CTRL_post_resetb_Reset                        0
#define BCHP_CLK_MIP_CTRL_post_resetb_Normal                       1

/* CLK :: MIP_CTRL :: pdiv [28:26] */
#define BCHP_CLK_MIP_CTRL_pdiv_MASK                                0x1c000000
#define BCHP_CLK_MIP_CTRL_pdiv_SHIFT                               26
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_8                         0
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_1                         1
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_2                         2
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_3                         3
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_4                         4
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_5                         5
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_6                         6
#define BCHP_CLK_MIP_CTRL_pdiv_Divide_by_7                         7

/* CLK :: MIP_CTRL :: ndiv [25:16] */
#define BCHP_CLK_MIP_CTRL_ndiv_MASK                                0x03ff0000
#define BCHP_CLK_MIP_CTRL_ndiv_SHIFT                               16
#define BCHP_CLK_MIP_CTRL_ndiv_Divide_by_1024                      0
#define BCHP_CLK_MIP_CTRL_ndiv_Unused_1                            1
#define BCHP_CLK_MIP_CTRL_ndiv_Unused_7                            7
#define BCHP_CLK_MIP_CTRL_ndiv_Divide_by_8                         8
#define BCHP_CLK_MIP_CTRL_ndiv_Divide_by_9                         9
#define BCHP_CLK_MIP_CTRL_ndiv_Divide_by_10                        10
#define BCHP_CLK_MIP_CTRL_ndiv_Divide_by_1022                      1022
#define BCHP_CLK_MIP_CTRL_ndiv_Divide_by_1023                      1023

/* CLK :: MIP_CTRL :: reserved0 [15:00] */
#define BCHP_CLK_MIP_CTRL_reserved0_MASK                           0x0000ffff
#define BCHP_CLK_MIP_CTRL_reserved0_SHIFT                          0

/***************************************************************************
 *MIP_GAIN - MIPS PLL gain
 ***************************************************************************/
/* CLK :: MIP_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_MIP_GAIN_reserved0_MASK                           0xfffffc00
#define BCHP_CLK_MIP_GAIN_reserved0_SHIFT                          10

/* CLK :: MIP_GAIN :: kp [09:06] */
#define BCHP_CLK_MIP_GAIN_kp_MASK                                  0x000003c0
#define BCHP_CLK_MIP_GAIN_kp_SHIFT                                 6

/* CLK :: MIP_GAIN :: ki [05:03] */
#define BCHP_CLK_MIP_GAIN_ki_MASK                                  0x00000038
#define BCHP_CLK_MIP_GAIN_ki_SHIFT                                 3

/* CLK :: MIP_GAIN :: ka [02:00] */
#define BCHP_CLK_MIP_GAIN_ka_MASK                                  0x00000007
#define BCHP_CLK_MIP_GAIN_ka_SHIFT                                 0

/***************************************************************************
 *MIP_TEST - MIPS PLL test control
 ***************************************************************************/
/* CLK :: MIP_TEST :: spare [31:31] */
#define BCHP_CLK_MIP_TEST_spare_MASK                               0x80000000
#define BCHP_CLK_MIP_TEST_spare_SHIFT                              31

/* CLK :: MIP_TEST :: ldo_ref_sel [30:30] */
#define BCHP_CLK_MIP_TEST_ldo_ref_sel_MASK                         0x40000000
#define BCHP_CLK_MIP_TEST_ldo_ref_sel_SHIFT                        30

/* CLK :: MIP_TEST :: por_bypass [29:29] */
#define BCHP_CLK_MIP_TEST_por_bypass_MASK                          0x20000000
#define BCHP_CLK_MIP_TEST_por_bypass_SHIFT                         29
#define BCHP_CLK_MIP_TEST_por_bypass_POR_active                    0
#define BCHP_CLK_MIP_TEST_por_bypass_POR_bypassed                  1

/* CLK :: MIP_TEST :: ndiv_relock [28:28] */
#define BCHP_CLK_MIP_TEST_ndiv_relock_MASK                         0x10000000
#define BCHP_CLK_MIP_TEST_ndiv_relock_SHIFT                        28

/* CLK :: MIP_TEST :: fast_lock [27:27] */
#define BCHP_CLK_MIP_TEST_fast_lock_MASK                           0x08000000
#define BCHP_CLK_MIP_TEST_fast_lock_SHIFT                          27
#define BCHP_CLK_MIP_TEST_fast_lock_Refclk_Delay_256               0
#define BCHP_CLK_MIP_TEST_fast_lock_Refclk_Delay_32                1

/* CLK :: MIP_TEST :: vcodiv2 [26:26] */
#define BCHP_CLK_MIP_TEST_vcodiv2_MASK                             0x04000000
#define BCHP_CLK_MIP_TEST_vcodiv2_SHIFT                            26

/* CLK :: MIP_TEST :: vco_dly [25:24] */
#define BCHP_CLK_MIP_TEST_vco_dly_MASK                             0x03000000
#define BCHP_CLK_MIP_TEST_vco_dly_SHIFT                            24

/* CLK :: MIP_TEST :: pwm_rate [23:22] */
#define BCHP_CLK_MIP_TEST_pwm_rate_MASK                            0x00c00000
#define BCHP_CLK_MIP_TEST_pwm_rate_SHIFT                           22

/* CLK :: MIP_TEST :: stat_mode [21:20] */
#define BCHP_CLK_MIP_TEST_stat_mode_MASK                           0x00300000
#define BCHP_CLK_MIP_TEST_stat_mode_SHIFT                          20
#define BCHP_CLK_MIP_TEST_stat_mode_Disabled                       0
#define BCHP_CLK_MIP_TEST_stat_mode_Phase_Error_Stats              1
#define BCHP_CLK_MIP_TEST_stat_mode_Period_Error_Stats             2
#define BCHP_CLK_MIP_TEST_stat_mode_Feedback_Phase_Error_Stats     3

/* CLK :: MIP_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_MIP_TEST_aux_ctrl_MASK                            0x00080000
#define BCHP_CLK_MIP_TEST_aux_ctrl_SHIFT                           19
#define BCHP_CLK_MIP_TEST_aux_ctrl_Normal_Mode                     0
#define BCHP_CLK_MIP_TEST_aux_ctrl_Ivco_Increased_By_130_uA        1

/* CLK :: MIP_TEST :: refclkout [18:18] */
#define BCHP_CLK_MIP_TEST_refclkout_MASK                           0x00040000
#define BCHP_CLK_MIP_TEST_refclkout_SHIFT                          18
#define BCHP_CLK_MIP_TEST_refclkout_Disable                        0
#define BCHP_CLK_MIP_TEST_refclkout_Enable                         1

/* CLK :: MIP_TEST :: stat_update [17:17] */
#define BCHP_CLK_MIP_TEST_stat_update_MASK                         0x00020000
#define BCHP_CLK_MIP_TEST_stat_update_SHIFT                        17

/* CLK :: MIP_TEST :: stat_select [16:14] */
#define BCHP_CLK_MIP_TEST_stat_select_MASK                         0x0001c000
#define BCHP_CLK_MIP_TEST_stat_select_SHIFT                        14
#define BCHP_CLK_MIP_TEST_stat_select_Wdt_latch_Lock_lost_Lock_state 0
#define BCHP_CLK_MIP_TEST_stat_select_Minimum_Selected_Statmode_Error 1
#define BCHP_CLK_MIP_TEST_stat_select_Maximum_Selected_Statmode_Error 2
#define BCHP_CLK_MIP_TEST_stat_select_Zero_3                       3
#define BCHP_CLK_MIP_TEST_stat_select_DAC_Control_Word             4
#define BCHP_CLK_MIP_TEST_stat_select_K_Filt                       5
#define BCHP_CLK_MIP_TEST_stat_select_Exp_Phase                    6
#define BCHP_CLK_MIP_TEST_stat_select_Zero_7                       7

/* CLK :: MIP_TEST :: stat_reset [13:13] */
#define BCHP_CLK_MIP_TEST_stat_reset_MASK                          0x00002000
#define BCHP_CLK_MIP_TEST_stat_reset_SHIFT                         13
#define BCHP_CLK_MIP_TEST_stat_reset_Normal_Mode                   0
#define BCHP_CLK_MIP_TEST_stat_reset_Reset                         1

/* CLK :: MIP_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_enable_MASK              0x00001000
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_enable_SHIFT             12
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_enable_Normal_Mode       0
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: MIP_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_MASK                     0x00000fff
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_SHIFT                    0
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_Min_VCO_Frequency        0
#define BCHP_CLK_MIP_TEST_dco_ctrl_bypass_Max_VCO_Frequency        4095

/***************************************************************************
 *MIP_STATUS - MIPS PLL Status
 ***************************************************************************/
/* CLK :: MIP_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_MIP_STATUS_reserved0_MASK                         0xfffff000
#define BCHP_CLK_MIP_STATUS_reserved0_SHIFT                        12

/* CLK :: MIP_STATUS :: STATUS [11:00] */
#define BCHP_CLK_MIP_STATUS_STATUS_MASK                            0x00000fff
#define BCHP_CLK_MIP_STATUS_STATUS_SHIFT                           0

/***************************************************************************
 *MIP_LOCK_CNT - MIPS PLL Lock Counter
 ***************************************************************************/
/* CLK :: MIP_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_MIP_LOCK_CNT_reserved0_MASK                       0xfffff000
#define BCHP_CLK_MIP_LOCK_CNT_reserved0_SHIFT                      12

/* CLK :: MIP_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_MIP_LOCK_CNT_COUNT_MASK                           0x00000fff
#define BCHP_CLK_MIP_LOCK_CNT_COUNT_SHIFT                          0

/***************************************************************************
 *MIP_PLL_DIV - MIPS PLL channel 0 cpu clock divider settings
 ***************************************************************************/
/* CLK :: MIP_PLL_DIV :: enableb_ch0 [31:31] */
#define BCHP_CLK_MIP_PLL_DIV_enableb_ch0_MASK                      0x80000000
#define BCHP_CLK_MIP_PLL_DIV_enableb_ch0_SHIFT                     31
#define BCHP_CLK_MIP_PLL_DIV_enableb_ch0_Enable                    0
#define BCHP_CLK_MIP_PLL_DIV_enableb_ch0_Disable                   1

/* CLK :: MIP_PLL_DIV :: reserved0 [30:08] */
#define BCHP_CLK_MIP_PLL_DIV_reserved0_MASK                        0x7fffff00
#define BCHP_CLK_MIP_PLL_DIV_reserved0_SHIFT                       8

/* CLK :: MIP_PLL_DIV :: ch0_mdiv [07:00] */
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_MASK                         0x000000ff
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_SHIFT                        0
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_256                0
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_1                  1
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_2                  2
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_3                  3
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_4                  4
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_253                253
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_254                254
#define BCHP_CLK_MIP_PLL_DIV_ch0_mdiv_Divide_by_255                255

/***************************************************************************
 *AVD_CTRL - AVD PLL control
 ***************************************************************************/
/* CLK :: AVD_CTRL :: pwrdwn [31:31] */
#define BCHP_CLK_AVD_CTRL_pwrdwn_MASK                              0x80000000
#define BCHP_CLK_AVD_CTRL_pwrdwn_SHIFT                             31
#define BCHP_CLK_AVD_CTRL_pwrdwn_Normal                            0
#define BCHP_CLK_AVD_CTRL_pwrdwn_Power_Down                        1

/* CLK :: AVD_CTRL :: resetb [30:30] */
#define BCHP_CLK_AVD_CTRL_resetb_MASK                              0x40000000
#define BCHP_CLK_AVD_CTRL_resetb_SHIFT                             30
#define BCHP_CLK_AVD_CTRL_resetb_Reset                             0
#define BCHP_CLK_AVD_CTRL_resetb_Normal                            1

/* CLK :: AVD_CTRL :: post_resetb [29:29] */
#define BCHP_CLK_AVD_CTRL_post_resetb_MASK                         0x20000000
#define BCHP_CLK_AVD_CTRL_post_resetb_SHIFT                        29
#define BCHP_CLK_AVD_CTRL_post_resetb_Reset                        0
#define BCHP_CLK_AVD_CTRL_post_resetb_Normal                       1

/* CLK :: AVD_CTRL :: pdiv [28:26] */
#define BCHP_CLK_AVD_CTRL_pdiv_MASK                                0x1c000000
#define BCHP_CLK_AVD_CTRL_pdiv_SHIFT                               26
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_8                         0
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_1                         1
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_2                         2
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_3                         3
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_4                         4
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_5                         5
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_6                         6
#define BCHP_CLK_AVD_CTRL_pdiv_Divide_by_7                         7

/* CLK :: AVD_CTRL :: ndiv [25:16] */
#define BCHP_CLK_AVD_CTRL_ndiv_MASK                                0x03ff0000
#define BCHP_CLK_AVD_CTRL_ndiv_SHIFT                               16
#define BCHP_CLK_AVD_CTRL_ndiv_Divide_by_1024                      0
#define BCHP_CLK_AVD_CTRL_ndiv_Unused_1                            1
#define BCHP_CLK_AVD_CTRL_ndiv_Unused_7                            7
#define BCHP_CLK_AVD_CTRL_ndiv_Divide_by_8                         8
#define BCHP_CLK_AVD_CTRL_ndiv_Divide_by_9                         9
#define BCHP_CLK_AVD_CTRL_ndiv_Divide_by_10                        10
#define BCHP_CLK_AVD_CTRL_ndiv_Divide_by_1022                      1022
#define BCHP_CLK_AVD_CTRL_ndiv_Divide_by_1023                      1023

/* CLK :: AVD_CTRL :: reserved0 [15:00] */
#define BCHP_CLK_AVD_CTRL_reserved0_MASK                           0x0000ffff
#define BCHP_CLK_AVD_CTRL_reserved0_SHIFT                          0

/***************************************************************************
 *AVD_GAIN - AVD PLL gain
 ***************************************************************************/
/* CLK :: AVD_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_AVD_GAIN_reserved0_MASK                           0xfffffc00
#define BCHP_CLK_AVD_GAIN_reserved0_SHIFT                          10

/* CLK :: AVD_GAIN :: kp [09:06] */
#define BCHP_CLK_AVD_GAIN_kp_MASK                                  0x000003c0
#define BCHP_CLK_AVD_GAIN_kp_SHIFT                                 6

/* CLK :: AVD_GAIN :: ki [05:03] */
#define BCHP_CLK_AVD_GAIN_ki_MASK                                  0x00000038
#define BCHP_CLK_AVD_GAIN_ki_SHIFT                                 3

/* CLK :: AVD_GAIN :: ka [02:00] */
#define BCHP_CLK_AVD_GAIN_ka_MASK                                  0x00000007
#define BCHP_CLK_AVD_GAIN_ka_SHIFT                                 0

/***************************************************************************
 *AVD_TEST - AVD PLL test control
 ***************************************************************************/
/* CLK :: AVD_TEST :: reserved0 [31:30] */
#define BCHP_CLK_AVD_TEST_reserved0_MASK                           0xc0000000
#define BCHP_CLK_AVD_TEST_reserved0_SHIFT                          30

/* CLK :: AVD_TEST :: ndiv_relock [29:29] */
#define BCHP_CLK_AVD_TEST_ndiv_relock_MASK                         0x20000000
#define BCHP_CLK_AVD_TEST_ndiv_relock_SHIFT                        29

/* CLK :: AVD_TEST :: fast_lock [28:28] */
#define BCHP_CLK_AVD_TEST_fast_lock_MASK                           0x10000000
#define BCHP_CLK_AVD_TEST_fast_lock_SHIFT                          28
#define BCHP_CLK_AVD_TEST_fast_lock_Refclk_Delay_256               0
#define BCHP_CLK_AVD_TEST_fast_lock_Refclk_Delay_32                1

/* CLK :: AVD_TEST :: vcodiv2 [27:27] */
#define BCHP_CLK_AVD_TEST_vcodiv2_MASK                             0x08000000
#define BCHP_CLK_AVD_TEST_vcodiv2_SHIFT                            27

/* CLK :: AVD_TEST :: vco_dly [26:25] */
#define BCHP_CLK_AVD_TEST_vco_dly_MASK                             0x06000000
#define BCHP_CLK_AVD_TEST_vco_dly_SHIFT                            25

/* CLK :: AVD_TEST :: pwm_rate [24:23] */
#define BCHP_CLK_AVD_TEST_pwm_rate_MASK                            0x01800000
#define BCHP_CLK_AVD_TEST_pwm_rate_SHIFT                           23

/* CLK :: AVD_TEST :: stat_mode [22:21] */
#define BCHP_CLK_AVD_TEST_stat_mode_MASK                           0x00600000
#define BCHP_CLK_AVD_TEST_stat_mode_SHIFT                          21
#define BCHP_CLK_AVD_TEST_stat_mode_Disabled                       0
#define BCHP_CLK_AVD_TEST_stat_mode_Phase_Error_Stats              1
#define BCHP_CLK_AVD_TEST_stat_mode_Period_Stats                   2
#define BCHP_CLK_AVD_TEST_stat_mode_Feedback_Phase_Error_Stats     3

/* CLK :: AVD_TEST :: vcodiv2_post [20:20] */
#define BCHP_CLK_AVD_TEST_vcodiv2_post_MASK                        0x00100000
#define BCHP_CLK_AVD_TEST_vcodiv2_post_SHIFT                       20
#define BCHP_CLK_AVD_TEST_vcodiv2_post_Divide_by_1                 0
#define BCHP_CLK_AVD_TEST_vcodiv2_post_Divide_by_2                 1

/* CLK :: AVD_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_AVD_TEST_aux_ctrl_MASK                            0x00080000
#define BCHP_CLK_AVD_TEST_aux_ctrl_SHIFT                           19
#define BCHP_CLK_AVD_TEST_aux_ctrl_Normal_Mode                     0
#define BCHP_CLK_AVD_TEST_aux_ctrl_Ivco_Increased_By_130_uA        1

/* CLK :: AVD_TEST :: refclkout [18:18] */
#define BCHP_CLK_AVD_TEST_refclkout_MASK                           0x00040000
#define BCHP_CLK_AVD_TEST_refclkout_SHIFT                          18
#define BCHP_CLK_AVD_TEST_refclkout_Disable                        0
#define BCHP_CLK_AVD_TEST_refclkout_Enable                         1

/* CLK :: AVD_TEST :: stat_update [17:17] */
#define BCHP_CLK_AVD_TEST_stat_update_MASK                         0x00020000
#define BCHP_CLK_AVD_TEST_stat_update_SHIFT                        17

/* CLK :: AVD_TEST :: stat_select [16:14] */
#define BCHP_CLK_AVD_TEST_stat_select_MASK                         0x0001c000
#define BCHP_CLK_AVD_TEST_stat_select_SHIFT                        14
#define BCHP_CLK_AVD_TEST_stat_select_Zero_0                       0
#define BCHP_CLK_AVD_TEST_stat_select_Minimum_Phase_Error          1
#define BCHP_CLK_AVD_TEST_stat_select_Maximum_Phase_Error          2
#define BCHP_CLK_AVD_TEST_stat_select_Mean_Square_Phase_Error      3
#define BCHP_CLK_AVD_TEST_stat_select_DAC_Control_Word             4
#define BCHP_CLK_AVD_TEST_stat_select_Zero_5                       5
#define BCHP_CLK_AVD_TEST_stat_select_Zero_6                       6
#define BCHP_CLK_AVD_TEST_stat_select_Zero_7                       7

/* CLK :: AVD_TEST :: stat_reset [13:13] */
#define BCHP_CLK_AVD_TEST_stat_reset_MASK                          0x00002000
#define BCHP_CLK_AVD_TEST_stat_reset_SHIFT                         13
#define BCHP_CLK_AVD_TEST_stat_reset_Normal_Mode                   0
#define BCHP_CLK_AVD_TEST_stat_reset_Reset                         1

/* CLK :: AVD_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_enable_MASK              0x00001000
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_enable_SHIFT             12
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_enable_Normal_Mode       0
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: AVD_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_MASK                     0x00000fff
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_SHIFT                    0
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_Min_VCO_Frequency        0
#define BCHP_CLK_AVD_TEST_dco_ctrl_bypass_Max_VCO_Frequency        4095

/***************************************************************************
 *AVD_STATUS - AVD PLL Status
 ***************************************************************************/
/* CLK :: AVD_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_AVD_STATUS_reserved0_MASK                         0xfffff000
#define BCHP_CLK_AVD_STATUS_reserved0_SHIFT                        12

/* CLK :: AVD_STATUS :: STATUS [11:00] */
#define BCHP_CLK_AVD_STATUS_STATUS_MASK                            0x00000fff
#define BCHP_CLK_AVD_STATUS_STATUS_SHIFT                           0

/***************************************************************************
 *AVD_LOCK_CNT - AVD PLL Lock Counter
 ***************************************************************************/
/* CLK :: AVD_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_AVD_LOCK_CNT_reserved0_MASK                       0xfffff000
#define BCHP_CLK_AVD_LOCK_CNT_reserved0_SHIFT                      12

/* CLK :: AVD_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_AVD_LOCK_CNT_COUNT_MASK                           0x00000fff
#define BCHP_CLK_AVD_LOCK_CNT_COUNT_SHIFT                          0

/***************************************************************************
 *AVD_CPU_DIV - AVD PLL channel 0 processor clock divider settings
 ***************************************************************************/
/* CLK :: AVD_CPU_DIV :: enableb_ch0 [31:31] */
#define BCHP_CLK_AVD_CPU_DIV_enableb_ch0_MASK                      0x80000000
#define BCHP_CLK_AVD_CPU_DIV_enableb_ch0_SHIFT                     31
#define BCHP_CLK_AVD_CPU_DIV_enableb_ch0_Enable                    0
#define BCHP_CLK_AVD_CPU_DIV_enableb_ch0_Disable                   1

/* CLK :: AVD_CPU_DIV :: reserved0 [30:08] */
#define BCHP_CLK_AVD_CPU_DIV_reserved0_MASK                        0x7fffff00
#define BCHP_CLK_AVD_CPU_DIV_reserved0_SHIFT                       8

/* CLK :: AVD_CPU_DIV :: ch0_mdiv [07:00] */
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_MASK                         0x000000ff
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_SHIFT                        0
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_256                0
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_1                  1
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_2                  2
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_3                  3
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_4                  4
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_253                253
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_254                254
#define BCHP_CLK_AVD_CPU_DIV_ch0_mdiv_Divide_by_255                255

/***************************************************************************
 *AVD_DP_DIV - AVD PLL channel 1 datapath clock divider settings
 ***************************************************************************/
/* CLK :: AVD_DP_DIV :: enableb_ch1 [31:31] */
#define BCHP_CLK_AVD_DP_DIV_enableb_ch1_MASK                       0x80000000
#define BCHP_CLK_AVD_DP_DIV_enableb_ch1_SHIFT                      31
#define BCHP_CLK_AVD_DP_DIV_enableb_ch1_Enable                     0
#define BCHP_CLK_AVD_DP_DIV_enableb_ch1_Disable                    1

/* CLK :: AVD_DP_DIV :: reserved0 [30:08] */
#define BCHP_CLK_AVD_DP_DIV_reserved0_MASK                         0x7fffff00
#define BCHP_CLK_AVD_DP_DIV_reserved0_SHIFT                        8

/* CLK :: AVD_DP_DIV :: ch1_mdiv [07:00] */
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_MASK                          0x000000ff
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_SHIFT                         0
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_256                 0
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_1                   1
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_2                   2
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_3                   3
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_4                   4
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_253                 253
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_254                 254
#define BCHP_CLK_AVD_DP_DIV_ch1_mdiv_Divide_by_255                 255

/***************************************************************************
 *RAP_CTRL - Raptor DSP PLL control
 ***************************************************************************/
/* CLK :: RAP_CTRL :: pwrdwn [31:31] */
#define BCHP_CLK_RAP_CTRL_pwrdwn_MASK                              0x80000000
#define BCHP_CLK_RAP_CTRL_pwrdwn_SHIFT                             31
#define BCHP_CLK_RAP_CTRL_pwrdwn_Normal                            0
#define BCHP_CLK_RAP_CTRL_pwrdwn_Power_Down                        1

/* CLK :: RAP_CTRL :: resetb [30:30] */
#define BCHP_CLK_RAP_CTRL_resetb_MASK                              0x40000000
#define BCHP_CLK_RAP_CTRL_resetb_SHIFT                             30
#define BCHP_CLK_RAP_CTRL_resetb_Reset                             0
#define BCHP_CLK_RAP_CTRL_resetb_Normal                            1

/* CLK :: RAP_CTRL :: post_resetb [29:29] */
#define BCHP_CLK_RAP_CTRL_post_resetb_MASK                         0x20000000
#define BCHP_CLK_RAP_CTRL_post_resetb_SHIFT                        29
#define BCHP_CLK_RAP_CTRL_post_resetb_Reset                        0
#define BCHP_CLK_RAP_CTRL_post_resetb_Normal                       1

/* CLK :: RAP_CTRL :: pdiv [28:26] */
#define BCHP_CLK_RAP_CTRL_pdiv_MASK                                0x1c000000
#define BCHP_CLK_RAP_CTRL_pdiv_SHIFT                               26
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_8                         0
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_1                         1
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_2                         2
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_3                         3
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_4                         4
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_5                         5
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_6                         6
#define BCHP_CLK_RAP_CTRL_pdiv_Divide_by_7                         7

/* CLK :: RAP_CTRL :: ndiv [25:16] */
#define BCHP_CLK_RAP_CTRL_ndiv_MASK                                0x03ff0000
#define BCHP_CLK_RAP_CTRL_ndiv_SHIFT                               16
#define BCHP_CLK_RAP_CTRL_ndiv_Divide_by_1024                      0
#define BCHP_CLK_RAP_CTRL_ndiv_Unused_1                            1
#define BCHP_CLK_RAP_CTRL_ndiv_Unused_7                            7
#define BCHP_CLK_RAP_CTRL_ndiv_Divide_by_8                         8
#define BCHP_CLK_RAP_CTRL_ndiv_Divide_by_9                         9
#define BCHP_CLK_RAP_CTRL_ndiv_Divide_by_10                        10
#define BCHP_CLK_RAP_CTRL_ndiv_Divide_by_1022                      1022
#define BCHP_CLK_RAP_CTRL_ndiv_Divide_by_1023                      1023

/* CLK :: RAP_CTRL :: reserved0 [15:00] */
#define BCHP_CLK_RAP_CTRL_reserved0_MASK                           0x0000ffff
#define BCHP_CLK_RAP_CTRL_reserved0_SHIFT                          0

/***************************************************************************
 *RAP_GAIN - Raptor DSP PLL gain
 ***************************************************************************/
/* CLK :: RAP_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_RAP_GAIN_reserved0_MASK                           0xfffffc00
#define BCHP_CLK_RAP_GAIN_reserved0_SHIFT                          10

/* CLK :: RAP_GAIN :: kp [09:06] */
#define BCHP_CLK_RAP_GAIN_kp_MASK                                  0x000003c0
#define BCHP_CLK_RAP_GAIN_kp_SHIFT                                 6

/* CLK :: RAP_GAIN :: ki [05:03] */
#define BCHP_CLK_RAP_GAIN_ki_MASK                                  0x00000038
#define BCHP_CLK_RAP_GAIN_ki_SHIFT                                 3

/* CLK :: RAP_GAIN :: ka [02:00] */
#define BCHP_CLK_RAP_GAIN_ka_MASK                                  0x00000007
#define BCHP_CLK_RAP_GAIN_ka_SHIFT                                 0

/***************************************************************************
 *RAP_TEST - Raptor DSP PLL test control
 ***************************************************************************/
/* CLK :: RAP_TEST :: reserved0 [31:30] */
#define BCHP_CLK_RAP_TEST_reserved0_MASK                           0xc0000000
#define BCHP_CLK_RAP_TEST_reserved0_SHIFT                          30

/* CLK :: RAP_TEST :: ndiv_relock [29:29] */
#define BCHP_CLK_RAP_TEST_ndiv_relock_MASK                         0x20000000
#define BCHP_CLK_RAP_TEST_ndiv_relock_SHIFT                        29

/* CLK :: RAP_TEST :: fast_lock [28:28] */
#define BCHP_CLK_RAP_TEST_fast_lock_MASK                           0x10000000
#define BCHP_CLK_RAP_TEST_fast_lock_SHIFT                          28
#define BCHP_CLK_RAP_TEST_fast_lock_Refclk_Delay_256               0
#define BCHP_CLK_RAP_TEST_fast_lock_Refclk_Delay_32                1

/* CLK :: RAP_TEST :: vcodiv2 [27:27] */
#define BCHP_CLK_RAP_TEST_vcodiv2_MASK                             0x08000000
#define BCHP_CLK_RAP_TEST_vcodiv2_SHIFT                            27

/* CLK :: RAP_TEST :: vco_dly [26:25] */
#define BCHP_CLK_RAP_TEST_vco_dly_MASK                             0x06000000
#define BCHP_CLK_RAP_TEST_vco_dly_SHIFT                            25

/* CLK :: RAP_TEST :: pwm_rate [24:23] */
#define BCHP_CLK_RAP_TEST_pwm_rate_MASK                            0x01800000
#define BCHP_CLK_RAP_TEST_pwm_rate_SHIFT                           23

/* CLK :: RAP_TEST :: stat_mode [22:21] */
#define BCHP_CLK_RAP_TEST_stat_mode_MASK                           0x00600000
#define BCHP_CLK_RAP_TEST_stat_mode_SHIFT                          21
#define BCHP_CLK_RAP_TEST_stat_mode_Disabled                       0
#define BCHP_CLK_RAP_TEST_stat_mode_Phase_Error_Stats              1
#define BCHP_CLK_RAP_TEST_stat_mode_Period_Stats                   2
#define BCHP_CLK_RAP_TEST_stat_mode_Feedback_Phase_Error_Stats     3

/* CLK :: RAP_TEST :: vcodiv2_post [20:20] */
#define BCHP_CLK_RAP_TEST_vcodiv2_post_MASK                        0x00100000
#define BCHP_CLK_RAP_TEST_vcodiv2_post_SHIFT                       20
#define BCHP_CLK_RAP_TEST_vcodiv2_post_Divide_by_1                 0
#define BCHP_CLK_RAP_TEST_vcodiv2_post_Divide_by_2                 1

/* CLK :: RAP_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_RAP_TEST_aux_ctrl_MASK                            0x00080000
#define BCHP_CLK_RAP_TEST_aux_ctrl_SHIFT                           19
#define BCHP_CLK_RAP_TEST_aux_ctrl_Normal_Mode                     0
#define BCHP_CLK_RAP_TEST_aux_ctrl_Ivco_Increased_By_130_uA        1

/* CLK :: RAP_TEST :: refclkout [18:18] */
#define BCHP_CLK_RAP_TEST_refclkout_MASK                           0x00040000
#define BCHP_CLK_RAP_TEST_refclkout_SHIFT                          18
#define BCHP_CLK_RAP_TEST_refclkout_Disable                        0
#define BCHP_CLK_RAP_TEST_refclkout_Enable                         1

/* CLK :: RAP_TEST :: stat_update [17:17] */
#define BCHP_CLK_RAP_TEST_stat_update_MASK                         0x00020000
#define BCHP_CLK_RAP_TEST_stat_update_SHIFT                        17

/* CLK :: RAP_TEST :: stat_select [16:14] */
#define BCHP_CLK_RAP_TEST_stat_select_MASK                         0x0001c000
#define BCHP_CLK_RAP_TEST_stat_select_SHIFT                        14
#define BCHP_CLK_RAP_TEST_stat_select_Zero_0                       0
#define BCHP_CLK_RAP_TEST_stat_select_Minimum_Phase_Error          1
#define BCHP_CLK_RAP_TEST_stat_select_Maximum_Phase_Error          2
#define BCHP_CLK_RAP_TEST_stat_select_Mean_Square_Phase_Error      3
#define BCHP_CLK_RAP_TEST_stat_select_DAC_Control_Word             4
#define BCHP_CLK_RAP_TEST_stat_select_Zero_5                       5
#define BCHP_CLK_RAP_TEST_stat_select_Zero_6                       6
#define BCHP_CLK_RAP_TEST_stat_select_Zero_7                       7

/* CLK :: RAP_TEST :: stat_reset [13:13] */
#define BCHP_CLK_RAP_TEST_stat_reset_MASK                          0x00002000
#define BCHP_CLK_RAP_TEST_stat_reset_SHIFT                         13
#define BCHP_CLK_RAP_TEST_stat_reset_Normal_Mode                   0
#define BCHP_CLK_RAP_TEST_stat_reset_Reset                         1

/* CLK :: RAP_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_enable_MASK              0x00001000
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_enable_SHIFT             12
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_enable_Normal_Mode       0
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: RAP_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_MASK                     0x00000fff
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_SHIFT                    0
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_Min_VCO_Frequency        0
#define BCHP_CLK_RAP_TEST_dco_ctrl_bypass_Max_VCO_Frequency        4095

/***************************************************************************
 *RAP_STATUS - Raptor DSP PLL Status
 ***************************************************************************/
/* CLK :: RAP_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_RAP_STATUS_reserved0_MASK                         0xfffff000
#define BCHP_CLK_RAP_STATUS_reserved0_SHIFT                        12

/* CLK :: RAP_STATUS :: STATUS [11:00] */
#define BCHP_CLK_RAP_STATUS_STATUS_MASK                            0x00000fff
#define BCHP_CLK_RAP_STATUS_STATUS_SHIFT                           0

/***************************************************************************
 *RAP_LOCK_CNT - Raptor DSP PLL Lock Counter
 ***************************************************************************/
/* CLK :: RAP_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_RAP_LOCK_CNT_reserved0_MASK                       0xfffff000
#define BCHP_CLK_RAP_LOCK_CNT_reserved0_SHIFT                      12

/* CLK :: RAP_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_RAP_LOCK_CNT_COUNT_MASK                           0x00000fff
#define BCHP_CLK_RAP_LOCK_CNT_COUNT_SHIFT                          0

/***************************************************************************
 *RAP_PLL_DIV - Raptor DSP PLL channel 0 clock divider settings
 ***************************************************************************/
/* CLK :: RAP_PLL_DIV :: enableb_ch0 [31:31] */
#define BCHP_CLK_RAP_PLL_DIV_enableb_ch0_MASK                      0x80000000
#define BCHP_CLK_RAP_PLL_DIV_enableb_ch0_SHIFT                     31
#define BCHP_CLK_RAP_PLL_DIV_enableb_ch0_Enable                    0
#define BCHP_CLK_RAP_PLL_DIV_enableb_ch0_Disable                   1

/* CLK :: RAP_PLL_DIV :: reserved0 [30:08] */
#define BCHP_CLK_RAP_PLL_DIV_reserved0_MASK                        0x7fffff00
#define BCHP_CLK_RAP_PLL_DIV_reserved0_SHIFT                       8

/* CLK :: RAP_PLL_DIV :: ch0_mdiv [07:00] */
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_MASK                         0x000000ff
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_SHIFT                        0
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_256                0
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_1                  1
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_2                  2
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_3                  3
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_4                  4
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_253                253
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_254                254
#define BCHP_CLK_RAP_PLL_DIV_ch0_mdiv_Divide_by_255                255

/***************************************************************************
 *VCXO0_CTRL - VCXO 0 PLL powerdown and reset
 ***************************************************************************/
/* CLK :: VCXO0_CTRL :: pwrdwn [31:31] */
#define BCHP_CLK_VCXO0_CTRL_pwrdwn_MASK                            0x80000000
#define BCHP_CLK_VCXO0_CTRL_pwrdwn_SHIFT                           31
#define BCHP_CLK_VCXO0_CTRL_pwrdwn_Normal                          0
#define BCHP_CLK_VCXO0_CTRL_pwrdwn_Power_Down                      1

/* CLK :: VCXO0_CTRL :: resetb [30:30] */
#define BCHP_CLK_VCXO0_CTRL_resetb_MASK                            0x40000000
#define BCHP_CLK_VCXO0_CTRL_resetb_SHIFT                           30
#define BCHP_CLK_VCXO0_CTRL_resetb_Reset                           0
#define BCHP_CLK_VCXO0_CTRL_resetb_Normal                          1

/* CLK :: VCXO0_CTRL :: post_resetb [29:29] */
#define BCHP_CLK_VCXO0_CTRL_post_resetb_MASK                       0x20000000
#define BCHP_CLK_VCXO0_CTRL_post_resetb_SHIFT                      29
#define BCHP_CLK_VCXO0_CTRL_post_resetb_Reset                      0
#define BCHP_CLK_VCXO0_CTRL_post_resetb_Normal                     1

/* CLK :: VCXO0_CTRL :: reserved0 [28:00] */
#define BCHP_CLK_VCXO0_CTRL_reserved0_MASK                         0x1fffffff
#define BCHP_CLK_VCXO0_CTRL_reserved0_SHIFT                        0

/***************************************************************************
 *VCXO0_GAIN - VCXO 0 PLL gain
 ***************************************************************************/
/* CLK :: VCXO0_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_VCXO0_GAIN_reserved0_MASK                         0xfffffc00
#define BCHP_CLK_VCXO0_GAIN_reserved0_SHIFT                        10

/* CLK :: VCXO0_GAIN :: kp [09:06] */
#define BCHP_CLK_VCXO0_GAIN_kp_MASK                                0x000003c0
#define BCHP_CLK_VCXO0_GAIN_kp_SHIFT                               6

/* CLK :: VCXO0_GAIN :: ki [05:03] */
#define BCHP_CLK_VCXO0_GAIN_ki_MASK                                0x00000038
#define BCHP_CLK_VCXO0_GAIN_ki_SHIFT                               3

/* CLK :: VCXO0_GAIN :: ka [02:00] */
#define BCHP_CLK_VCXO0_GAIN_ka_MASK                                0x00000007
#define BCHP_CLK_VCXO0_GAIN_ka_SHIFT                               0

/***************************************************************************
 *VCXO0_TEST - VCXO 0 PLL test control
 ***************************************************************************/
/* CLK :: VCXO0_TEST :: reserved0 [31:30] */
#define BCHP_CLK_VCXO0_TEST_reserved0_MASK                         0xc0000000
#define BCHP_CLK_VCXO0_TEST_reserved0_SHIFT                        30

/* CLK :: VCXO0_TEST :: ndiv_relock [29:29] */
#define BCHP_CLK_VCXO0_TEST_ndiv_relock_MASK                       0x20000000
#define BCHP_CLK_VCXO0_TEST_ndiv_relock_SHIFT                      29

/* CLK :: VCXO0_TEST :: fast_lock [28:28] */
#define BCHP_CLK_VCXO0_TEST_fast_lock_MASK                         0x10000000
#define BCHP_CLK_VCXO0_TEST_fast_lock_SHIFT                        28
#define BCHP_CLK_VCXO0_TEST_fast_lock_Refclk_Delay_256             0
#define BCHP_CLK_VCXO0_TEST_fast_lock_Refclk_Delay_32              1

/* CLK :: VCXO0_TEST :: vcodiv2 [27:27] */
#define BCHP_CLK_VCXO0_TEST_vcodiv2_MASK                           0x08000000
#define BCHP_CLK_VCXO0_TEST_vcodiv2_SHIFT                          27

/* CLK :: VCXO0_TEST :: vco_dly [26:25] */
#define BCHP_CLK_VCXO0_TEST_vco_dly_MASK                           0x06000000
#define BCHP_CLK_VCXO0_TEST_vco_dly_SHIFT                          25

/* CLK :: VCXO0_TEST :: pwm_rate [24:23] */
#define BCHP_CLK_VCXO0_TEST_pwm_rate_MASK                          0x01800000
#define BCHP_CLK_VCXO0_TEST_pwm_rate_SHIFT                         23

/* CLK :: VCXO0_TEST :: stat_mode [22:21] */
#define BCHP_CLK_VCXO0_TEST_stat_mode_MASK                         0x00600000
#define BCHP_CLK_VCXO0_TEST_stat_mode_SHIFT                        21
#define BCHP_CLK_VCXO0_TEST_stat_mode_Disabled                     0
#define BCHP_CLK_VCXO0_TEST_stat_mode_Phase_Error_Stats            1
#define BCHP_CLK_VCXO0_TEST_stat_mode_Period_Stats                 2
#define BCHP_CLK_VCXO0_TEST_stat_mode_Feedback_Phase_Error_Stats   3

/* CLK :: VCXO0_TEST :: vcodiv2_post [20:20] */
#define BCHP_CLK_VCXO0_TEST_vcodiv2_post_MASK                      0x00100000
#define BCHP_CLK_VCXO0_TEST_vcodiv2_post_SHIFT                     20
#define BCHP_CLK_VCXO0_TEST_vcodiv2_post_Divide_by_1               0
#define BCHP_CLK_VCXO0_TEST_vcodiv2_post_Divide_by_2               1

/* CLK :: VCXO0_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_VCXO0_TEST_aux_ctrl_MASK                          0x00080000
#define BCHP_CLK_VCXO0_TEST_aux_ctrl_SHIFT                         19
#define BCHP_CLK_VCXO0_TEST_aux_ctrl_Normal_Mode                   0
#define BCHP_CLK_VCXO0_TEST_aux_ctrl_Ivco_Increased_By_130_uA      1

/* CLK :: VCXO0_TEST :: refclkout [18:18] */
#define BCHP_CLK_VCXO0_TEST_refclkout_MASK                         0x00040000
#define BCHP_CLK_VCXO0_TEST_refclkout_SHIFT                        18
#define BCHP_CLK_VCXO0_TEST_refclkout_Disable                      0
#define BCHP_CLK_VCXO0_TEST_refclkout_Enable                       1

/* CLK :: VCXO0_TEST :: stat_update [17:17] */
#define BCHP_CLK_VCXO0_TEST_stat_update_MASK                       0x00020000
#define BCHP_CLK_VCXO0_TEST_stat_update_SHIFT                      17

/* CLK :: VCXO0_TEST :: stat_select [16:14] */
#define BCHP_CLK_VCXO0_TEST_stat_select_MASK                       0x0001c000
#define BCHP_CLK_VCXO0_TEST_stat_select_SHIFT                      14
#define BCHP_CLK_VCXO0_TEST_stat_select_Zero_0                     0
#define BCHP_CLK_VCXO0_TEST_stat_select_Minimum_Phase_Error        1
#define BCHP_CLK_VCXO0_TEST_stat_select_Maximum_Phase_Error        2
#define BCHP_CLK_VCXO0_TEST_stat_select_Mean_Square_Phase_Error    3
#define BCHP_CLK_VCXO0_TEST_stat_select_DAC_Control_Word           4
#define BCHP_CLK_VCXO0_TEST_stat_select_Zero_5                     5
#define BCHP_CLK_VCXO0_TEST_stat_select_Zero_6                     6
#define BCHP_CLK_VCXO0_TEST_stat_select_Zero_7                     7

/* CLK :: VCXO0_TEST :: stat_reset [13:13] */
#define BCHP_CLK_VCXO0_TEST_stat_reset_MASK                        0x00002000
#define BCHP_CLK_VCXO0_TEST_stat_reset_SHIFT                       13
#define BCHP_CLK_VCXO0_TEST_stat_reset_Normal_Mode                 0
#define BCHP_CLK_VCXO0_TEST_stat_reset_Reset                       1

/* CLK :: VCXO0_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_enable_MASK            0x00001000
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_enable_SHIFT           12
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_enable_Normal_Mode     0
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: VCXO0_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_MASK                   0x00000fff
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_SHIFT                  0
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_Min_VCO_Frequency      0
#define BCHP_CLK_VCXO0_TEST_dco_ctrl_bypass_Max_VCO_Frequency      4095

/***************************************************************************
 *VCXO0_STATUS - VCXO 0 PLL Status
 ***************************************************************************/
/* CLK :: VCXO0_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_VCXO0_STATUS_reserved0_MASK                       0xfffff000
#define BCHP_CLK_VCXO0_STATUS_reserved0_SHIFT                      12

/* CLK :: VCXO0_STATUS :: STATUS [11:00] */
#define BCHP_CLK_VCXO0_STATUS_STATUS_MASK                          0x00000fff
#define BCHP_CLK_VCXO0_STATUS_STATUS_SHIFT                         0

/***************************************************************************
 *VCXO0_LOCK_CNT - VCXO 0 PLL Lock Counter
 ***************************************************************************/
/* CLK :: VCXO0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_VCXO0_LOCK_CNT_reserved0_MASK                     0xfffff000
#define BCHP_CLK_VCXO0_LOCK_CNT_reserved0_SHIFT                    12

/* CLK :: VCXO0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_VCXO0_LOCK_CNT_COUNT_MASK                         0x00000fff
#define BCHP_CLK_VCXO0_LOCK_CNT_COUNT_SHIFT                        0

/***************************************************************************
 *VCXO0_DIV - VCXO 0 PLL divider settings
 ***************************************************************************/
/* CLK :: VCXO0_DIV :: reserved0 [31:27] */
#define BCHP_CLK_VCXO0_DIV_reserved0_MASK                          0xf8000000
#define BCHP_CLK_VCXO0_DIV_reserved0_SHIFT                         27

/* CLK :: VCXO0_DIV :: pdiv [26:24] */
#define BCHP_CLK_VCXO0_DIV_pdiv_MASK                               0x07000000
#define BCHP_CLK_VCXO0_DIV_pdiv_SHIFT                              24
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_8                        0
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_1                        1
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_2                        2
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_3                        3
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_4                        4
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_5                        5
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_6                        6
#define BCHP_CLK_VCXO0_DIV_pdiv_Divide_by_7                        7

/* CLK :: VCXO0_DIV :: ch2_mdiv [23:16] */
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_MASK                           0x00ff0000
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_SHIFT                          16
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_256                  0
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_1                    1
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_2                    2
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_3                    3
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_4                    4
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_253                  253
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_254                  254
#define BCHP_CLK_VCXO0_DIV_ch2_mdiv_Divide_by_255                  255

/* CLK :: VCXO0_DIV :: ch1_mdiv [15:08] */
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_MASK                           0x0000ff00
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_SHIFT                          8
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_256                  0
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_1                    1
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_2                    2
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_3                    3
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_4                    4
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_253                  253
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_254                  254
#define BCHP_CLK_VCXO0_DIV_ch1_mdiv_Divide_by_255                  255

/* CLK :: VCXO0_DIV :: ch0_mdiv [07:00] */
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_MASK                           0x000000ff
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_SHIFT                          0
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_256                  0
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_1                    1
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_2                    2
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_3                    3
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_4                    4
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_253                  253
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_254                  254
#define BCHP_CLK_VCXO0_DIV_ch0_mdiv_Divide_by_255                  255

/***************************************************************************
 *AUD0_CTRL - Audio 0 PLL control
 ***************************************************************************/
/* CLK :: AUD0_CTRL :: pwrdwn [31:31] */
#define BCHP_CLK_AUD0_CTRL_pwrdwn_MASK                             0x80000000
#define BCHP_CLK_AUD0_CTRL_pwrdwn_SHIFT                            31
#define BCHP_CLK_AUD0_CTRL_pwrdwn_Normal                           0
#define BCHP_CLK_AUD0_CTRL_pwrdwn_Power_Down                       1

/* CLK :: AUD0_CTRL :: resetb [30:30] */
#define BCHP_CLK_AUD0_CTRL_resetb_MASK                             0x40000000
#define BCHP_CLK_AUD0_CTRL_resetb_SHIFT                            30
#define BCHP_CLK_AUD0_CTRL_resetb_Reset                            0
#define BCHP_CLK_AUD0_CTRL_resetb_Normal                           1

/* CLK :: AUD0_CTRL :: post_resetb [29:29] */
#define BCHP_CLK_AUD0_CTRL_post_resetb_MASK                        0x20000000
#define BCHP_CLK_AUD0_CTRL_post_resetb_SHIFT                       29
#define BCHP_CLK_AUD0_CTRL_post_resetb_Reset                       0
#define BCHP_CLK_AUD0_CTRL_post_resetb_Normal                      1

/* CLK :: AUD0_CTRL :: pdiv [28:26] */
#define BCHP_CLK_AUD0_CTRL_pdiv_MASK                               0x1c000000
#define BCHP_CLK_AUD0_CTRL_pdiv_SHIFT                              26
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_8                        0
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_1                        1
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_2                        2
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_3                        3
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_4                        4
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_5                        5
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_6                        6
#define BCHP_CLK_AUD0_CTRL_pdiv_Divide_by_7                        7

/* CLK :: AUD0_CTRL :: ref_sel [25:25] */
#define BCHP_CLK_AUD0_CTRL_ref_sel_MASK                            0x02000000
#define BCHP_CLK_AUD0_CTRL_ref_sel_SHIFT                           25
#define BCHP_CLK_AUD0_CTRL_ref_sel_VCXO0_Output_23p04              0
#define BCHP_CLK_AUD0_CTRL_ref_sel_Clock_Divider_27                1

/* CLK :: AUD0_CTRL :: reserved0 [24:00] */
#define BCHP_CLK_AUD0_CTRL_reserved0_MASK                          0x01ffffff
#define BCHP_CLK_AUD0_CTRL_reserved0_SHIFT                         0

/***************************************************************************
 *AUD0_GAIN - Audio 0 PLL gain
 ***************************************************************************/
/* CLK :: AUD0_GAIN :: reserved0 [31:10] */
#define BCHP_CLK_AUD0_GAIN_reserved0_MASK                          0xfffffc00
#define BCHP_CLK_AUD0_GAIN_reserved0_SHIFT                         10

/* CLK :: AUD0_GAIN :: kp [09:06] */
#define BCHP_CLK_AUD0_GAIN_kp_MASK                                 0x000003c0
#define BCHP_CLK_AUD0_GAIN_kp_SHIFT                                6

/* CLK :: AUD0_GAIN :: ki [05:03] */
#define BCHP_CLK_AUD0_GAIN_ki_MASK                                 0x00000038
#define BCHP_CLK_AUD0_GAIN_ki_SHIFT                                3

/* CLK :: AUD0_GAIN :: ka [02:00] */
#define BCHP_CLK_AUD0_GAIN_ka_MASK                                 0x00000007
#define BCHP_CLK_AUD0_GAIN_ka_SHIFT                                0

/***************************************************************************
 *AUD0_TEST - Audio 0 PLL test control
 ***************************************************************************/
/* CLK :: AUD0_TEST :: reserved0 [31:30] */
#define BCHP_CLK_AUD0_TEST_reserved0_MASK                          0xc0000000
#define BCHP_CLK_AUD0_TEST_reserved0_SHIFT                         30

/* CLK :: AUD0_TEST :: ndiv_relock [29:29] */
#define BCHP_CLK_AUD0_TEST_ndiv_relock_MASK                        0x20000000
#define BCHP_CLK_AUD0_TEST_ndiv_relock_SHIFT                       29

/* CLK :: AUD0_TEST :: fast_lock [28:28] */
#define BCHP_CLK_AUD0_TEST_fast_lock_MASK                          0x10000000
#define BCHP_CLK_AUD0_TEST_fast_lock_SHIFT                         28
#define BCHP_CLK_AUD0_TEST_fast_lock_Refclk_Delay_256              0
#define BCHP_CLK_AUD0_TEST_fast_lock_Refclk_Delay_32               1

/* CLK :: AUD0_TEST :: vcodiv2 [27:27] */
#define BCHP_CLK_AUD0_TEST_vcodiv2_MASK                            0x08000000
#define BCHP_CLK_AUD0_TEST_vcodiv2_SHIFT                           27

/* CLK :: AUD0_TEST :: vco_dly [26:25] */
#define BCHP_CLK_AUD0_TEST_vco_dly_MASK                            0x06000000
#define BCHP_CLK_AUD0_TEST_vco_dly_SHIFT                           25

/* CLK :: AUD0_TEST :: pwm_rate [24:23] */
#define BCHP_CLK_AUD0_TEST_pwm_rate_MASK                           0x01800000
#define BCHP_CLK_AUD0_TEST_pwm_rate_SHIFT                          23

/* CLK :: AUD0_TEST :: stat_mode [22:21] */
#define BCHP_CLK_AUD0_TEST_stat_mode_MASK                          0x00600000
#define BCHP_CLK_AUD0_TEST_stat_mode_SHIFT                         21
#define BCHP_CLK_AUD0_TEST_stat_mode_Disabled                      0
#define BCHP_CLK_AUD0_TEST_stat_mode_Phase_Error_Stats             1
#define BCHP_CLK_AUD0_TEST_stat_mode_Period_Stats                  2
#define BCHP_CLK_AUD0_TEST_stat_mode_Feedback_Phase_Error_Stats    3

/* CLK :: AUD0_TEST :: vcodiv2_post [20:20] */
#define BCHP_CLK_AUD0_TEST_vcodiv2_post_MASK                       0x00100000
#define BCHP_CLK_AUD0_TEST_vcodiv2_post_SHIFT                      20
#define BCHP_CLK_AUD0_TEST_vcodiv2_post_Divide_by_1                0
#define BCHP_CLK_AUD0_TEST_vcodiv2_post_Divide_by_2                1

/* CLK :: AUD0_TEST :: aux_ctrl [19:19] */
#define BCHP_CLK_AUD0_TEST_aux_ctrl_MASK                           0x00080000
#define BCHP_CLK_AUD0_TEST_aux_ctrl_SHIFT                          19
#define BCHP_CLK_AUD0_TEST_aux_ctrl_Normal_Mode                    0
#define BCHP_CLK_AUD0_TEST_aux_ctrl_Ivco_Increased_By_130_uA       1

/* CLK :: AUD0_TEST :: refclkout [18:18] */
#define BCHP_CLK_AUD0_TEST_refclkout_MASK                          0x00040000
#define BCHP_CLK_AUD0_TEST_refclkout_SHIFT                         18
#define BCHP_CLK_AUD0_TEST_refclkout_Disable                       0
#define BCHP_CLK_AUD0_TEST_refclkout_Enable                        1

/* CLK :: AUD0_TEST :: stat_update [17:17] */
#define BCHP_CLK_AUD0_TEST_stat_update_MASK                        0x00020000
#define BCHP_CLK_AUD0_TEST_stat_update_SHIFT                       17

/* CLK :: AUD0_TEST :: stat_select [16:14] */
#define BCHP_CLK_AUD0_TEST_stat_select_MASK                        0x0001c000
#define BCHP_CLK_AUD0_TEST_stat_select_SHIFT                       14
#define BCHP_CLK_AUD0_TEST_stat_select_Zero_0                      0
#define BCHP_CLK_AUD0_TEST_stat_select_Minimum_Phase_Error         1
#define BCHP_CLK_AUD0_TEST_stat_select_Maximum_Phase_Error         2
#define BCHP_CLK_AUD0_TEST_stat_select_Mean_Square_Phase_Error     3
#define BCHP_CLK_AUD0_TEST_stat_select_DAC_Control_Word            4
#define BCHP_CLK_AUD0_TEST_stat_select_Zero_5                      5
#define BCHP_CLK_AUD0_TEST_stat_select_Zero_6                      6
#define BCHP_CLK_AUD0_TEST_stat_select_Zero_7                      7

/* CLK :: AUD0_TEST :: stat_reset [13:13] */
#define BCHP_CLK_AUD0_TEST_stat_reset_MASK                         0x00002000
#define BCHP_CLK_AUD0_TEST_stat_reset_SHIFT                        13
#define BCHP_CLK_AUD0_TEST_stat_reset_Normal_Mode                  0
#define BCHP_CLK_AUD0_TEST_stat_reset_Reset                        1

/* CLK :: AUD0_TEST :: dco_ctrl_bypass_enable [12:12] */
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_enable_MASK             0x00001000
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_enable_SHIFT            12
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_enable_Normal_Mode      0
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_enable_Direct_Programming_Mode 1

/* CLK :: AUD0_TEST :: dco_ctrl_bypass [11:00] */
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_MASK                    0x00000fff
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_SHIFT                   0
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_Min_VCO_Frequency       0
#define BCHP_CLK_AUD0_TEST_dco_ctrl_bypass_Max_VCO_Frequency       4095

/***************************************************************************
 *AUD0_STATUS - Audio 0 PLL Status
 ***************************************************************************/
/* CLK :: AUD0_STATUS :: reserved0 [31:12] */
#define BCHP_CLK_AUD0_STATUS_reserved0_MASK                        0xfffff000
#define BCHP_CLK_AUD0_STATUS_reserved0_SHIFT                       12

/* CLK :: AUD0_STATUS :: STATUS [11:00] */
#define BCHP_CLK_AUD0_STATUS_STATUS_MASK                           0x00000fff
#define BCHP_CLK_AUD0_STATUS_STATUS_SHIFT                          0

/***************************************************************************
 *AUD0_LOCK_CNT - Audio 0 PLL Lock Counter
 ***************************************************************************/
/* CLK :: AUD0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLK_AUD0_LOCK_CNT_reserved0_MASK                      0xfffff000
#define BCHP_CLK_AUD0_LOCK_CNT_reserved0_SHIFT                     12

/* CLK :: AUD0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLK_AUD0_LOCK_CNT_COUNT_MASK                          0x00000fff
#define BCHP_CLK_AUD0_LOCK_CNT_COUNT_SHIFT                         0

#endif /* #ifndef BCHP_CLK_H__ */

/* End of File */
