Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 15:44:45 2018
| Host         : browen-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.905    -7631.201                   1778                 3594        0.076        0.000                      0                 3594        3.000        0.000                       0                   810  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                   270  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.290        0.000                      0                  875        0.076        0.000                      0                  875        4.020        0.000                       0                   407  
  clkout3          55.442        0.000                      0                  672        0.262        0.000                      0                  672       38.750        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin        -5.905    -7631.201                   1778                 2046        0.409        0.000                      0                 2046  
sys_clk_pin   clkout0             2.500        0.000                      0                   32        0.820        0.000                      0                   32  
sys_clk_pin   clkout3             1.406        0.000                      0                   64        0.483        0.000                      0                   64  
clkout0       clkout3             4.748        0.000                      0                   53        0.239        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y92     memIO/light_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y92     memIO/light_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y93     memIO/light_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y92     memIO/light_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y87     memIO/light_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y92     memIO/light_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y87     memIO/light_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X79Y90     memIO/sound_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y88     memIO/dmem/mem_reg_0_127_19_19/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y88     memIO/dmem/mem_reg_0_127_19_19/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y88     memIO/dmem/mem_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y88     memIO/dmem/mem_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y95     memIO/smem/mem_reg_640_767_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y95     memIO/smem/mem_reg_640_767_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y95     memIO/smem/mem_reg_640_767_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y95     memIO/smem/mem_reg_640_767_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y87     memIO/dmem/mem_reg_0_127_17_17/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y87     memIO/dmem/mem_reg_0_127_17_17/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y87     memIO/dmem/mem_reg_0_127_18_18/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y87     memIO/dmem/mem_reg_0_127_18_18/LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X74Y94     memIO/smem/mem_reg_128_255_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X74Y94     memIO/smem/mem_reg_128_255_2_2/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X74Y94     memIO/smem/mem_reg_128_255_2_2/SP.LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y86     memIO/dmem/mem_reg_0_127_20_20/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 keyb/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.715     5.320    keyb/clk100
    SLICE_X85Y79         FDRE                                         r  keyb/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  keyb/temp_char_reg[1]/Q
                         net (fo=1, routed)           1.264     7.039    keyb/temp_char_reg_n_0_[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  keyb/temp_char[15]_i_2/O
                         net (fo=1, routed)           1.045     8.208    keyb/temp_char[15]_i_2_n_0
    SLICE_X84Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.332 f  keyb/temp_char[15]_i_1/O
                         net (fo=6, routed)           0.689     9.021    keyb/keyb_char0_in[15]
    SLICE_X85Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  keyb/keyb_char[31]_i_1/O
                         net (fo=5, routed)           0.345     9.490    keyb/keyb_char[31]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.598    15.024    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[12]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.429    14.780    keyb/keyb_char_reg[12]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 keyb/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.715     5.320    keyb/clk100
    SLICE_X85Y79         FDRE                                         r  keyb/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  keyb/temp_char_reg[1]/Q
                         net (fo=1, routed)           1.264     7.039    keyb/temp_char_reg_n_0_[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  keyb/temp_char[15]_i_2/O
                         net (fo=1, routed)           1.045     8.208    keyb/temp_char[15]_i_2_n_0
    SLICE_X84Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.332 f  keyb/temp_char[15]_i_1/O
                         net (fo=6, routed)           0.689     9.021    keyb/keyb_char0_in[15]
    SLICE_X85Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  keyb/keyb_char[31]_i_1/O
                         net (fo=5, routed)           0.345     9.490    keyb/keyb_char[31]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.598    15.024    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.429    14.780    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 keyb/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.715     5.320    keyb/clk100
    SLICE_X85Y79         FDRE                                         r  keyb/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  keyb/temp_char_reg[1]/Q
                         net (fo=1, routed)           1.264     7.039    keyb/temp_char_reg_n_0_[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  keyb/temp_char[15]_i_2/O
                         net (fo=1, routed)           1.045     8.208    keyb/temp_char[15]_i_2_n_0
    SLICE_X84Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.332 f  keyb/temp_char[15]_i_1/O
                         net (fo=6, routed)           0.689     9.021    keyb/keyb_char0_in[15]
    SLICE_X85Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  keyb/keyb_char[31]_i_1/O
                         net (fo=5, routed)           0.345     9.490    keyb/keyb_char[31]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.598    15.024    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[23]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.429    14.780    keyb/keyb_char_reg[23]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 keyb/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.715     5.320    keyb/clk100
    SLICE_X85Y79         FDRE                                         r  keyb/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  keyb/temp_char_reg[1]/Q
                         net (fo=1, routed)           1.264     7.039    keyb/temp_char_reg_n_0_[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  keyb/temp_char[15]_i_2/O
                         net (fo=1, routed)           1.045     8.208    keyb/temp_char[15]_i_2_n_0
    SLICE_X84Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.332 f  keyb/temp_char[15]_i_1/O
                         net (fo=6, routed)           0.689     9.021    keyb/keyb_char0_in[15]
    SLICE_X85Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  keyb/keyb_char[31]_i_1/O
                         net (fo=5, routed)           0.345     9.490    keyb/keyb_char[31]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.598    15.024    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[28]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.429    14.780    keyb/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 keyb/temp_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.828ns (19.855%)  route 3.342ns (80.145%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.715     5.320    keyb/clk100
    SLICE_X85Y79         FDRE                                         r  keyb/temp_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  keyb/temp_char_reg[1]/Q
                         net (fo=1, routed)           1.264     7.039    keyb/temp_char_reg_n_0_[1]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  keyb/temp_char[15]_i_2/O
                         net (fo=1, routed)           1.045     8.208    keyb/temp_char[15]_i_2_n_0
    SLICE_X84Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.332 f  keyb/temp_char[15]_i_1/O
                         net (fo=6, routed)           0.689     9.021    keyb/keyb_char0_in[15]
    SLICE_X85Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  keyb/keyb_char[31]_i_1/O
                         net (fo=5, routed)           0.345     9.490    keyb/keyb_char[31]_i_1_n_0
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.598    15.024    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[31]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X87Y79         FDRE (Setup_fdre_C_R)       -0.429    14.780    keyb/keyb_char_reg[31]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.966ns (20.742%)  route 3.691ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.617     5.221    accel/accel/ADXL_Control/clk100
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.419     5.640 f  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/Q
                         net (fo=50, routed)          2.041     7.681    accel/accel/ADXL_Control/StC_Adxl_Ctrl[3]
    SLICE_X66Y115        LUT6 (Prop_lut6_I3_O)        0.299     7.980 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_3/O
                         net (fo=1, routed)           0.821     8.801    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_3_n_0
    SLICE_X66Y116        LUT6 (Prop_lut6_I0_O)        0.124     8.925 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.830     9.755    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X66Y115        LUT3 (Prop_lut3_I2_O)        0.124     9.879 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1/O
                         net (fo=1, routed)           0.000     9.879    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1_n_0
    SLICE_X66Y115        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.493    14.918    accel/accel/ADXL_Control/clk100
    SLICE_X66Y115        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                         clock pessimism              0.274    15.192    
                         clock uncertainty           -0.074    15.119    
    SLICE_X66Y115        FDRE (Setup_fdre_C_D)        0.079    15.198    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.193ns (31.444%)  route 2.601ns (68.556%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.619     5.223    accel/accel/Accel_Calculation/clk100
    SLICE_X67Y103        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.419     5.642 f  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[2]/Q
                         net (fo=7, routed)           1.194     6.836    accel/accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[0]
    SLICE_X68Y101        LUT4 (Prop_lut4_I3_O)        0.324     7.160 f  accel/accel/Accel_Calculation/ACCEL_X_CLIP[7]_i_2/O
                         net (fo=4, routed)           0.471     7.631    accel/accel/Accel_Calculation/ACCEL_X_CLIP[7]_i_2_n_0
    SLICE_X68Y101        LUT6 (Prop_lut6_I5_O)        0.326     7.957 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3/O
                         net (fo=2, routed)           0.314     8.271    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3_n_0
    SLICE_X68Y103        LUT4 (Prop_lut4_I1_O)        0.124     8.395 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_1/O
                         net (fo=9, routed)           0.622     9.017    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]
    SLICE_X70Y101        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.500    14.925    accel/accel/Accel_Calculation/clk100
    SLICE_X70Y101        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
                         clock pessimism              0.257    15.182    
                         clock uncertainty           -0.074    15.109    
    SLICE_X70Y101        FDRE (Setup_fdre_C_R)       -0.524    14.585    accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.082ns (26.637%)  route 2.980ns (73.363%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.715     5.319    display/myvgatimer/xy/clk100
    SLICE_X83Y107        FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.989     6.764    display/myvgatimer/xy/x_reg_n_0_[2]
    SLICE_X83Y108        LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=6, routed)           0.604     7.492    display/myvgatimer/xy/y[9]_i_4_n_0
    SLICE_X82Y107        LUT5 (Prop_lut5_I4_O)        0.150     7.642 r  display/myvgatimer/xy/x[9]_i_4/O
                         net (fo=1, routed)           0.718     8.360    display/myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.352     8.712 r  display/myvgatimer/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.669     9.381    display/myvgatimer/xy/p_0_in[9]
    SLICE_X83Y106        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.597    15.022    display/myvgatimer/xy/clk100
    SLICE_X83Y106        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.273    15.295    
                         clock uncertainty           -0.074    15.222    
    SLICE_X83Y106        FDRE (Setup_fdre_C_D)       -0.255    14.967    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.076ns (26.286%)  route 3.017ns (73.714%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.616     5.220    accel/accel/ADXL_Control/clk100
    SLICE_X68Y111        FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/Q
                         net (fo=2, routed)           0.830     6.506    accel/accel/ADXL_Control/Sample_Rate_Div[1]
    SLICE_X70Y112        LUT4 (Prop_lut4_I3_O)        0.124     6.630 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7/O
                         net (fo=1, routed)           0.635     7.265    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7_n_0
    SLICE_X68Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.389 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5/O
                         net (fo=1, routed)           0.574     7.964    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.489     8.576    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.159     8.859    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.331     9.314    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.497    14.922    accel/accel/ADXL_Control/clk100
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.257    15.179    
                         clock uncertainty           -0.074    15.106    
    SLICE_X65Y110        FDRE (Setup_fdre_C_CE)      -0.205    14.901    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.076ns (26.286%)  route 3.017ns (73.714%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.616     5.220    accel/accel/ADXL_Control/clk100
    SLICE_X68Y111        FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/Q
                         net (fo=2, routed)           0.830     6.506    accel/accel/ADXL_Control/Sample_Rate_Div[1]
    SLICE_X70Y112        LUT4 (Prop_lut4_I3_O)        0.124     6.630 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7/O
                         net (fo=1, routed)           0.635     7.265    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_7_n_0
    SLICE_X68Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.389 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5/O
                         net (fo=1, routed)           0.574     7.964    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_5_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.489     8.576    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=1, routed)           0.159     8.859    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.331     9.314    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.497    14.922    accel/accel/ADXL_Control/clk100
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.257    15.179    
                         clock uncertainty           -0.074    15.106    
    SLICE_X65Y110        FDRE (Setup_fdre_C_CE)      -0.205    14.901    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 keyb/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/bits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.703%)  route 0.265ns (65.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.604     1.525    keyb/clk100
    SLICE_X86Y101        FDRE                                         r  keyb/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  keyb/bits_reg[9]/Q
                         net (fo=1, routed)           0.265     1.932    keyb/bits_reg_n_0_[9]
    SLICE_X84Y92         FDRE                                         r  keyb/bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.875     2.042    keyb/clk100
    SLICE_X84Y92         FDRE                                         r  keyb/bits_reg[8]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.059     1.855    keyb/bits_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.143%)  route 0.129ns (47.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.563     1.484    accel/accel/ADXL_Control/clk100
    SLICE_X65Y108        FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.129     1.755    accel/accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X62Y107        SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.833     2.001    accel/accel/ADXL_Control/clk100
    SLICE_X62Y107        SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X62Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.636    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.560     1.481    accel/accel/ADXL_Control/clk100
    SLICE_X63Y115        FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]/Q
                         net (fo=2, routed)           0.067     1.689    accel/accel/ADXL_Control/Cmd_Reg_reg[2][0]
    SLICE_X62Y115        FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.828     1.996    accel/accel/ADXL_Control/clk100
    SLICE_X62Y115        FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/C
                         clock pessimism             -0.501     1.494    
    SLICE_X62Y115        FDRE (Hold_fdre_C_D)         0.075     1.569    accel/accel/ADXL_Control/D_Send_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.563     1.484    accel/accel/ADXL_Control/SPI_Interface/clk100
    SLICE_X66Y109        FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.113     1.761    accel/accel/ADXL_Control/Dout[4]
    SLICE_X66Y108        SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.835     2.002    accel/accel/ADXL_Control/clk100
    SLICE_X66Y108        SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.501     1.500    
    SLICE_X66Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.608    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.790%)  route 0.126ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.564     1.485    accel/accel/ADXL_Control/clk100
    SLICE_X63Y106        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/Q
                         net (fo=2, routed)           0.126     1.753    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]
    SLICE_X65Y106        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.836     2.003    accel/accel/ADXL_Control/clk100
    SLICE_X65Y106        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[1]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.075     1.598    accel/accel/ADXL_Control/ACCEL_Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.790%)  route 0.126ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.564     1.485    accel/accel/ADXL_Control/clk100
    SLICE_X63Y106        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/Q
                         net (fo=2, routed)           0.126     1.753    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]
    SLICE_X65Y106        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.836     2.003    accel/accel/ADXL_Control/clk100
    SLICE_X65Y106        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[3]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.071     1.594    accel/accel/ADXL_Control/ACCEL_Y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.560     1.481    accel/accel/ADXL_Control/clk100
    SLICE_X65Y115        FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDSE (Prop_fdse_C_Q)         0.128     1.609 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/Q
                         net (fo=1, routed)           0.059     1.669    accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]
    SLICE_X64Y115        FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.830     1.997    accel/accel/ADXL_Control/clk100
    SLICE_X64Y115        FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X64Y115        FDSE (Hold_fdse_C_D)         0.016     1.510    accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.790%)  route 0.126ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.563     1.484    accel/accel/ADXL_Control/clk100
    SLICE_X63Y107        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]/Q
                         net (fo=2, routed)           0.126     1.752    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]
    SLICE_X65Y107        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.835     2.002    accel/accel/ADXL_Control/clk100
    SLICE_X65Y107        FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[7]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.070     1.592    accel/accel/ADXL_Control/ACCEL_Y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cnt_Num_Reads_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.562     1.483    accel/accel/ADXL_Control/clk100
    SLICE_X64Y110        FDRE                                         r  accel/accel/ADXL_Control/Cnt_Num_Reads_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  accel/accel/ADXL_Control/Cnt_Num_Reads_reg[1]/Q
                         net (fo=7, routed)           0.084     1.709    accel/accel/ADXL_Control/Cnt_Num_Reads[1]
    SLICE_X65Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.754 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    accel/accel/ADXL_Control/StN_Adxl_Ctrl__0[0]
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.834     2.001    accel/accel/ADXL_Control/clk100
    SLICE_X65Y110        FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism             -0.504     1.496    
    SLICE_X65Y110        FDRE (Hold_fdre_C_D)         0.092     1.588    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.699%)  route 0.148ns (44.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.596     1.517    display/myvgatimer/xy/clk100
    SLICE_X79Y103        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/myvgatimer/xy/y_reg[8]/Q
                         net (fo=11, routed)          0.148     1.806    display/myvgatimer/xy/y_reg[9]_0[1]
    SLICE_X80Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  display/myvgatimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.851    display/myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X80Y103        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.869     2.037    display/myvgatimer/xy/clk100
    SLICE_X80Y103        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.121     1.678    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y115    accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y115    accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y115    accel/accel/ADXL_Control/Cmd_Reg_reg[2][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y114    accel/accel/ADXL_Control/Cnt_Bytes_Rec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y114    accel/accel/ADXL_Control/Cnt_Bytes_Rec_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y114    accel/accel/ADXL_Control/Cnt_Bytes_Rec_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y107    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y107    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y107    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y107    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y108    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       55.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.442ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.306ns  (logic 4.951ns (20.370%)  route 19.355ns (79.630%))
  Logic Levels:           24  (CARRY4=2 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 85.013 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.704 r  mips/dp/BT_carry__1/O[1]
                         net (fo=1, routed)           0.579    28.283    mips/dp/pc2[10]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.306    28.589 r  mips/dp/pc[10]_i_1/O
                         net (fo=1, routed)           1.029    29.618    mips/dp/p_0_in[10]
    SLICE_X73Y86         FDRE                                         r  mips/dp/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.587    85.013    mips/dp/clk12
    SLICE_X73Y86         FDRE                                         r  mips/dp/pc_reg[10]/C
                         clock pessimism              0.259    85.272    
                         clock uncertainty           -0.102    85.170    
    SLICE_X73Y86         FDRE (Setup_fdre_C_D)       -0.109    85.061    mips/dp/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         85.061    
                         arrival time                         -29.618    
  -------------------------------------------------------------------
                         slack                                 55.442    

Slack (MET) :             55.466ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.349ns  (logic 4.947ns (20.317%)  route 19.402ns (79.683%))
  Logic Levels:           24  (CARRY4=2 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 85.016 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.226    26.722    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y85         LUT3 (Prop_lut3_I1_O)        0.124    26.846 r  mips/dp/BT_carry_i_1/O
                         net (fo=1, routed)           0.000    26.846    mips/dp/BT_carry_i_1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.222 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    mips/dp/BT_carry_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 r  mips/dp/BT_carry__0/O[1]
                         net (fo=1, routed)           0.724    28.269    mips/dp/pc2[6]
    SLICE_X68Y83         LUT6 (Prop_lut6_I0_O)        0.306    28.575 r  mips/dp/pc[6]_i_1/O
                         net (fo=1, routed)           1.087    29.662    mips/dp/p_0_in[6]
    SLICE_X77Y87         FDRE                                         r  mips/dp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.590    85.016    mips/dp/clk12
    SLICE_X77Y87         FDRE                                         r  mips/dp/pc_reg[6]/C
                         clock pessimism              0.275    85.291    
                         clock uncertainty           -0.102    85.189    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)       -0.061    85.128    mips/dp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         85.128    
                         arrival time                         -29.662    
  -------------------------------------------------------------------
                         slack                                 55.466    

Slack (MET) :             55.611ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.196ns  (logic 4.858ns (20.078%)  route 19.338ns (79.922%))
  Logic Levels:           24  (CARRY4=2 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 85.014 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.226    26.722    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y85         LUT3 (Prop_lut3_I1_O)        0.124    26.846 r  mips/dp/BT_carry_i_1/O
                         net (fo=1, routed)           0.000    26.846    mips/dp/BT_carry_i_1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.222 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    mips/dp/BT_carry_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.461 r  mips/dp/BT_carry__0/O[2]
                         net (fo=1, routed)           0.870    28.331    mips/dp/pc2[7]
    SLICE_X68Y83         LUT6 (Prop_lut6_I0_O)        0.301    28.632 r  mips/dp/pc[7]_i_1/O
                         net (fo=1, routed)           0.876    29.509    mips/dp/p_0_in[7]
    SLICE_X77Y84         FDRE                                         r  mips/dp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.588    85.014    mips/dp/clk12
    SLICE_X77Y84         FDRE                                         r  mips/dp/pc_reg[7]/C
                         clock pessimism              0.275    85.289    
                         clock uncertainty           -0.102    85.187    
    SLICE_X77Y84         FDRE (Setup_fdre_C_D)       -0.067    85.120    mips/dp/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         85.120    
                         arrival time                         -29.509    
  -------------------------------------------------------------------
                         slack                                 55.611    

Slack (MET) :             55.641ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.190ns  (logic 4.836ns (19.991%)  route 19.354ns (80.008%))
  Logic Levels:           24  (CARRY4=2 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 85.014 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.600 r  mips/dp/BT_carry__1/O[0]
                         net (fo=1, routed)           0.725    28.325    mips/dp/pc2[9]
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.295    28.620 r  mips/dp/pc[9]_i_1/O
                         net (fo=1, routed)           0.883    29.503    mips/dp/p_0_in[9]
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.588    85.014    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[9]/C
                         clock pessimism              0.299    85.313    
                         clock uncertainty           -0.102    85.211    
    SLICE_X75Y84         FDRE (Setup_fdre_C_D)       -0.067    85.144    mips/dp/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         85.144    
                         arrival time                         -29.503    
  -------------------------------------------------------------------
                         slack                                 55.641    

Slack (MET) :             55.669ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.134ns  (logic 5.304ns (21.977%)  route 18.830ns (78.023%))
  Logic Levels:           28  (CARRY4=6 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 84.930 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.498    mips/dp/BT_carry__1_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.615 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.615    mips/dp/BT_carry__2_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.732 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.732    mips/dp/BT_carry__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.849    mips/dp/BT_carry__4_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.068 r  mips/dp/BT_carry__5/O[0]
                         net (fo=1, routed)           1.084    29.152    mips/dp/pc2[25]
    SLICE_X65Y86         LUT6 (Prop_lut6_I0_O)        0.295    29.447 r  mips/dp/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    29.447    mips/dp/p_0_in[25]
    SLICE_X65Y86         FDRE                                         r  mips/dp/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.504    84.930    mips/dp/clk12
    SLICE_X65Y86         FDRE                                         r  mips/dp/pc_reg[25]/C
                         clock pessimism              0.259    85.189    
                         clock uncertainty           -0.102    85.087    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.029    85.116    mips/dp/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         85.116    
                         arrival time                         -29.447    
  -------------------------------------------------------------------
                         slack                                 55.669    

Slack (MET) :             55.796ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.013ns  (logic 5.302ns (22.080%)  route 18.711ns (77.920%))
  Logic Levels:           27  (CARRY4=5 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 84.933 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.498    mips/dp/BT_carry__1_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.615 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.615    mips/dp/BT_carry__2_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.732 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.732    mips/dp/BT_carry__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.055 r  mips/dp/BT_carry__4/O[1]
                         net (fo=1, routed)           0.965    29.020    mips/dp/pc2[22]
    SLICE_X68Y90         LUT6 (Prop_lut6_I0_O)        0.306    29.326 r  mips/dp/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    29.326    mips/dp/p_0_in[22]
    SLICE_X68Y90         FDSE                                         r  mips/dp/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.507    84.933    mips/dp/clk12
    SLICE_X68Y90         FDSE                                         r  mips/dp/pc_reg[22]/C
                         clock pessimism              0.259    85.192    
                         clock uncertainty           -0.102    85.090    
    SLICE_X68Y90         FDSE (Setup_fdse_C_D)        0.032    85.122    mips/dp/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         85.122    
                         arrival time                         -29.326    
  -------------------------------------------------------------------
                         slack                                 55.796    

Slack (MET) :             55.809ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.031ns  (logic 4.832ns (20.107%)  route 19.199ns (79.893%))
  Logic Levels:           24  (CARRY4=2 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 85.014 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.226    26.722    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y85         LUT3 (Prop_lut3_I1_O)        0.124    26.846 r  mips/dp/BT_carry_i_1/O
                         net (fo=1, routed)           0.000    26.846    mips/dp/BT_carry_i_1_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.222 r  mips/dp/BT_carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    mips/dp/BT_carry_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.441 r  mips/dp/BT_carry__0/O[0]
                         net (fo=1, routed)           0.581    28.022    mips/dp/pc2[5]
    SLICE_X65Y85         LUT6 (Prop_lut6_I0_O)        0.295    28.317 r  mips/dp/pc[5]_i_1/O
                         net (fo=1, routed)           1.027    29.344    mips/dp/p_0_in[5]
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.588    85.014    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
                         clock pessimism              0.299    85.313    
                         clock uncertainty           -0.102    85.211    
    SLICE_X75Y84         FDRE (Setup_fdre_C_D)       -0.058    85.153    mips/dp/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         85.153    
                         arrival time                         -29.344    
  -------------------------------------------------------------------
                         slack                                 55.809    

Slack (MET) :             55.834ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.973ns  (logic 5.421ns (22.613%)  route 18.552ns (77.387%))
  Logic Levels:           29  (CARRY4=7 LUT3=3 LUT5=6 LUT6=12 RAMD32=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 84.934 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.498    mips/dp/BT_carry__1_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.615 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.615    mips/dp/BT_carry__2_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.732 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.732    mips/dp/BT_carry__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.849    mips/dp/BT_carry__4_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.966 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.000    27.966    mips/dp/BT_carry__5_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.185 r  mips/dp/BT_carry__6/O[0]
                         net (fo=1, routed)           0.806    28.991    mips/dp/pc2[29]
    SLICE_X68Y92         LUT5 (Prop_lut5_I0_O)        0.295    29.286 r  mips/dp/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    29.286    mips/dp/p_0_in[29]
    SLICE_X68Y92         FDRE                                         r  mips/dp/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.508    84.934    mips/dp/clk12
    SLICE_X68Y92         FDRE                                         r  mips/dp/pc_reg[29]/C
                         clock pessimism              0.259    85.193    
                         clock uncertainty           -0.102    85.091    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)        0.029    85.120    mips/dp/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         85.120    
                         arrival time                         -29.286    
  -------------------------------------------------------------------
                         slack                                 55.834    

Slack (MET) :             55.852ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.952ns  (logic 5.419ns (22.624%)  route 18.533ns (77.376%))
  Logic Levels:           28  (CARRY4=6 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 84.932 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.498    mips/dp/BT_carry__1_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.615 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.615    mips/dp/BT_carry__2_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.732 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.732    mips/dp/BT_carry__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.849 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.849    mips/dp/BT_carry__4_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.172 r  mips/dp/BT_carry__5/O[1]
                         net (fo=1, routed)           0.787    28.959    mips/dp/pc2[26]
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.265 r  mips/dp/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    29.265    mips/dp/p_0_in[26]
    SLICE_X65Y88         FDRE                                         r  mips/dp/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.506    84.932    mips/dp/clk12
    SLICE_X65Y88         FDRE                                         r  mips/dp/pc_reg[26]/C
                         clock pessimism              0.259    85.191    
                         clock uncertainty           -0.102    85.089    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.029    85.118    mips/dp/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         85.118    
                         arrival time                         -29.265    
  -------------------------------------------------------------------
                         slack                                 55.852    

Slack (MET) :             55.897ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.911ns  (logic 5.061ns (21.166%)  route 18.850ns (78.834%))
  Logic Levels:           25  (CARRY4=3 LUT3=3 LUT5=5 LUT6=13 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 84.932 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.269     7.038    mips/dp/pc[5]
    SLICE_X72Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.162 r  mips/dp/rf_reg_r2_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.814     7.976    mips/dp/rf_reg_r2_0_31_0_5_i_73_n_0
    SLICE_X72Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.100 r  mips/dp/rf_reg_r2_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.647     8.747    mips/dp/rf_reg_r2_0_31_0_5_i_40_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  mips/dp/rf_reg_r2_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.585     9.457    mips/dp/rf_reg_r2_0_31_0_5_i_13_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.581 r  mips/dp/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          1.207    10.787    dp/rf/rf_reg_r2_0_31_18_23/ADDRA2
    SLICE_X76Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.935 r  dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=3, routed)           1.273    12.209    mips/dp/ReadData20[18]
    SLICE_X77Y89         LUT5 (Prop_lut5_I3_O)        0.328    12.537 r  mips/dp/rf_reg_r1_0_31_18_23_i_43/O
                         net (fo=11, routed)          0.598    13.135    mips/dp/rf_reg_r1_0_31_18_23_i_43_n_0
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.150    13.285 f  mips/dp/mem_reg_0_127_0_0_i_78/O
                         net (fo=2, routed)           1.243    14.528    mips/dp/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.354    14.882 f  mips/dp/mem_reg_0_127_0_0_i_55/O
                         net (fo=3, routed)           0.589    15.471    mips/dp/mem_reg_0_127_0_0_i_55_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.320    15.791 r  mips/dp/mem_reg_0_127_0_0_i_100/O
                         net (fo=2, routed)           0.639    16.431    mips/dp/mem_reg_0_127_0_0_i_100_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.326    16.757 f  mips/dp/mem_reg_0_127_0_0_i_88/O
                         net (fo=1, routed)           0.627    17.384    mips/dp/mem_reg_0_127_0_0_i_88_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I5_O)        0.124    17.508 r  mips/dp/mem_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.779    18.287    mips/dp/mem_reg_0_127_0_0_i_69_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    18.411 r  mips/dp/mem_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.454    18.865    mips/dp/mem_reg_0_127_0_0_i_30_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    18.989 r  mips/dp/mem_reg_0_127_0_0_i_6/O
                         net (fo=298, routed)         1.642    20.631    mips/dp/pc_reg[1]_11[1]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.755 r  mips/dp/pc[31]_i_13/O
                         net (fo=1, routed)           0.300    21.055    mips/dp/pc[31]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I3_O)        0.124    21.179 r  mips/dp/pc[31]_i_12/O
                         net (fo=1, routed)           0.804    21.983    mips/dp/pc[31]_i_12_n_0
    SLICE_X81Y81         LUT6 (Prop_lut6_I3_O)        0.124    22.107 r  mips/dp/pc[31]_i_11/O
                         net (fo=1, routed)           1.458    23.565    mips/dp/pc[31]_i_11_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  mips/dp/pc[31]_i_10/O
                         net (fo=1, routed)           0.450    24.139    mips/dp/pc[31]_i_10_n_0
    SLICE_X66Y84         LUT5 (Prop_lut5_I2_O)        0.124    24.263 r  mips/dp/pc[31]_i_9/O
                         net (fo=1, routed)           0.292    24.555    mips/dp/pc[31]_i_9_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.679 r  mips/dp/pc[31]_i_7/O
                         net (fo=2, routed)           0.693    25.372    mips/dp/pc[31]_i_7_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I3_O)        0.124    25.496 r  mips/dp/pc[31]_i_4/O
                         net (fo=37, routed)          1.381    26.877    mips/dp/pc[31]_i_4_n_0
    SLICE_X66Y86         LUT3 (Prop_lut3_I1_O)        0.124    27.001 r  mips/dp/BT_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.001    mips/dp/BT_carry__0_i_2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.381 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.381    mips/dp/BT_carry__0_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.498    mips/dp/BT_carry__1_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.813 r  mips/dp/BT_carry__2/O[3]
                         net (fo=1, routed)           1.104    28.917    mips/dp/pc2[16]
    SLICE_X68Y88         LUT6 (Prop_lut6_I0_O)        0.307    29.224 r  mips/dp/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    29.224    mips/dp/p_0_in[16]
    SLICE_X68Y88         FDRE                                         r  mips/dp/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.506    84.932    mips/dp/clk12
    SLICE_X68Y88         FDRE                                         r  mips/dp/pc_reg[16]/C
                         clock pessimism              0.259    85.191    
                         clock uncertainty           -0.102    85.089    
    SLICE_X68Y88         FDRE (Setup_fdre_C_D)        0.032    85.121    mips/dp/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         85.121    
                         arrival time                         -29.224    
  -------------------------------------------------------------------
                         slack                                 55.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.561     1.482    mips/dp/clk12
    SLICE_X69Y83         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.790    mips/dp/pc_reg_n_0_[0]
    SLICE_X69Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  mips/dp/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    mips/dp/p_0_in[0]
    SLICE_X69Y83         FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.831     1.998    mips/dp/clk12
    SLICE_X69Y83         FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X69Y83         FDRE (Hold_fdre_C_D)         0.091     1.573    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.431ns (68.288%)  route 0.200ns (31.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.869 r  dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=3, routed)           0.200     2.069    mips/dp/ReadData10[29]
    SLICE_X68Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.114 r  mips/dp/pc[29]_i_1/O
                         net (fo=1, routed)           0.000     2.114    mips/dp/p_0_in[29]
    SLICE_X68Y92         FDRE                                         r  mips/dp/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.837     2.004    mips/dp/clk12
    SLICE_X68Y92         FDRE                                         r  mips/dp/pc_reg[29]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X68Y92         FDRE (Hold_fdre_C_D)         0.091     1.593    mips/dp/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.512ns (72.229%)  route 0.197ns (27.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.877 r  dp/rf/rf_reg_r1_0_31_24_29/RAMB/O
                         net (fo=2, routed)           0.197     2.074    mips/dp/ReadData10[26]
    SLICE_X65Y88         LUT6 (Prop_lut6_I4_O)        0.118     2.192 r  mips/dp/pc[26]_i_1/O
                         net (fo=1, routed)           0.000     2.192    mips/dp/p_0_in[26]
    SLICE_X65Y88         FDRE                                         r  mips/dp/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.836     2.003    mips/dp/clk12
    SLICE_X65Y88         FDRE                                         r  mips/dp/pc_reg[26]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.091     1.614    mips/dp/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.523ns (72.309%)  route 0.200ns (27.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.961 r  dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/O
                         net (fo=2, routed)           0.200     2.162    mips/dp/ReadData10[25]
    SLICE_X65Y86         LUT6 (Prop_lut6_I4_O)        0.045     2.207 r  mips/dp/pc[25]_i_1/O
                         net (fo=1, routed)           0.000     2.207    mips/dp/p_0_in[25]
    SLICE_X65Y86         FDRE                                         r  mips/dp/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.833     2.000    mips/dp/clk12
    SLICE_X65Y86         FDRE                                         r  mips/dp/pc_reg[25]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.091     1.611    mips/dp/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.523ns (68.562%)  route 0.240ns (31.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X70Y86         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.961 r  dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/O
                         net (fo=3, routed)           0.240     2.201    mips/dp/ReadData10[31]
    SLICE_X68Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.246 r  mips/dp/pc[31]_i_1/O
                         net (fo=1, routed)           0.000     2.246    mips/dp/p_0_in[31]
    SLICE_X68Y92         FDRE                                         r  mips/dp/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.837     2.004    mips/dp/clk12
    SLICE_X68Y92         FDRE                                         r  mips/dp/pc_reg[31]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X68Y92         FDRE (Hold_fdre_C_D)         0.092     1.594    mips/dp/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.431ns (55.957%)  route 0.339ns (44.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.869 r  dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/O
                         net (fo=2, routed)           0.339     2.209    mips/dp/ReadData10[23]
    SLICE_X68Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.254 r  mips/dp/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     2.254    mips/dp/p_0_in[23]
    SLICE_X68Y90         FDRE                                         r  mips/dp/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.837     2.004    mips/dp/clk12
    SLICE_X68Y90         FDRE                                         r  mips/dp/pc_reg[23]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.092     1.594    mips/dp/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.014%)  route 0.699ns (78.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.561     1.482    mips/dp/clk12
    SLICE_X69Y83         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.291     1.915    mips/dp/pc_reg_n_0_[0]
    SLICE_X69Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.960 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.408     2.367    dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.866     2.033    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.553    
    SLICE_X76Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.700    dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.433ns (53.906%)  route 0.370ns (46.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.871 r  dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=3, routed)           0.370     2.242    mips/dp/ReadData10[27]
    SLICE_X68Y91         LUT6 (Prop_lut6_I4_O)        0.045     2.287 r  mips/dp/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.287    mips/dp/p_0_in[27]
    SLICE_X68Y91         FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.837     2.004    mips/dp/clk12
    SLICE_X68Y91         FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X68Y91         FDRE (Hold_fdre_C_D)         0.091     1.593    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.317%)  route 0.729ns (79.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.561     1.482    mips/dp/clk12
    SLICE_X69Y83         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.291     1.915    mips/dp/pc_reg_n_0_[0]
    SLICE_X69Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.960 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.438     2.398    dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.865     2.032    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X78Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.699    dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.211%)  route 0.381ns (46.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.562     1.483    dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.871 r  dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/O
                         net (fo=2, routed)           0.381     2.252    mips/dp/ReadData10[21]
    SLICE_X68Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.297 r  mips/dp/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.297    mips/dp/p_0_in[21]
    SLICE_X68Y90         FDRE                                         r  mips/dp/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.837     2.004    mips/dp/clk12
    SLICE_X68Y90         FDRE                                         r  mips/dp/pc_reg[21]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.091     1.593    mips/dp/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.704    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1    clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X69Y83     mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X73Y86     mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X65Y87     mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X65Y87     mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y88     mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y88     mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y88     mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y88     mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y85     dp/rf/rf_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y86     dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X70Y86     dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y87     dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y87     dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y87     dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y87     dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y87     dp/rf/rf_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y87     dp/rf/rf_reg_r2_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y89     dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y89     dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y89     dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y89     dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :         1778  Failing Endpoints,  Worst Slack       -5.905ns,  Total Violation    -7631.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_3_3/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.062ns  (logic 3.057ns (20.296%)  route 12.005ns (79.704%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.693    20.375    memIO/smem/mem_reg_512_639_3_3/WE
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.601    15.024    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/DP.HIGH/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.201    15.003    
    SLICE_X78Y97         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.470    memIO/smem/mem_reg_512_639_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -20.375    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_3_3/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.062ns  (logic 3.057ns (20.296%)  route 12.005ns (79.704%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.693    20.375    memIO/smem/mem_reg_512_639_3_3/WE
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.601    15.024    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/DP.LOW/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.201    15.003    
    SLICE_X78Y97         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.470    memIO/smem/mem_reg_512_639_3_3/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -20.375    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_3_3/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.062ns  (logic 3.057ns (20.296%)  route 12.005ns (79.704%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.693    20.375    memIO/smem/mem_reg_512_639_3_3/WE
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.601    15.024    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.HIGH/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.201    15.003    
    SLICE_X78Y97         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.470    memIO/smem/mem_reg_512_639_3_3/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -20.375    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_3_3/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.062ns  (logic 3.057ns (20.296%)  route 12.005ns (79.704%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.693    20.375    memIO/smem/mem_reg_512_639_3_3/WE
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.601    15.024    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.LOW/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.201    15.003    
    SLICE_X78Y97         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.470    memIO/smem/mem_reg_512_639_3_3/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -20.375    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.010ns  (logic 3.057ns (20.366%)  route 11.953ns (79.633%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.641    20.323    memIO/smem/mem_reg_512_639_2_2/WE
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.598    15.021    memIO/smem/mem_reg_512_639_2_2/WCLK
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/DP.HIGH/CLK
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.201    15.000    
    SLICE_X78Y89         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.467    memIO/smem/mem_reg_512_639_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -20.323    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.010ns  (logic 3.057ns (20.366%)  route 11.953ns (79.633%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.641    20.323    memIO/smem/mem_reg_512_639_2_2/WE
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.598    15.021    memIO/smem/mem_reg_512_639_2_2/WCLK
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/DP.LOW/CLK
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.201    15.000    
    SLICE_X78Y89         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.467    memIO/smem/mem_reg_512_639_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -20.323    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.010ns  (logic 3.057ns (20.366%)  route 11.953ns (79.633%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.641    20.323    memIO/smem/mem_reg_512_639_2_2/WE
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.598    15.021    memIO/smem/mem_reg_512_639_2_2/WCLK
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/SP.HIGH/CLK
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.201    15.000    
    SLICE_X78Y89         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.467    memIO/smem/mem_reg_512_639_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -20.323    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.010ns  (logic 3.057ns (20.366%)  route 11.953ns (79.633%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          1.013    19.558    mips/dp/memIO/smem_wr
    SLICE_X79Y92         LUT5 (Prop_lut5_I2_O)        0.124    19.682 r  mips/dp/mem_reg_512_639_0_0_i_1/O
                         net (fo=16, routed)          0.641    20.323    memIO/smem/mem_reg_512_639_2_2/WE
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.598    15.021    memIO/smem/mem_reg_512_639_2_2/WCLK
    SLICE_X78Y89         RAMD64E                                      r  memIO/smem/mem_reg_512_639_2_2/SP.LOW/CLK
                         clock pessimism              0.180    15.201    
                         clock uncertainty           -0.201    15.000    
    SLICE_X78Y89         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.467    memIO/smem/mem_reg_512_639_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -20.323    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.823ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_384_511_3_3/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.969ns  (logic 3.057ns (20.422%)  route 11.912ns (79.578%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          0.707    19.251    mips/dp/memIO/smem_wr
    SLICE_X77Y91         LUT4 (Prop_lut4_I0_O)        0.124    19.375 r  mips/dp/mem_reg_384_511_0_0_i_1/O
                         net (fo=16, routed)          0.906    20.282    memIO/smem/mem_reg_384_511_3_3/WE
    SLICE_X76Y83         RAMD64E                                      r  memIO/smem/mem_reg_384_511_3_3/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.590    15.013    memIO/smem/mem_reg_384_511_3_3/WCLK
    SLICE_X76Y83         RAMD64E                                      r  memIO/smem/mem_reg_384_511_3_3/DP.HIGH/CLK
                         clock pessimism              0.180    15.193    
                         clock uncertainty           -0.201    14.992    
    SLICE_X76Y83         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.459    memIO/smem/mem_reg_384_511_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -20.282    
  -------------------------------------------------------------------
                         slack                                 -5.823    

Slack (VIOLATED) :        -5.823ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_384_511_3_3/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.969ns  (logic 3.057ns (20.422%)  route 11.912ns (79.578%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636     5.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=128, routed)         1.708     5.313    mips/dp/clk12
    SLICE_X75Y84         FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  mips/dp/pc_reg[5]/Q
                         net (fo=225, routed)         1.649     7.418    mips/dp/pc[5]
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  mips/dp/rf_reg_r1_0_31_0_5_i_166/O
                         net (fo=1, routed)           0.416     7.958    mips/dp/rf_reg_r1_0_31_0_5_i_166_n_0
    SLICE_X72Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.082 r  mips/dp/rf_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.500     8.582    mips/dp/rf_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.706 r  mips/dp/rf_reg_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.817     9.523    mips/dp/rf_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X75Y87         LUT4 (Prop_lut4_I1_O)        0.124     9.647 r  mips/dp/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=80, routed)          1.260    10.906    mips/dp/instr[29]
    SLICE_X77Y86         LUT4 (Prop_lut4_I1_O)        0.152    11.058 f  mips/dp/rf_reg_r1_0_31_18_23_i_40/O
                         net (fo=26, routed)          1.058    12.117    mips/dp/rf_reg_r1_0_31_18_23_i_40_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.443 f  mips/dp/rf_reg_r1_0_31_24_29_i_35/O
                         net (fo=13, routed)          0.858    13.301    mips/dp/rf_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X81Y86         LUT4 (Prop_lut4_I1_O)        0.124    13.425 f  mips/dp/rf_reg_r1_0_31_6_11_i_63/O
                         net (fo=2, routed)           0.866    14.291    mips/dp/rf_reg_r1_0_31_6_11_i_63_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.415 f  mips/dp/rf_reg_r1_0_31_12_17_i_43/O
                         net (fo=3, routed)           0.799    15.213    mips/dp/rf_reg_r1_0_31_12_17_i_43_n_0
    SLICE_X79Y96         LUT3 (Prop_lut3_I2_O)        0.124    15.337 r  mips/dp/rf_reg_r1_0_31_12_17_i_41/O
                         net (fo=2, routed)           0.572    15.909    mips/dp/rf_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X81Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.033 r  mips/dp/light[15]_i_30/O
                         net (fo=1, routed)           0.291    16.325    mips/dp/light[15]_i_30_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  mips/dp/light[15]_i_22/O
                         net (fo=1, routed)           0.149    16.598    mips/dp/light[15]_i_22_n_0
    SLICE_X81Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.722 f  mips/dp/light[15]_i_12/O
                         net (fo=1, routed)           0.293    17.014    mips/dp/light[15]_i_12_n_0
    SLICE_X81Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.138 f  mips/dp/light[15]_i_5/O
                         net (fo=1, routed)           0.000    17.138    mips/dp/light[15]_i_5_n_0
    SLICE_X81Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.350 f  mips/dp/light_reg[15]_i_2/O
                         net (fo=7, routed)           0.610    17.961    mips/dp/mem_addr[16]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.260 f  mips/dp/mem_reg_0_127_0_0_i_4__0/O
                         net (fo=5, routed)           0.161    18.420    mips/dp/mem_reg_0_127_0_0_i_4__0_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  mips/dp/mem_reg_0_127_0_0_i_2__0/O
                         net (fo=11, routed)          0.707    19.251    mips/dp/memIO/smem_wr
    SLICE_X77Y91         LUT4 (Prop_lut4_I0_O)        0.124    19.375 r  mips/dp/mem_reg_384_511_0_0_i_1/O
                         net (fo=16, routed)          0.906    20.282    memIO/smem/mem_reg_384_511_3_3/WE
    SLICE_X76Y83         RAMD64E                                      r  memIO/smem/mem_reg_384_511_3_3/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.590    15.013    memIO/smem/mem_reg_384_511_3_3/WCLK
    SLICE_X76Y83         RAMD64E                                      r  memIO/smem/mem_reg_384_511_3_3/DP.LOW/CLK
                         clock pessimism              0.180    15.193    
                         clock uncertainty           -0.201    14.992    
    SLICE_X76Y83         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.459    memIO/smem/mem_reg_384_511_3_3/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -20.282    
  -------------------------------------------------------------------
                         slack                                 -5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/mem_reg_0_127_31_31/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.523ns (50.902%)  route 0.504ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.592     1.513    dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X74Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.991 r  dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           0.320     2.311    mips/dp/ReadData20[31]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.356 r  mips/dp/mem_reg_0_127_31_31_i_1/O
                         net (fo=3, routed)           0.185     2.541    memIO/dmem/mem_reg_0_127_31_31/D
    SLICE_X80Y84         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_31_31/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.868     2.033    memIO/dmem/mem_reg_0_127_31_31/WCLK
    SLICE_X80Y84         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_31_31/LOW/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X80Y84         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.132    memIO/dmem/mem_reg_0_127_31_31/LOW
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.431ns (44.508%)  route 0.537ns (55.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.900 r  dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.291     2.192    mips/dp/ReadData20[5]
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.237 r  mips/dp/mem_reg_0_127_5_5_i_1/O
                         net (fo=4, routed)           0.246     2.483    memIO/mem_writedata[5]
    SLICE_X79Y94         FDRE                                         r  memIO/sound_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.872     2.037    memIO/clk_IBUF_BUFG
    SLICE_X79Y94         FDRE                                         r  memIO/sound_reg[5]/C
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X79Y94         FDRE (Hold_fdre_C_D)         0.070     2.062    memIO/sound_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_256_383_3_3/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.433ns (40.946%)  route 0.624ns (59.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.902 r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.359     2.262    mips/dp/ReadData20[3]
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.307 r  mips/dp/mem_reg_0_127_3_3_i_1/O
                         net (fo=42, routed)          0.265     2.572    memIO/smem/mem_reg_256_383_3_3/D
    SLICE_X76Y94         RAMD64E                                      r  memIO/smem/mem_reg_256_383_3_3/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    memIO/smem/mem_reg_256_383_3_3/WCLK
    SLICE_X76Y94         RAMD64E                                      r  memIO/smem/mem_reg_256_383_3_3/SP.LOW/CLK
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.201     1.990    
    SLICE_X76Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.134    memIO/smem/mem_reg_256_383_3_3/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/mem_reg_0_127_31_31/HIGH/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.523ns (50.902%)  route 0.504ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.592     1.513    dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X74Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.991 r  dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           0.320     2.311    mips/dp/ReadData20[31]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.356 r  mips/dp/mem_reg_0_127_31_31_i_1/O
                         net (fo=3, routed)           0.185     2.541    memIO/dmem/mem_reg_0_127_31_31/D
    SLICE_X80Y84         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_31_31/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.868     2.033    memIO/dmem/mem_reg_0_127_31_31/WCLK
    SLICE_X80Y84         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_31_31/HIGH/CLK
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.201     1.988    
    SLICE_X80Y84         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     2.089    memIO/dmem/mem_reg_0_127_31_31/HIGH
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_256_383_3_3/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.433ns (40.946%)  route 0.624ns (59.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.902 r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.359     2.262    mips/dp/ReadData20[3]
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.307 r  mips/dp/mem_reg_0_127_3_3_i_1/O
                         net (fo=42, routed)          0.265     2.572    memIO/smem/mem_reg_256_383_3_3/D
    SLICE_X76Y94         RAMD64E                                      r  memIO/smem/mem_reg_256_383_3_3/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    memIO/smem/mem_reg_256_383_3_3/WCLK
    SLICE_X76Y94         RAMD64E                                      r  memIO/smem/mem_reg_256_383_3_3/DP.LOW/CLK
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.201     1.990    
    SLICE_X76Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     2.095    memIO/smem/mem_reg_256_383_3_3/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_256_383_3_3/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.433ns (40.946%)  route 0.624ns (59.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.902 r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.359     2.262    mips/dp/ReadData20[3]
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.307 r  mips/dp/mem_reg_0_127_3_3_i_1/O
                         net (fo=42, routed)          0.265     2.572    memIO/smem/mem_reg_256_383_3_3/D
    SLICE_X76Y94         RAMD64E                                      r  memIO/smem/mem_reg_256_383_3_3/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    memIO/smem/mem_reg_256_383_3_3/WCLK
    SLICE_X76Y94         RAMD64E                                      r  memIO/smem/mem_reg_256_383_3_3/SP.HIGH/CLK
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.201     1.990    
    SLICE_X76Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.091    memIO/smem/mem_reg_256_383_3_3/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_512_639_3_3/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.433ns (39.013%)  route 0.677ns (60.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.902 r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.359     2.262    mips/dp/ReadData20[3]
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.307 r  mips/dp/mem_reg_0_127_3_3_i_1/O
                         net (fo=42, routed)          0.317     2.624    memIO/smem/mem_reg_512_639_3_3/D
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.873     2.038    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.LOW/CLK
                         clock pessimism             -0.245     1.792    
                         clock uncertainty            0.201     1.993    
    SLICE_X78Y97         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.137    memIO/smem/mem_reg_512_639_3_3/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_128_255_2_2/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.512ns (46.241%)  route 0.595ns (53.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.908 r  dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.404     2.312    mips/dp/ReadData20[2]
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.118     2.430 r  mips/dp/mem_reg_0_127_2_2_i_1/O
                         net (fo=42, routed)          0.192     2.622    memIO/smem/mem_reg_128_255_2_2/D
    SLICE_X74Y94         RAMD64E                                      r  memIO/smem/mem_reg_128_255_2_2/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.870     2.035    memIO/smem/mem_reg_128_255_2_2/WCLK
    SLICE_X74Y94         RAMD64E                                      r  memIO/smem/mem_reg_128_255_2_2/SP.LOW/CLK
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.201     1.990    
    SLICE_X74Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.134    memIO/smem/mem_reg_128_255_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/sound_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.431ns (41.413%)  route 0.610ns (58.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.591     1.512    dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X74Y84         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.898 r  dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=2, routed)           0.335     2.233    mips/dp/ReadData20[29]
    SLICE_X84Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.278 r  mips/dp/mem_reg_0_127_29_29_i_1/O
                         net (fo=3, routed)           0.275     2.553    memIO/mem_writedata[29]
    SLICE_X79Y85         FDRE                                         r  memIO/sound_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.867     2.032    memIO/clk_IBUF_BUFG
    SLICE_X79Y85         FDRE                                         r  memIO/sound_reg[29]/C
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.201     1.987    
    SLICE_X79Y85         FDRE (Hold_fdre_C_D)         0.072     2.059    memIO/sound_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.512ns (45.548%)  route 0.612ns (54.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=128, routed)         0.593     1.514    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.908 r  dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.404     2.312    mips/dp/ReadData20[2]
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.118     2.430 r  mips/dp/mem_reg_0_127_2_2_i_1/O
                         net (fo=42, routed)          0.208     2.638    memIO/smem/mem_reg_0_15_0_0__1/D
    SLICE_X78Y96         RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.872     2.037    memIO/smem/mem_reg_0_15_0_0__1/WCLK
    SLICE_X78Y96         RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X78Y96         RAMS32 (Hold_rams32_CLK_I)
                                                      0.147     2.139    memIO/smem/mem_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.852ns (41.561%)  route 4.010ns (58.439%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.260    12.184    sound/count0_carry__2_n_0
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.585    15.011    sound/clk100
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[16]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.172    15.019    
    SLICE_X72Y83         FDRE (Setup_fdre_C_R)       -0.335    14.684    sound/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.852ns (41.561%)  route 4.010ns (58.439%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.260    12.184    sound/count0_carry__2_n_0
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.585    15.011    sound/clk100
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[17]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.172    15.019    
    SLICE_X72Y83         FDRE (Setup_fdre_C_R)       -0.335    14.684    sound/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.852ns (41.561%)  route 4.010ns (58.439%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.260    12.184    sound/count0_carry__2_n_0
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.585    15.011    sound/clk100
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[18]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.172    15.019    
    SLICE_X72Y83         FDRE (Setup_fdre_C_R)       -0.335    14.684    sound/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.852ns (41.561%)  route 4.010ns (58.439%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.260    12.184    sound/count0_carry__2_n_0
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.585    15.011    sound/clk100
    SLICE_X72Y83         FDRE                                         r  sound/count_reg[19]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.172    15.019    
    SLICE_X72Y83         FDRE (Setup_fdre_C_R)       -0.335    14.684    sound/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.852ns (41.586%)  route 4.006ns (58.414%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.256    12.180    sound/count0_carry__2_n_0
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.581    15.007    sound/clk100
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.172    15.015    
    SLICE_X72Y80         FDRE (Setup_fdre_C_R)       -0.335    14.680    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.852ns (41.586%)  route 4.006ns (58.414%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.256    12.180    sound/count0_carry__2_n_0
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.581    15.007    sound/clk100
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.172    15.015    
    SLICE_X72Y80         FDRE (Setup_fdre_C_R)       -0.335    14.680    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.852ns (41.586%)  route 4.006ns (58.414%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.256    12.180    sound/count0_carry__2_n_0
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.581    15.007    sound/clk100
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[6]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.172    15.015    
    SLICE_X72Y80         FDRE (Setup_fdre_C_R)       -0.335    14.680    sound/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.852ns (41.586%)  route 4.006ns (58.414%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.256    12.180    sound/count0_carry__2_n_0
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.581    15.007    sound/clk100
    SLICE_X72Y80         FDRE                                         r  sound/count_reg[7]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.172    15.015    
    SLICE_X72Y80         FDRE (Setup_fdre_C_R)       -0.335    14.680    sound/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.852ns (42.416%)  route 3.872ns (57.584%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.122    12.046    sound/count0_carry__2_n_0
    SLICE_X72Y82         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.584    15.010    sound/clk100
    SLICE_X72Y82         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.172    15.018    
    SLICE_X72Y82         FDRE (Setup_fdre_C_R)       -0.335    14.683    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 memIO/sound_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.852ns (42.416%)  route 3.872ns (57.584%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.322    memIO/clk_IBUF_BUFG
    SLICE_X79Y89         FDRE                                         r  memIO/sound_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.456     5.778 f  memIO/sound_reg[1]/Q
                         net (fo=4, routed)           1.771     7.548    memIO/count_reg[31][1]
    SLICE_X73Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  memIO/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.672    sound/sound_reg[4][0]
    SLICE_X73Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.204 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.204    sound/count1_carry_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.318    sound/count1_carry__0_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sound/count1_carry__1_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.546    sound/count1_carry__2_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  sound/count1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.660    sound/count1_carry__3_n_0
    SLICE_X73Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  sound/count1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.774    sound/count1_carry__4_n_0
    SLICE_X73Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.108 r  sound/count1_carry__5/O[1]
                         net (fo=2, routed)           0.979    10.088    sound/count1[26]
    SLICE_X74Y83         LUT4 (Prop_lut4_I3_O)        0.303    10.391 r  sound/count0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.391    sound/count0_carry__2_i_7_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.924 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.122    12.046    sound/count0_carry__2_n_0
    SLICE_X72Y82         FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    14.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=401, routed)         1.584    15.010    sound/clk100
    SLICE_X72Y82         FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.172    15.018    
    SLICE_X72Y82         FDRE (Setup_fdre_C_R)       -0.335    14.683    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.436ns (34.444%)  route 0.830ns (65.556%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     2.784    sound/count0_carry__2_n_0
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y85         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.436ns (34.444%)  route 0.830ns (65.556%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     2.784    sound/count0_carry__2_n_0
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y85         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.436ns (34.444%)  route 0.830ns (65.556%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     2.784    sound/count0_carry__2_n_0
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y85         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.436ns (34.444%)  route 0.830ns (65.556%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     2.784    sound/count0_carry__2_n_0
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y85         FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y85         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.436ns (33.264%)  route 0.875ns (66.736%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.376     2.829    sound/count0_carry__2_n_0
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y86         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.436ns (33.264%)  route 0.875ns (66.736%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.376     2.829    sound/count0_carry__2_n_0
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y86         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.436ns (33.264%)  route 0.875ns (66.736%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.376     2.829    sound/count0_carry__2_n_0
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[30]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y86         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.436ns (33.264%)  route 0.875ns (66.736%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.376     2.829    sound/count0_carry__2_n_0
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.860     2.027    sound/clk100
    SLICE_X72Y86         FDRE                                         r  sound/count_reg[31]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.172     1.953    
    SLICE_X72Y86         FDRE (Hold_fdre_C_R)         0.011     1.964    sound/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.436ns (33.218%)  route 0.877ns (66.782%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.378     2.831    sound/count0_carry__2_n_0
    SLICE_X72Y81         FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.856     2.023    sound/clk100
    SLICE_X72Y81         FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism             -0.245     1.777    
                         clock uncertainty            0.172     1.949    
    SLICE_X72Y81         FDRE (Hold_fdre_C_R)         0.011     1.960    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 memIO/sound_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.436ns (33.218%)  route 0.877ns (66.782%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.599     1.518    memIO/clk_IBUF_BUFG
    SLICE_X79Y90         FDRE                                         r  memIO/sound_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/sound_reg[0]/Q
                         net (fo=3, routed)           0.499     2.158    sound/sound_reg[31][0]
    SLICE_X74Y80         LUT4 (Prop_lut4_I3_O)        0.048     2.206 r  sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.206    sound/count0_carry_i_4_n_0
    SLICE_X74Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.333 r  sound/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    sound/count0_carry_n_0
    SLICE_X74Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.373 r  sound/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.373    sound/count0_carry__0_n_0
    SLICE_X74Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.413 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.413    sound/count0_carry__1_n_0
    SLICE_X74Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.453 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.378     2.831    sound/count0_carry__2_n_0
    SLICE_X72Y81         FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=401, routed)         0.856     2.023    sound/clk100
    SLICE_X72Y81         FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism             -0.245     1.777    
                         clock uncertainty            0.172     1.949    
    SLICE_X72Y81         FDRE (Hold_fdre_C_R)         0.011     1.960    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_768_895_0_0/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        8.098ns  (logic 2.591ns (31.994%)  route 5.507ns (68.006%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 75.332 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.729    75.332    memIO/smem/mem_reg_768_895_0_0/WCLK
    SLICE_X84Y91         RAMD64E                                      r  memIO/smem/mem_reg_768_895_0_0/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.646 r  memIO/smem/mem_reg_768_895_0_0/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.646    memIO/smem/mem_reg_768_895_0_0/SPO1
    SLICE_X84Y91         MUXF7 (Prop_muxf7_I1_O)      0.247    76.893 r  memIO/smem/mem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           1.234    78.127    mips/dp/x_reg[5]_19
    SLICE_X77Y94         LUT4 (Prop_lut4_I2_O)        0.326    78.453 r  mips/dp/rf_reg_r1_0_31_0_5_i_195/O
                         net (fo=1, routed)           0.979    79.432    mips/dp/rf_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I1_O)        0.332    79.764 r  mips/dp/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=1, routed)           0.785    80.549    mips/dp/rf_reg_r1_0_31_0_5_i_143_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I4_O)        0.124    80.673 r  mips/dp/rf_reg_r1_0_31_0_5_i_67/O
                         net (fo=1, routed)           1.045    81.718    mips/dp/rf_reg_r1_0_31_0_5_i_67_n_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I2_O)        0.124    81.842 r  mips/dp/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.433    82.275    mips/dp/mem_readdata[0]
    SLICE_X69Y83         LUT5 (Prop_lut5_I0_O)        0.124    82.399 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.031    83.430    dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X78Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.836    dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         84.836    
                         arrival time                         -83.430    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_768_895_0_0/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        7.979ns  (logic 2.591ns (32.473%)  route 5.388ns (67.527%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 75.332 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.729    75.332    memIO/smem/mem_reg_768_895_0_0/WCLK
    SLICE_X84Y91         RAMD64E                                      r  memIO/smem/mem_reg_768_895_0_0/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.646 r  memIO/smem/mem_reg_768_895_0_0/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.646    memIO/smem/mem_reg_768_895_0_0/SPO1
    SLICE_X84Y91         MUXF7 (Prop_muxf7_I1_O)      0.247    76.893 r  memIO/smem/mem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           1.234    78.127    mips/dp/x_reg[5]_19
    SLICE_X77Y94         LUT4 (Prop_lut4_I2_O)        0.326    78.453 r  mips/dp/rf_reg_r1_0_31_0_5_i_195/O
                         net (fo=1, routed)           0.979    79.432    mips/dp/rf_reg_r1_0_31_0_5_i_195_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I1_O)        0.332    79.764 r  mips/dp/rf_reg_r1_0_31_0_5_i_143/O
                         net (fo=1, routed)           0.785    80.549    mips/dp/rf_reg_r1_0_31_0_5_i_143_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I4_O)        0.124    80.673 r  mips/dp/rf_reg_r1_0_31_0_5_i_67/O
                         net (fo=1, routed)           1.045    81.718    mips/dp/rf_reg_r1_0_31_0_5_i_67_n_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I2_O)        0.124    81.842 r  mips/dp/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.433    82.275    mips/dp/mem_readdata[0]
    SLICE_X69Y83         LUT5 (Prop_lut5_I0_O)        0.124    82.399 r  mips/dp/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.912    83.311    dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X76Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.836    dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         84.836    
                         arrival time                         -83.311    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_512_639_3_3/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        7.414ns  (logic 2.355ns (31.766%)  route 5.059ns (68.234%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 75.325 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.722    75.325    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.639 r  memIO/smem/mem_reg_512_639_3_3/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.639    memIO/smem/mem_reg_512_639_3_3/SPO1
    SLICE_X78Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    76.886 r  memIO/smem/mem_reg_512_639_3_3/F7.SP/O
                         net (fo=1, routed)           1.078    77.964    mips/dp/x_reg[5]_32
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.298    78.262 r  mips/dp/rf_reg_r1_0_31_0_5_i_200/O
                         net (fo=1, routed)           0.934    79.195    mips/dp/rf_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I1_O)        0.124    79.319 r  mips/dp/rf_reg_r1_0_31_0_5_i_152/O
                         net (fo=1, routed)           0.817    80.137    mips/dp/rf_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X82Y93         LUT6 (Prop_lut6_I4_O)        0.124    80.261 r  mips/dp/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.991    81.252    mips/dp/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X70Y91         LUT5 (Prop_lut5_I4_O)        0.124    81.376 r  mips/dp/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.306    81.682    mips/dp/mem_readdata[3]
    SLICE_X70Y90         LUT5 (Prop_lut5_I0_O)        0.124    81.806 r  mips/dp/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.932    82.738    dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X78Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.769    dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.769    
                         arrival time                         -82.738    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_256_383_1_1/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        7.303ns  (logic 2.355ns (32.247%)  route 4.948ns (67.753%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 75.320 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.717    75.320    memIO/smem/mem_reg_256_383_1_1/WCLK
    SLICE_X76Y93         RAMD64E                                      r  memIO/smem/mem_reg_256_383_1_1/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.634 r  memIO/smem/mem_reg_256_383_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.634    memIO/smem/mem_reg_256_383_1_1/SPO1
    SLICE_X76Y93         MUXF7 (Prop_muxf7_I1_O)      0.247    76.881 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.771    77.652    mips/dp/x_reg[5]_25
    SLICE_X76Y96         LUT4 (Prop_lut4_I2_O)        0.298    77.950 r  mips/dp/rf_reg_r1_0_31_0_5_i_187/O
                         net (fo=1, routed)           0.641    78.590    mips/dp/rf_reg_r1_0_31_0_5_i_187_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I1_O)        0.124    78.714 r  mips/dp/rf_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.982    79.696    mips/dp/rf_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X83Y91         LUT6 (Prop_lut6_I3_O)        0.124    79.820 r  mips/dp/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=1, routed)           0.845    80.665    mips/dp/rf_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X70Y91         LUT5 (Prop_lut5_I4_O)        0.124    80.789 r  mips/dp/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.733    81.522    mips/dp/mem_readdata[1]
    SLICE_X68Y85         LUT5 (Prop_lut5_I0_O)        0.124    81.646 r  mips/dp/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.977    82.623    dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X78Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.739    dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.739    
                         arrival time                         -82.623    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_256_383_1_1/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        7.226ns  (logic 2.355ns (32.589%)  route 4.871ns (67.411%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 75.320 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.717    75.320    memIO/smem/mem_reg_256_383_1_1/WCLK
    SLICE_X76Y93         RAMD64E                                      r  memIO/smem/mem_reg_256_383_1_1/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.634 r  memIO/smem/mem_reg_256_383_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.634    memIO/smem/mem_reg_256_383_1_1/SPO1
    SLICE_X76Y93         MUXF7 (Prop_muxf7_I1_O)      0.247    76.881 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.771    77.652    mips/dp/x_reg[5]_25
    SLICE_X76Y96         LUT4 (Prop_lut4_I2_O)        0.298    77.950 r  mips/dp/rf_reg_r1_0_31_0_5_i_187/O
                         net (fo=1, routed)           0.641    78.590    mips/dp/rf_reg_r1_0_31_0_5_i_187_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I1_O)        0.124    78.714 r  mips/dp/rf_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.982    79.696    mips/dp/rf_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X83Y91         LUT6 (Prop_lut6_I3_O)        0.124    79.820 r  mips/dp/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=1, routed)           0.845    80.665    mips/dp/rf_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X70Y91         LUT5 (Prop_lut5_I4_O)        0.124    80.789 r  mips/dp/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.733    81.522    mips/dp/mem_readdata[1]
    SLICE_X68Y85         LUT5 (Prop_lut5_I0_O)        0.124    81.646 r  mips/dp/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.900    82.546    dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X76Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.739    dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.739    
                         arrival time                         -82.546    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_512_639_3_3/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        7.213ns  (logic 2.355ns (32.650%)  route 4.858ns (67.350%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 75.325 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.722    75.325    memIO/smem/mem_reg_512_639_3_3/WCLK
    SLICE_X78Y97         RAMD64E                                      r  memIO/smem/mem_reg_512_639_3_3/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.639 r  memIO/smem/mem_reg_512_639_3_3/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.639    memIO/smem/mem_reg_512_639_3_3/SPO1
    SLICE_X78Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    76.886 r  memIO/smem/mem_reg_512_639_3_3/F7.SP/O
                         net (fo=1, routed)           1.078    77.964    mips/dp/x_reg[5]_32
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.298    78.262 r  mips/dp/rf_reg_r1_0_31_0_5_i_200/O
                         net (fo=1, routed)           0.934    79.195    mips/dp/rf_reg_r1_0_31_0_5_i_200_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I1_O)        0.124    79.319 r  mips/dp/rf_reg_r1_0_31_0_5_i_152/O
                         net (fo=1, routed)           0.817    80.137    mips/dp/rf_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X82Y93         LUT6 (Prop_lut6_I4_O)        0.124    80.261 r  mips/dp/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.991    81.252    mips/dp/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X70Y91         LUT5 (Prop_lut5_I4_O)        0.124    81.376 r  mips/dp/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.306    81.682    mips/dp/mem_readdata[3]
    SLICE_X70Y90         LUT5 (Prop_lut5_I0_O)        0.124    81.806 r  mips/dp/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.732    82.538    dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X76Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.769    dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.769    
                         arrival time                         -82.538    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_256_383_2_2/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        7.003ns  (logic 2.355ns (33.627%)  route 4.648ns (66.373%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.712    75.315    memIO/smem/mem_reg_256_383_2_2/WCLK
    SLICE_X74Y85         RAMD64E                                      r  memIO/smem/mem_reg_256_383_2_2/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.629 r  memIO/smem/mem_reg_256_383_2_2/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.629    memIO/smem/mem_reg_256_383_2_2/SPO1
    SLICE_X74Y85         MUXF7 (Prop_muxf7_I1_O)      0.247    76.876 r  memIO/smem/mem_reg_256_383_2_2/F7.SP/O
                         net (fo=1, routed)           0.892    77.767    mips/dp/x_reg[5]_29
    SLICE_X83Y89         LUT4 (Prop_lut4_I2_O)        0.298    78.065 r  mips/dp/rf_reg_r1_0_31_0_5_i_202/O
                         net (fo=1, routed)           0.582    78.647    mips/dp/rf_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124    78.771 r  mips/dp/rf_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.844    79.616    mips/dp/rf_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I3_O)        0.124    79.740 r  mips/dp/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           1.085    80.824    mips/dp/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X69Y89         LUT5 (Prop_lut5_I4_O)        0.124    80.948 r  mips/dp/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.436    81.384    mips/dp/mem_readdata[2]
    SLICE_X69Y88         LUT5 (Prop_lut5_I0_O)        0.124    81.508 r  mips/dp/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.810    82.318    dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X78Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.812    dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         84.812    
                         arrival time                         -82.318    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_256_383_2_2/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        6.790ns  (logic 2.355ns (34.683%)  route 4.435ns (65.317%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 85.018 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.712    75.315    memIO/smem/mem_reg_256_383_2_2/WCLK
    SLICE_X74Y85         RAMD64E                                      r  memIO/smem/mem_reg_256_383_2_2/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.629 r  memIO/smem/mem_reg_256_383_2_2/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.629    memIO/smem/mem_reg_256_383_2_2/SPO1
    SLICE_X74Y85         MUXF7 (Prop_muxf7_I1_O)      0.247    76.876 r  memIO/smem/mem_reg_256_383_2_2/F7.SP/O
                         net (fo=1, routed)           0.892    77.767    mips/dp/x_reg[5]_29
    SLICE_X83Y89         LUT4 (Prop_lut4_I2_O)        0.298    78.065 r  mips/dp/rf_reg_r1_0_31_0_5_i_202/O
                         net (fo=1, routed)           0.582    78.647    mips/dp/rf_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124    78.771 r  mips/dp/rf_reg_r1_0_31_0_5_i_154/O
                         net (fo=1, routed)           0.844    79.616    mips/dp/rf_reg_r1_0_31_0_5_i_154_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I3_O)        0.124    79.740 r  mips/dp/rf_reg_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           1.085    80.824    mips/dp/rf_reg_r1_0_31_0_5_i_75_n_0
    SLICE_X69Y89         LUT5 (Prop_lut5_I4_O)        0.124    80.948 r  mips/dp/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.436    81.384    mips/dp/mem_readdata[2]
    SLICE_X69Y88         LUT5 (Prop_lut5_I0_O)        0.124    81.508 r  mips/dp/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.597    82.105    dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.592    85.018    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    85.198    
                         clock uncertainty           -0.201    84.997    
    SLICE_X76Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.812    dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         84.812    
                         arrival time                         -82.105    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 memIO/dmem/mem_reg_0_127_30_30/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        5.422ns  (logic 2.177ns (40.150%)  route 3.245ns (59.850%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 85.016 - 80.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 75.324 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.721    75.324    memIO/dmem/mem_reg_0_127_30_30/WCLK
    SLICE_X80Y88         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_30_30/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317    76.641 r  memIO/dmem/mem_reg_0_127_30_30/LOW/O
                         net (fo=1, routed)           0.000    76.641    memIO/dmem/mem_reg_0_127_30_30/O0
    SLICE_X80Y88         MUXF7 (Prop_muxf7_I0_O)      0.209    76.850 r  memIO/dmem/mem_reg_0_127_30_30/F7/O
                         net (fo=1, routed)           1.194    78.044    mips/dp/dout[29]
    SLICE_X82Y85         LUT4 (Prop_lut4_I3_O)        0.325    78.369 r  mips/dp/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           1.336    79.705    mips/dp/mem_readdata[30]
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    80.031 r  mips/dp/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.715    80.746    dp/rf/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X74Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.590    85.016    dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X74Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.180    85.196    
                         clock uncertainty           -0.201    84.995    
    SLICE_X74Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.834    dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         84.834    
                         arrival time                         -80.746    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 memIO/dmem/mem_reg_0_127_19_19/HIGH/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        5.191ns  (logic 1.983ns (38.198%)  route 3.208ns (61.802%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 84.929 - 80.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 75.330 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.727    75.330    memIO/dmem/mem_reg_0_127_19_19/WCLK
    SLICE_X84Y88         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_19_19/HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    76.644 r  memIO/dmem/mem_reg_0_127_19_19/HIGH/O
                         net (fo=1, routed)           0.000    76.644    memIO/dmem/mem_reg_0_127_19_19/O1
    SLICE_X84Y88         MUXF7 (Prop_muxf7_I1_O)      0.247    76.891 r  memIO/dmem/mem_reg_0_127_19_19/F7/O
                         net (fo=1, routed)           1.643    78.534    mips/dp/dout[19]
    SLICE_X73Y96         LUT6 (Prop_lut6_I3_O)        0.298    78.832 r  mips/dp/rf_reg_r1_0_31_18_23_i_7/O
                         net (fo=1, routed)           0.264    79.096    mips/dp/rf_reg_r1_0_31_18_23_i_7_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I0_O)        0.124    79.220 r  mips/dp/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           1.301    80.521    dp/rf/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.503    84.929    dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.180    85.109    
                         clock uncertainty           -0.201    84.908    
    SLICE_X70Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.650    dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.650    
                         arrival time                         -80.521    
  -------------------------------------------------------------------
                         slack                                  4.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_11_11/HIGH/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.569ns (53.356%)  route 0.497ns (46.644%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.595     1.514    memIO/dmem/mem_reg_0_127_11_11/WCLK
    SLICE_X80Y81         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_11_11/HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.900 r  memIO/dmem/mem_reg_0_127_11_11/HIGH/O
                         net (fo=1, routed)           0.000     1.900    memIO/dmem/mem_reg_0_127_11_11/O1
    SLICE_X80Y81         MUXF7 (Prop_muxf7_I1_O)      0.075     1.975 r  memIO/dmem/mem_reg_0_127_11_11/F7/O
                         net (fo=1, routed)           0.279     2.254    mips/dp/dout[11]
    SLICE_X81Y80         LUT6 (Prop_lut6_I0_O)        0.108     2.362 r  mips/dp/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.218     2.581    dp/rf/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.245     1.783    
                         clock uncertainty            0.201     1.984    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.098    dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_10_10/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.558ns (47.655%)  route 0.613ns (52.345%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.603     1.522    memIO/dmem/mem_reg_0_127_10_10/WCLK
    SLICE_X84Y87         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_10_10/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.910 r  memIO/dmem/mem_reg_0_127_10_10/LOW/O
                         net (fo=1, routed)           0.000     1.910    memIO/dmem/mem_reg_0_127_10_10/O0
    SLICE_X84Y87         MUXF7 (Prop_muxf7_I0_O)      0.062     1.972 r  memIO/dmem/mem_reg_0_127_10_10/F7/O
                         net (fo=1, routed)           0.270     2.242    mips/dp/dout[10]
    SLICE_X83Y87         LUT6 (Prop_lut6_I0_O)        0.108     2.350 r  mips/dp/rf_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.343     2.693    dp/rf/rf_reg_r2_0_31_6_11/DIC0
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.864     2.031    dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.201     1.986    
    SLICE_X76Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.130    dp/rf/rf_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_11_11/HIGH/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.569ns (48.092%)  route 0.614ns (51.908%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.595     1.514    memIO/dmem/mem_reg_0_127_11_11/WCLK
    SLICE_X80Y81         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_11_11/HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.900 r  memIO/dmem/mem_reg_0_127_11_11/HIGH/O
                         net (fo=1, routed)           0.000     1.900    memIO/dmem/mem_reg_0_127_11_11/O1
    SLICE_X80Y81         MUXF7 (Prop_muxf7_I1_O)      0.075     1.975 r  memIO/dmem/mem_reg_0_127_11_11/F7/O
                         net (fo=1, routed)           0.279     2.254    mips/dp/dout[11]
    SLICE_X81Y80         LUT6 (Prop_lut6_I0_O)        0.108     2.362 r  mips/dp/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.335     2.697    dp/rf/rf_reg_r2_0_31_6_11/DIC1
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.864     2.031    dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.245     1.785    
                         clock uncertainty            0.201     1.986    
    SLICE_X76Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.100    dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_27_27/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.558ns (47.771%)  route 0.610ns (52.229%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.598     1.517    memIO/dmem/mem_reg_0_127_27_27/WCLK
    SLICE_X78Y88         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_27_27/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.905 r  memIO/dmem/mem_reg_0_127_27_27/LOW/O
                         net (fo=1, routed)           0.000     1.905    memIO/dmem/mem_reg_0_127_27_27/O0
    SLICE_X78Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.967 r  memIO/dmem/mem_reg_0_127_27_27/F7/O
                         net (fo=1, routed)           0.425     2.392    mips/dp/dout[26]
    SLICE_X67Y84         LUT6 (Prop_lut6_I0_O)        0.108     2.500 r  mips/dp/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.185     2.685    dp/rf/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.833     2.000    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.245     1.754    
                         clock uncertainty            0.201     1.955    
    SLICE_X70Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.079    dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_9_9/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.558ns (46.049%)  route 0.654ns (53.951%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.597     1.516    memIO/dmem/mem_reg_0_127_9_9/WCLK
    SLICE_X80Y83         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_9_9/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.904 r  memIO/dmem/mem_reg_0_127_9_9/LOW/O
                         net (fo=1, routed)           0.000     1.904    memIO/dmem/mem_reg_0_127_9_9/O0
    SLICE_X80Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     1.966 r  memIO/dmem/mem_reg_0_127_9_9/F7/O
                         net (fo=1, routed)           0.303     2.269    mips/dp/dout[9]
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.108     2.377 r  mips/dp/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.351     2.728    dp/rf/rf_reg_r1_0_31_6_11/DIB1
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.245     1.783    
                         clock uncertainty            0.201     1.984    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.108    dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_10_10/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.558ns (45.198%)  route 0.677ns (54.802%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.603     1.522    memIO/dmem/mem_reg_0_127_10_10/WCLK
    SLICE_X84Y87         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_10_10/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.910 r  memIO/dmem/mem_reg_0_127_10_10/LOW/O
                         net (fo=1, routed)           0.000     1.910    memIO/dmem/mem_reg_0_127_10_10/O0
    SLICE_X84Y87         MUXF7 (Prop_muxf7_I0_O)      0.062     1.972 r  memIO/dmem/mem_reg_0_127_10_10/F7/O
                         net (fo=1, routed)           0.270     2.242    mips/dp/dout[10]
    SLICE_X83Y87         LUT6 (Prop_lut6_I0_O)        0.108     2.350 r  mips/dp/rf_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.407     2.757    dp/rf/rf_reg_r1_0_31_6_11/DIC0
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.245     1.783    
                         clock uncertainty            0.201     1.984    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.128    dp/rf/rf_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_6_6/HIGH/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.614ns (48.450%)  route 0.653ns (51.550%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.596     1.515    memIO/dmem/mem_reg_0_127_6_6/WCLK
    SLICE_X80Y82         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_6_6/HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.901 r  memIO/dmem/mem_reg_0_127_6_6/HIGH/O
                         net (fo=1, routed)           0.000     1.901    memIO/dmem/mem_reg_0_127_6_6/O1
    SLICE_X80Y82         MUXF7 (Prop_muxf7_I1_O)      0.075     1.976 r  memIO/dmem/mem_reg_0_127_6_6/F7/O
                         net (fo=1, routed)           0.253     2.230    mips/dp/dout[6]
    SLICE_X81Y80         LUT6 (Prop_lut6_I1_O)        0.108     2.338 r  mips/dp/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.196     2.533    mips/dp/mem_readdata[6]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.045     2.578 r  mips/dp/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.204     2.783    dp/rf/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.245     1.783    
                         clock uncertainty            0.201     1.984    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.131    dp/rf/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_26_26/HIGH/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.569ns (45.219%)  route 0.689ns (54.781%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.598     1.517    memIO/dmem/mem_reg_0_127_26_26/WCLK
    SLICE_X78Y88         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_26_26/HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.903 r  memIO/dmem/mem_reg_0_127_26_26/HIGH/O
                         net (fo=1, routed)           0.000     1.903    memIO/dmem/mem_reg_0_127_26_26/O1
    SLICE_X78Y88         MUXF7 (Prop_muxf7_I1_O)      0.075     1.978 r  memIO/dmem/mem_reg_0_127_26_26/F7/O
                         net (fo=1, routed)           0.514     2.493    mips/dp/dout[25]
    SLICE_X68Y87         LUT6 (Prop_lut6_I0_O)        0.108     2.601 r  mips/dp/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.175     2.776    dp/rf/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.833     2.000    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.245     1.754    
                         clock uncertainty            0.201     1.955    
    SLICE_X70Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.101    dp/rf/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_4_4/HIGH/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.614ns (46.645%)  route 0.702ns (53.355%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.598     1.517    memIO/dmem/mem_reg_0_127_4_4/WCLK
    SLICE_X80Y86         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_4_4/HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     1.903 r  memIO/dmem/mem_reg_0_127_4_4/HIGH/O
                         net (fo=1, routed)           0.000     1.903    memIO/dmem/mem_reg_0_127_4_4/O1
    SLICE_X80Y86         MUXF7 (Prop_muxf7_I1_O)      0.075     1.978 r  memIO/dmem/mem_reg_0_127_4_4/F7/O
                         net (fo=1, routed)           0.293     2.271    mips/dp/dout[4]
    SLICE_X83Y85         LUT6 (Prop_lut6_I1_O)        0.108     2.379 r  mips/dp/rf_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.137     2.517    mips/dp/mem_readdata[4]
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.562 r  mips/dp/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.272     2.834    dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.865     2.032    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.201     1.987    
    SLICE_X78Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.131    dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_127_7_7/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.603ns (46.258%)  route 0.701ns (53.742%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.596     1.515    memIO/dmem/mem_reg_0_127_7_7/WCLK
    SLICE_X80Y82         RAMS64E                                      r  memIO/dmem/mem_reg_0_127_7_7/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.903 r  memIO/dmem/mem_reg_0_127_7_7/LOW/O
                         net (fo=1, routed)           0.000     1.903    memIO/dmem/mem_reg_0_127_7_7/O0
    SLICE_X80Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.965 r  memIO/dmem/mem_reg_0_127_7_7/F7/O
                         net (fo=1, routed)           0.307     2.272    mips/dp/dout[7]
    SLICE_X80Y79         LUT6 (Prop_lut6_I1_O)        0.108     2.380 r  mips/dp/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.122     2.502    mips/dp/mem_readdata[7]
    SLICE_X80Y79         LUT5 (Prop_lut5_I0_O)        0.045     2.547 r  mips/dp/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.272     2.819    dp/rf/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.245     1.783    
                         clock uncertainty            0.201     1.984    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.104    dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.715    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.636ns  (logic 0.704ns (15.184%)  route 3.932ns (84.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.456    75.778 r  keyb/keyb_char_reg[23]/Q
                         net (fo=6, routed)           2.254    78.032    mips/dp/data5[1]
    SLICE_X69Y90         LUT6 (Prop_lut6_I0_O)        0.124    78.156 r  mips/dp/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.402    78.558    mips/dp/mem_readdata[22]
    SLICE_X69Y90         LUT5 (Prop_lut5_I0_O)        0.124    78.682 r  mips/dp/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           1.276    79.958    dp/rf/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X76Y81         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.584    85.010    dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X76Y81         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.094    85.103    
                         clock uncertainty           -0.222    84.881    
    SLICE_X76Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    84.706    dp/rf/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         84.706    
                         arrival time                         -79.958    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.697ns  (logic 0.704ns (14.989%)  route 3.993ns (85.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 75.224 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.620    75.224    accel/accel/Accel_Calculation/clk100
    SLICE_X69Y101        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.456    75.680 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=1, routed)           2.048    77.728    mips/dp/ACCEL_X_CLIP_reg[8][4]
    SLICE_X79Y79         LUT6 (Prop_lut6_I5_O)        0.124    77.852 r  mips/dp/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.910    78.762    mips/dp/mem_readdata[20]
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    78.886 r  mips/dp/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           1.035    79.921    dp/rf/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X76Y81         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.584    85.010    dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X76Y81         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.094    85.103    
                         clock uncertainty           -0.222    84.881    
    SLICE_X76Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.696    dp/rf/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         84.696    
                         arrival time                         -79.921    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.396ns  (logic 1.070ns (24.342%)  route 3.326ns (75.658%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 85.016 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.419    75.741 r  keyb/keyb_char_reg[31]/Q
                         net (fo=6, routed)           1.275    77.016    mips/dp/data7[1]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.325    77.340 r  mips/dp/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           1.336    78.676    mips/dp/mem_readdata[30]
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    79.002 r  mips/dp/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.715    79.717    dp/rf/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X74Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.590    85.016    dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X74Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.094    85.109    
                         clock uncertainty           -0.222    84.887    
    SLICE_X74Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.726    dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         84.726    
                         arrival time                         -79.717    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.187ns  (logic 0.704ns (16.812%)  route 3.483ns (83.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 84.929 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.456    75.778 r  keyb/keyb_char_reg[23]/Q
                         net (fo=6, routed)           2.259    78.037    mips/dp/data5[1]
    SLICE_X69Y90         LUT6 (Prop_lut6_I0_O)        0.124    78.161 r  mips/dp/rf_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.149    78.310    mips/dp/mem_readdata[21]
    SLICE_X69Y90         LUT5 (Prop_lut5_I0_O)        0.124    78.434 r  mips/dp/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           1.075    79.509    dp/rf/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.503    84.929    dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.094    85.022    
                         clock uncertainty           -0.222    84.800    
    SLICE_X70Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.572    dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.572    
                         arrival time                         -79.509    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.234ns  (logic 0.704ns (16.626%)  route 3.530ns (83.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 84.929 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.456    75.778 r  keyb/keyb_char_reg[23]/Q
                         net (fo=6, routed)           2.254    78.032    mips/dp/data5[1]
    SLICE_X69Y90         LUT6 (Prop_lut6_I0_O)        0.124    78.156 r  mips/dp/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.402    78.558    mips/dp/mem_readdata[22]
    SLICE_X69Y90         LUT5 (Prop_lut5_I0_O)        0.124    78.682 r  mips/dp/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.874    79.556    dp/rf/rf_reg_r1_0_31_18_23/DIC0
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.503    84.929    dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.094    85.022    
                         clock uncertainty           -0.222    84.800    
    SLICE_X70Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    84.625    dp/rf/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         84.625    
                         arrival time                         -79.556    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.300ns  (logic 0.704ns (16.371%)  route 3.596ns (83.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 84.929 - 80.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 75.224 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.620    75.224    accel/accel/Accel_Calculation/clk100
    SLICE_X69Y101        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.456    75.680 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=1, routed)           2.048    77.728    mips/dp/ACCEL_X_CLIP_reg[8][4]
    SLICE_X79Y79         LUT6 (Prop_lut6_I5_O)        0.124    77.852 r  mips/dp/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.910    78.762    mips/dp/mem_readdata[20]
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    78.886 r  mips/dp/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.638    79.524    dp/rf/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.503    84.929    dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.094    85.022    
                         clock uncertainty           -0.222    84.800    
    SLICE_X70Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.615    dp/rf/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         84.615    
                         arrival time                         -79.524    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.663%)  route 3.521ns (83.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.456    75.778 r  keyb/keyb_char_reg[23]/Q
                         net (fo=6, routed)           2.259    78.037    mips/dp/data5[1]
    SLICE_X69Y90         LUT6 (Prop_lut6_I0_O)        0.124    78.161 r  mips/dp/rf_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.149    78.310    mips/dp/mem_readdata[21]
    SLICE_X69Y90         LUT5 (Prop_lut5_I0_O)        0.124    78.434 r  mips/dp/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           1.113    79.547    dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X76Y81         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.584    85.010    dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X76Y81         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.094    85.103    
                         clock uncertainty           -0.222    84.881    
    SLICE_X76Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.653    dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.653    
                         arrival time                         -79.547    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.206ns  (logic 1.070ns (25.438%)  route 3.136ns (74.562%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 84.930 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.419    75.741 r  keyb/keyb_char_reg[31]/Q
                         net (fo=6, routed)           1.275    77.016    mips/dp/data7[1]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.325    77.340 r  mips/dp/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           1.336    78.676    mips/dp/mem_readdata[30]
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    79.002 r  mips/dp/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.526    79.528    dp/rf/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X70Y86         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.504    84.930    dp/rf/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X70Y86         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.094    85.023    
                         clock uncertainty           -0.222    84.801    
    SLICE_X70Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.640    dp/rf/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         84.640    
                         arrival time                         -79.528    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.128ns  (logic 0.842ns (20.397%)  route 3.286ns (79.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 85.014 - 80.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 75.322 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.717    75.322    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.419    75.741 r  keyb/keyb_char_reg[31]/Q
                         net (fo=6, routed)           1.275    77.016    mips/dp/data7[1]
    SLICE_X82Y85         LUT4 (Prop_lut4_I1_O)        0.299    77.315 r  mips/dp/rf_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           1.294    78.608    mips/dp/mem_readdata[29]
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    78.732 r  mips/dp/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.718    79.450    dp/rf/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X74Y84         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.588    85.014    dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X74Y84         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.094    85.107    
                         clock uncertainty           -0.222    84.885    
    SLICE_X74Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    84.636    dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         84.636    
                         arrival time                         -79.450    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.279ns  (logic 0.704ns (16.452%)  route 3.575ns (83.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 85.016 - 80.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 75.223 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.636    75.239    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=401, routed)         1.619    75.223    accel/accel/Accel_Calculation/clk100
    SLICE_X68Y106        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDRE (Prop_fdre_C_Q)         0.456    75.679 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/Q
                         net (fo=1, routed)           2.077    77.757    mips/dp/ACCEL_Y_CLIP_reg[8][6]
    SLICE_X81Y80         LUT6 (Prop_lut6_I5_O)        0.124    77.881 r  mips/dp/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.580    78.460    mips/dp/mem_readdata[6]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    78.584 r  mips/dp/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.918    79.502    dp/rf/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.516    84.939    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=128, routed)         1.590    85.016    dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.094    85.109    
                         clock uncertainty           -0.222    84.887    
    SLICE_X76Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.726    dp/rf/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         84.726    
                         arrival time                         -79.502    
  -------------------------------------------------------------------
                         slack                                  5.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.083%)  route 0.690ns (74.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.597     1.518    keyb/clk100
    SLICE_X86Y80         FDRE                                         r  keyb/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyb/keyb_char_reg[4]/Q
                         net (fo=2, routed)           0.280     1.940    mips/dp/Q[4]
    SLICE_X83Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.985 r  mips/dp/rf_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.137     2.122    mips/dp/mem_readdata[4]
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.167 r  mips/dp/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.272     2.439    dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.865     2.032    dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.198     1.834    
                         clock uncertainty            0.222     2.056    
    SLICE_X78Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.200    dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.231ns (24.725%)  route 0.703ns (75.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.597     1.518    keyb/clk100
    SLICE_X86Y80         FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyb/keyb_char_reg[6]/Q
                         net (fo=2, routed)           0.304     1.963    mips/dp/Q[6]
    SLICE_X81Y80         LUT6 (Prop_lut6_I3_O)        0.045     2.008 r  mips/dp/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.196     2.203    mips/dp/mem_readdata[6]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.045     2.248 r  mips/dp/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.204     2.453    dp/rf/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.198     1.831    
                         clock uncertainty            0.222     2.053    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.200    dp/rf/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.231ns (24.341%)  route 0.718ns (75.659%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.565     1.486    accel/accel/Accel_Calculation/clk100
    SLICE_X68Y101        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.413     2.041    mips/dp/ACCEL_X_CLIP_reg[8][7]
    SLICE_X70Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  mips/dp/rf_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.052     2.138    mips/dp/rf_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X70Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.183 r  mips/dp/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.253     2.435    dp/rf/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.833     2.000    dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y85         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.198     1.802    
                         clock uncertainty            0.222     2.024    
    SLICE_X70Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.171    dp/rf/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.231ns (24.300%)  route 0.720ns (75.700%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.596     1.517    keyb/clk100
    SLICE_X85Y80         FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyb/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.231     1.889    mips/dp/Q[8]
    SLICE_X82Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  mips/dp/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=1, routed)           0.175     2.109    mips/dp/rf_reg_r1_0_31_12_17_i_9_n_0
    SLICE_X82Y83         LUT3 (Prop_lut3_I0_O)        0.045     2.154 r  mips/dp/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.314     2.468    dp/rf/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X78Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.864     2.031    dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X78Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.198     1.833    
                         clock uncertainty            0.222     2.055    
    SLICE_X78Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.179    dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.271ns (26.626%)  route 0.747ns (73.374%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.564     1.485    accel/accel/Accel_Calculation/clk100
    SLICE_X68Y106        FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q
                         net (fo=1, routed)           0.421     2.035    mips/dp/ACCEL_Y_CLIP_reg[8][8]
    SLICE_X68Y86         LUT6 (Prop_lut6_I1_O)        0.098     2.133 r  mips/dp/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.059     2.192    mips/dp/rf_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X68Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.237 r  mips/dp/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.266     2.503    dp/rf/rf_reg_r2_0_31_6_11/DIB0
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.864     2.031    dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X76Y87         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.198     1.833    
                         clock uncertainty            0.222     2.055    
    SLICE_X76Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.201    dp/rf/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.271ns (28.174%)  route 0.691ns (71.826%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.596     1.517    keyb/clk100
    SLICE_X85Y80         FDRE                                         r  keyb/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  keyb/keyb_char_reg[7]/Q
                         net (fo=2, routed)           0.297     1.943    mips/dp/Q[7]
    SLICE_X80Y79         LUT6 (Prop_lut6_I3_O)        0.098     2.041 r  mips/dp/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.122     2.162    mips/dp/mem_readdata[7]
    SLICE_X80Y79         LUT5 (Prop_lut5_I0_O)        0.045     2.207 r  mips/dp/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.272     2.479    dp/rf/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.862     2.029    dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X78Y82         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.198     1.831    
                         clock uncertainty            0.222     2.053    
    SLICE_X78Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.173    dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.231ns (23.219%)  route 0.764ns (76.781%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.596     1.517    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyb/keyb_char_reg[12]/Q
                         net (fo=2, routed)           0.337     1.995    mips/dp/data3[0]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  mips/dp/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.113     2.153    mips/dp/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X82Y82         LUT3 (Prop_lut3_I0_O)        0.045     2.198 r  mips/dp/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.314     2.512    dp/rf/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X78Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.864     2.031    dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X78Y84         RAMD32                                       r  dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.198     1.833    
                         clock uncertainty            0.222     2.055    
    SLICE_X78Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.202    dp/rf/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.231ns (23.457%)  route 0.754ns (76.543%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.596     1.517    keyb/clk100
    SLICE_X85Y80         FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyb/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.231     1.889    mips/dp/Q[8]
    SLICE_X82Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  mips/dp/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=1, routed)           0.175     2.109    mips/dp/rf_reg_r1_0_31_12_17_i_9_n_0
    SLICE_X82Y83         LUT3 (Prop_lut3_I0_O)        0.045     2.154 r  mips/dp/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.348     2.502    dp/rf/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X76Y85         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.863     2.030    dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X76Y85         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.198     1.832    
                         clock uncertainty            0.222     2.054    
    SLICE_X76Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.178    dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.231ns (22.806%)  route 0.782ns (77.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.597     1.518    keyb/clk100
    SLICE_X86Y80         FDRE                                         r  keyb/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyb/keyb_char_reg[4]/Q
                         net (fo=2, routed)           0.280     1.940    mips/dp/Q[4]
    SLICE_X83Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.985 r  mips/dp/rf_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.137     2.122    mips/dp/mem_readdata[4]
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.045     2.167 r  mips/dp/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.364     2.531    dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.866     2.033    dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y89         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.198     1.835    
                         clock uncertainty            0.222     2.057    
    SLICE_X76Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.201    dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp/rf/rf_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.231ns (22.447%)  route 0.798ns (77.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.558     1.477    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=401, routed)         0.596     1.517    keyb/clk100
    SLICE_X87Y79         FDRE                                         r  keyb/keyb_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyb/keyb_char_reg[12]/Q
                         net (fo=2, routed)           0.337     1.995    mips/dp/data3[0]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  mips/dp/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.113     2.153    mips/dp/rf_reg_r1_0_31_12_17_i_8_n_0
    SLICE_X82Y82         LUT3 (Prop_lut3_I0_O)        0.045     2.198 r  mips/dp/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.348     2.546    dp/rf/rf_reg_r2_0_31_12_17/DIA0
    SLICE_X76Y85         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=128, routed)         0.863     2.030    dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X76Y85         RAMD32                                       r  dp/rf/rf_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.198     1.832    
                         clock uncertainty            0.222     2.054    
    SLICE_X76Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.201    dp/rf/rf_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.345    





