Analysis & Synthesis report for SRAM_TEST
Tue Apr 02 20:34:24 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state
 10. State Machine - |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state
 11. State Machine - |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state
 12. State Machine - |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_state
 13. State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|m_next
 14. State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|m_state
 15. State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|i_next
 16. State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|i_state
 17. State Machine - |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Logic Cells Representing Combinational Loops
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Added for RAM Pass-Through Logic
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch
 28. Source assignments for system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 29. Source assignments for system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated
 30. Source assignments for system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated
 31. Source assignments for system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated
 32. Source assignments for system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated
 33. Source assignments for system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 34. Source assignments for system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 35. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 36. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 37. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
 38. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
 41. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 42. Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 43. Source assignments for system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_2c41:auto_generated
 44. Source assignments for system0:u0|jtag_uart:the_jtag_uart
 45. Source assignments for system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 46. Source assignments for system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 47. Source assignments for system0:u0|sdram:the_sdram
 48. Source assignments for system0:u0|system0_clock_0:the_system0_clock_0
 49. Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 50. Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 51. Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 52. Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 53. Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_bit_pipe:endofpacket_bit_pipe
 54. Source assignments for system0:u0|system0_clock_1:the_system0_clock_1
 55. Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 56. Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 57. Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 58. Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 59. Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_bit_pipe:endofpacket_bit_pipe
 60. Source assignments for system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch
 61. Source assignments for sld_hub:sld_hub_inst
 62. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 63. Source assignments for system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated
 64. Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl
 66. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 67. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 69. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht
 71. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 73. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 75. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
 77. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
 78. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 79. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 81. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 84. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 85. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 86. Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 87. Parameter Settings for User Entity Instance: system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom
 88. Parameter Settings for User Entity Instance: system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 89. Parameter Settings for User Entity Instance: system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 90. Parameter Settings for User Entity Instance: system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 91. Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 92. Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 93. Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 94. Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 95. Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 96. Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 97. Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 98. Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 99. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
100. Parameter Settings for Inferred Entity Instance: system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0
101. altpll Parameter Settings by Entity Instance
102. altsyncram Parameter Settings by Entity Instance
103. altmult_add Parameter Settings by Entity Instance
104. scfifo Parameter Settings by Entity Instance
105. Port Connectivity Checks: "system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch"
106. Port Connectivity Checks: "system0:u0|system0_clock_1:the_system0_clock_1"
107. Port Connectivity Checks: "system0:u0|system0_clock_1_in_arbitrator:the_system0_clock_1_in"
108. Port Connectivity Checks: "system0:u0|system0_clock_0:the_system0_clock_0"
109. Port Connectivity Checks: "system0:u0|system0_clock_0_in_arbitrator:the_system0_clock_0_in"
110. Port Connectivity Checks: "system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
111. Port Connectivity Checks: "system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1"
112. Port Connectivity Checks: "system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1"
113. Port Connectivity Checks: "system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
114. Port Connectivity Checks: "system0:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
115. Port Connectivity Checks: "system0:u0|epcs_flash_controller:the_epcs_flash_controller|tornado_epcs_flash_controller_atom:the_tornado_epcs_flash_controller_atom"
116. Port Connectivity Checks: "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"
117. Port Connectivity Checks: "system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch"
118. Port Connectivity Checks: "system0:u0"
119. Port Connectivity Checks: "SDRAM_PLL:PLL1"
120. Analysis & Synthesis Messages
121. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 02 20:34:24 2019    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; SRAM_TEST                                ;
; Top-level Entity Name              ; SRAM_SOC                                 ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 4,830                                    ;
;     Total combinational functions  ; 3,689                                    ;
;     Dedicated logic registers      ; 2,815                                    ;
; Total registers                    ; 2815                                     ;
; Total pins                         ; 111                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 59,520                                   ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; SRAM_SOC           ; SRAM_TEST          ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+
; system0.v                        ; yes             ; User Verilog HDL File                  ; H:/sram/quartus_project/system0.v                                      ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                  ; H:/sram/quartus_project/Reset_Delay.v                                  ;
; SDRAM_PLL.v                      ; yes             ; User Wizard-Generated File             ; H:/sram/quartus_project/SDRAM_PLL.v                                    ;
; SRAM_SOC.v                       ; yes             ; User Verilog HDL File                  ; H:/sram/quartus_project/SRAM_SOC.v                                     ;
; avalon_wrapper_0.v               ; yes             ; User Verilog HDL File                  ; H:/sram/quartus_project/avalon_wrapper_0.v                             ;
; SRAM/src/avalon_wrapper.v        ; yes             ; User Verilog HDL File                  ; H:/sram/quartus_project/SRAM/src/avalon_wrapper.v                      ;
; SRAM/src/sram_ctrl.v             ; yes             ; User Verilog HDL File                  ; H:/sram/quartus_project/SRAM/src/sram_ctrl.v                           ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf                ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc             ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc           ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc         ;
; cpu.v                            ; yes             ; Encrypted Altera IP File               ; H:/sram/quartus_project/cpu.v                                          ;
; cpu_test_bench.v                 ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/cpu_test_bench.v                               ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf            ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc     ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc               ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc            ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc             ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc              ;
; altqpram.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc              ;
; db/altsyncram_qed1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_qed1.tdf                         ;
; db/altsyncram_u0g1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_u0g1.tdf                         ;
; db/altsyncram_pkf1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_pkf1.tdf                         ;
; db/altsyncram_p2f1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_p2f1.tdf                         ;
; db/altsyncram_q2f1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_q2f1.tdf                         ;
; cpu_mult_cell.v                  ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/cpu_mult_cell.v                                ;
; altmult_add.tdf                  ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf           ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;
; stratix_mac_out.inc              ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/stratix_mac_out.inc       ;
; db/mult_add_4cr2.tdf             ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/mult_add_4cr2.tdf                           ;
; db/ded_mult_2o81.tdf             ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/ded_mult_2o81.tdf                           ;
; db/dffpipe_93c.tdf               ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/dffpipe_93c.tdf                             ;
; db/mult_add_6cr2.tdf             ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/mult_add_6cr2.tdf                           ;
; db/altsyncram_t072.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_t072.tdf                         ;
; cpu_ociram_default_contents.mif  ; yes             ; Auto-Found Memory Initialization File  ; H:/sram/quartus_project/cpu_ociram_default_contents.mif                ;
; cpu_oci_test_bench.v             ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/cpu_oci_test_bench.v                           ;
; db/altsyncram_e502.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_e502.tdf                         ;
; cpu_jtag_debug_module_wrapper.v  ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/cpu_jtag_debug_module_wrapper.v                ;
; cpu_jtag_debug_module_tck.v      ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/cpu_jtag_debug_module_tck.v                    ;
; altera_std_synchronizer.v        ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v ;
; cpu_jtag_debug_module_sysclk.v   ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/cpu_jtag_debug_module_sysclk.v                 ;
; sld_virtual_jtag_basic.v         ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;
; dm9000a_0.v                      ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/dm9000a_0.v                                    ;
; DM9000A_IF.v                     ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/DM9000A_IF.v                                   ;
; epcs_flash_controller.v          ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/epcs_flash_controller.v                        ;
; db/altsyncram_2c41.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_2c41.tdf                         ;
; jtag_uart.v                      ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/jtag_uart.v                                    ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf                ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_regfifo.inc             ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_dpfifo.inc              ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_i2fifo.inc              ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_fffifo.inc              ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.inc              ;
; db/scfifo_1n21.tdf               ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/scfifo_1n21.tdf                             ;
; db/a_dpfifo_8t21.tdf             ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/a_dpfifo_8t21.tdf                           ;
; db/a_fefifo_7cf.tdf              ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/a_fefifo_7cf.tdf                            ;
; db/cntr_rj7.tdf                  ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/cntr_rj7.tdf                                ;
; db/dpram_5h21.tdf                ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/dpram_5h21.tdf                              ;
; db/altsyncram_9tl1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_9tl1.tdf                         ;
; db/cntr_fjb.tdf                  ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/cntr_fjb.tdf                                ;
; alt_jtag_atlantic.v              ; yes             ; Encrypted Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;
; sdram.v                          ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/sdram.v                                        ;
; sys_clk_timer.v                  ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/sys_clk_timer.v                                ;
; sysid.v                          ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/sysid.v                                        ;
; system0_clock_0.v                ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/system0_clock_0.v                              ;
; system0_clock_1.v                ; yes             ; Auto-Found Verilog HDL File            ; H:/sram/quartus_project/system0_clock_1.v                              ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd               ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;
; db/altsyncram_aek1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/sram/quartus_project/db/altsyncram_aek1.tdf                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                ;
+---------------------------------------------+----------------------------------------------+
; Resource                                    ; Usage                                        ;
+---------------------------------------------+----------------------------------------------+
; Estimated Total logic elements              ; 4,830                                        ;
;                                             ;                                              ;
; Total combinational functions               ; 3689                                         ;
; Logic element usage by number of LUT inputs ;                                              ;
;     -- 4 input functions                    ; 1819                                         ;
;     -- 3 input functions                    ; 1165                                         ;
;     -- <=2 input functions                  ; 705                                          ;
;                                             ;                                              ;
; Logic elements by mode                      ;                                              ;
;     -- normal mode                          ; 3124                                         ;
;     -- arithmetic mode                      ; 565                                          ;
;                                             ;                                              ;
; Total registers                             ; 2815                                         ;
;     -- Dedicated logic registers            ; 2815                                         ;
;     -- I/O registers                        ; 0                                            ;
;                                             ;                                              ;
; I/O pins                                    ; 111                                          ;
; Total memory bits                           ; 59520                                        ;
; Embedded Multiplier 9-bit elements          ; 4                                            ;
; Total PLLs                                  ; 1                                            ;
; Maximum fan-out node                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2430                                         ;
; Total fan-out                               ; 26111                                        ;
; Average fan-out                             ; 3.82                                         ;
+---------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                 ; Library Name ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SRAM_SOC                                                                                                   ; 3689 (2)          ; 2815 (0)     ; 59520       ; 4            ; 0       ; 2         ; 111  ; 0            ; |SRAM_SOC                                                                                                                                                                                                                                           ; work         ;
;    |Reset_Delay:delay1|                                                                                     ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|Reset_Delay:delay1                                                                                                                                                                                                                        ; work         ;
;    |SDRAM_PLL:PLL1|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|SDRAM_PLL:PLL1                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|SDRAM_PLL:PLL1|altpll:altpll_component                                                                                                                                                                                                    ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                   ; 119 (79)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|sld_hub:sld_hub_inst                                                                                                                                                                                                                      ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                             ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                              ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                            ; work         ;
;    |system0:u0|                                                                                             ; 3535 (1)          ; 2714 (0)     ; 59520       ; 4            ; 0       ; 2         ; 0    ; 0            ; |SRAM_SOC|system0:u0                                                                                                                                                                                                                                ; work         ;
;       |avalon_wrapper_0:the_avalon_wrapper_0|                                                               ; 652 (0)           ; 398 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0                                                                                                                                                                                          ; work         ;
;          |avalon_wrapper:avalon_wrapper_0|                                                                  ; 652 (156)         ; 398 (185)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0                                                                                                                                                          ; work         ;
;             |sram_ctrl:u_sram_ctrl|                                                                         ; 496 (496)         ; 213 (213)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl                                                                                                                                    ; work         ;
;                |altsyncram:inner_reg_rtl_0|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0                                                                                                         ; work         ;
;                   |altsyncram_aek1:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated                                                                          ; work         ;
;       |avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0                                                                                                                                                 ; work         ;
;       |cpu:the_cpu|                                                                                         ; 1712 (1470)       ; 1365 (1181)  ; 46208       ; 4            ; 0       ; 2         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu                                                                                                                                                                                                                    ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;                |altsyncram_pkf1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated                                                                                                                                    ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_qed1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                            ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                     ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                       ; work         ;
;             |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ; work         ;
;                |altsyncram_u0g1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated                                                                                                                              ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                    ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                 ; work         ;
;                |mult_add_4cr2:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                    ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                            ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                 ; work         ;
;                |mult_add_6cr2:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                    ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                            ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                  ; 231 (37)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                               ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                              ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                    ; 80 (80)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                 ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                         ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_t072:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated          ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;                |altsyncram_p2f1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated                                                                                                            ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;                |altsyncram_q2f1:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated                                                                                                            ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                      ; 225 (225)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                        ; 104 (104)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                          ; 34 (34)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ; work         ;
;       |dm9000a_0:the_dm9000a_0|                                                                             ; 1 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|dm9000a_0:the_dm9000a_0                                                                                                                                                                                                        ; work         ;
;          |DM9000A_IF:the_DM9000A_IF|                                                                        ; 1 (1)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF                                                                                                                                                                              ; work         ;
;       |dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|                                    ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0                                                                                                                                                               ; work         ;
;       |epcs_flash_controller:the_epcs_flash_controller|                                                     ; 117 (5)           ; 116 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller                                                                                                                                                                                ; work         ;
;          |altsyncram:the_boot_copier_rom|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                                                                 ; work         ;
;             |altsyncram_2c41:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_2c41:auto_generated                                                                                                                  ; work         ;
;          |epcs_flash_controller_sub:the_epcs_flash_controller_sub|                                          ; 112 (112)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub                                                                                                                        ; work         ;
;          |tornado_epcs_flash_controller_atom:the_tornado_epcs_flash_controller_atom|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|tornado_epcs_flash_controller_atom:the_tornado_epcs_flash_controller_atom                                                                                                      ; work         ;
;       |epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|      ; 21 (21)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port                                                                                                                                 ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                             ; 135 (33)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                    ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ; work         ;
;             |scfifo:rfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                              ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                  ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ; work         ;
;             |scfifo:wfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                              ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                  ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ; work         ;
;       |sdram:the_sdram|                                                                                     ; 265 (215)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sdram:the_sdram                                                                                                                                                                                                                ; work         ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                            ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                          ; work         ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                    ; 102 (52)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                               ; work         ;
;          |rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1| ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1                                                                                              ; work         ;
;          |rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1| ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1                                                                                              ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                     ; 74 (74)           ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                               ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                              ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ; work         ;
;       |system0_clock_0:the_system0_clock_0|                                                                 ; 32 (17)           ; 130 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0                                                                                                                                                                                            ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                        ; work         ;
;          |system0_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                      ; work         ;
;          |system0_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                   ; work         ;
;          |system0_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                  ; work         ;
;          |system0_clock_0_master_FSM:master_FSM|                                                            ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM                                                                                                                                                      ; work         ;
;          |system0_clock_0_slave_FSM:slave_FSM|                                                              ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM                                                                                                                                                        ; work         ;
;       |system0_clock_0_out_arbitrator:the_system0_clock_0_out|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_0_out_arbitrator:the_system0_clock_0_out                                                                                                                                                                         ; work         ;
;       |system0_clock_1:the_system0_clock_1|                                                                 ; 23 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1                                                                                                                                                                                            ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                        ; work         ;
;          |system0_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                      ; work         ;
;          |system0_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                   ; work         ;
;          |system0_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                     ; work         ;
;          |system0_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                  ; work         ;
;          |system0_clock_1_master_FSM:master_FSM|                                                            ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM                                                                                                                                                      ; work         ;
;          |system0_clock_1_slave_FSM:slave_FSM|                                                              ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM                                                                                                                                                        ; work         ;
;       |system0_clock_1_in_arbitrator:the_system0_clock_1_in|                                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1_in_arbitrator:the_system0_clock_1_in                                                                                                                                                                           ; work         ;
;       |system0_clock_1_out_arbitrator:the_system0_clock_1_out|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_clock_1_out_arbitrator:the_system0_clock_1_out                                                                                                                                                                         ; work         ;
;       |system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch                                                                                                                                                   ; work         ;
;       |system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_SOC|system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch                                                                                                                                               ; work         ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                               ;
; system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_bht_ram.mif                    ;
; system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                               ;
; system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; cpu_ic_tag_ram.mif                 ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_ociram_default_contents.mif    ;
; system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_a.mif                   ;
; system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_b.mif                   ;
; system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_2c41:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; ROM              ; 128          ; 32           ; --           ; --           ; 4096  ; epcs_flash_controller_boot_rom.hex ;
; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                               ;
; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+--------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                   ;
+------------------+------------------+------------------+--------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                  ;
; master_state.010 ; 0                ; 1                ; 1                                                                  ;
; master_state.100 ; 1                ; 0                ; 1                                                                  ;
+------------------+------------------+------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                    ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                  ;
; slave_state.010 ; 0               ; 1               ; 1                                                                  ;
; slave_state.100 ; 1               ; 0               ; 1                                                                  ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+--------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                   ;
+------------------+------------------+------------------+--------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                  ;
; master_state.010 ; 0                ; 1                ; 1                                                                  ;
; master_state.100 ; 1                ; 0                ; 1                                                                  ;
+------------------+------------------+------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                    ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                  ;
; slave_state.010 ; 0               ; 1               ; 1                                                                  ;
; slave_state.100 ; 1               ; 0               ; 1                                                                  ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|m_next                                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|m_state                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|i_next    ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|sdram:the_sdram|i_state                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_out                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_in_d1                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[22]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[22]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[11]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[11]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[12]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[12]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[13]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[13]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[14]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[14]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[15]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[15]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[16]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[16]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[17]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[17]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[18]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[18]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[19]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[19]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[20]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[20]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[21]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[21]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_in_d1                                                                                                                                            ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_address[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_address[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_byteenable[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_byteenable[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_byteenable[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_byteenable[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[22]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[22]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[16]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[16]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[17]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[17]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[18]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[18]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[19]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[19]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[20]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[20]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[21]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[21]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_address_d1[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_byteenable_d1[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_byteenable_d1[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_byteenable_d1[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_byteenable_d1[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                         ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                         ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_1:the_system0_clock_1|slave_writedata_d1[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system0:u0|system0_clock_0:the_system0_clock_0|slave_writedata_d1[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                    ; Latch Enable Signal                                                                        ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~0 ; yes                    ;
; Number of user-specified and inferred latches = 32                                            ;                                                                                            ;                        ;
+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; system0:u0|cpu:the_cpu|Mn_rot_step2[2]~64              ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[17]~70             ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[24]~65             ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[15]~71             ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[22]~66             ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[21]~67             ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[20]~68             ;    ;
; system0:u0|cpu:the_cpu|Mn_rot_step2[19]~69             ;    ;
; system0:u0|cpu:the_cpu|M_rot_step1[21]~65              ;    ;
; system0:u0|cpu:the_cpu|M_rot_step1[2]~64               ;    ;
; Number of logic cells representing combinational loops ; 10 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                   ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram:the_sdram|i_addr[4..5]                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[4..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|M_control_reg_rddata[4..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4..31]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg7[8,11..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_sta_addr[10..31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[8..31]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[10..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[5..7]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[10..31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[8..31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg7[5..7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                 ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait                                                                                                                                    ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter                                                                                                                            ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|last_cycle_system0_clock_1_out_granted_slave_sdram_s1                                                                                                 ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|last_cycle_system0_clock_0_out_granted_slave_sdram_s1                                                                                                 ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                                ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                            ; Lost fanout                                                                                                                                                     ;
; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                             ; Merged with system0:u0|cpu:the_cpu|reset_d1                                                                                                                     ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_is_running                                                                                                                                     ; Merged with system0:u0|system0_clock_0:the_system0_clock_0|slave_byteenable_d1[0]                                                                               ;
; system0:u0|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                                     ; Merged with system0:u0|sdram:the_sdram|i_addr[11]                                                                                                               ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|d1_epcs_flash_controller_epcs_control_port_end_xfer                                     ; Merged with system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|d1_reasons_to_wait                        ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                           ; Merged with system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                            ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[9]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[9]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[8]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[8]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[7]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[7]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[7]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[7]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[6]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[6]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[6]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[6]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[5]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[5]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[4]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[4]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[4]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[4]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[3]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[3]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[2]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[2]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[2]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[2]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[1]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[1]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[1]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[1]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|addr[0]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|data[0]                                                                                    ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]                                ;
; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_6                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6 ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_5                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5 ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_4                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4 ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_3                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3 ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_2                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2 ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_1                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1 ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|full_0                                               ; Merged with system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0 ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                           ; Merged with system0:u0|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                            ;
; system0:u0|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                            ; Merged with system0:u0|cpu:the_cpu|D_ctrl_b_not_src                                                                                                             ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_cen                                                                                      ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag                                     ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port ; Lost fanout                                                                                                                                                     ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port        ; Lost fanout                                                                                                                                                     ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                       ; Lost fanout                                                                                                                                                     ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                              ; Lost fanout                                                                                                                                                     ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]                            ; Lost fanout                                                                                                                                                     ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer                               ; Lost fanout                                                                                                                                                     ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]                   ; Lost fanout                                                                                                                                                     ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                  ; Lost fanout                                                                                                                                                     ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                     ; Lost fanout                                                                                                                                                     ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                         ; Lost fanout                                                                                                                                                     ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[2]                                                                      ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[4]                                                                      ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[1]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[6]                                                                      ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[2]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[8]                                                                      ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[10]                                                                     ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[4]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[12]                                                                     ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[14]                                                                     ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[6]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[16]                                                                     ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[7]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[20]                                                                     ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[9]                                ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[18]                                                                     ; Merged with system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[8]                                ;
; system0:u0|sdram:the_sdram|m_next~38                                                                                                                                                              ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram:the_sdram|m_next~39                                                                                                                                                              ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram:the_sdram|m_next~42                                                                                                                                                              ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram:the_sdram|m_next~43                                                                                                                                                              ; Lost fanout                                                                                                                                                     ;
; system0:u0|sdram:the_sdram|m_next~45                                                                                                                                                              ; Lost fanout                                                                                                                                                     ;
; Total Number of Removed Registers = 396                                                                                                                                                           ;                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                        ; Stuck at GND              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break,                                                                                       ;
;                                                                                                                                                                          ; due to stuck port data_in ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                     ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                              ; Stuck at GND              ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait,                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                                 ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]   ; Stuck at GND              ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port, ;
;                                                                                                                                                                          ; due to stuck port data_in ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer                                ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                         ; Stuck at GND              ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0],                                                                                  ;
;                                                                                                                                                                          ; due to stuck port data_in ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                      ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[28]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[28]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[27]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[27]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[26]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[26]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[25]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[25]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[24]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[24]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[23]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[23]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[22]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[22]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[21]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[21]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[20]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[20]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[19]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[19]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[18]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[18]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[17]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[17]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[16]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[16]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[15]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[15]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[14]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[14]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[13]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[13]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[12]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[12]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[11]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[11]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[10]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[10]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[9]                                                                                                                           ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[9]                                                                                                                                                     ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[8]                                                                                                                           ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[8]                                                                                                                                                     ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[7]                                                                                                                           ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[7]                                                                                                                                                     ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[6]                                                                                                                           ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[6]                                                                                                                                                     ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[5]                                                                                                                           ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[5]                                                                                                                                                     ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[4]                                                                                                                           ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[4]                                                                                                                                                     ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                              ; Stuck at GND              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                   ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                            ; Stuck at GND              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                            ; Stuck at GND              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[8]                                                      ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[8]                                                                                                       ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[9]                                                      ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[9]                                                                                                       ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[10]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[10]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[11]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[11]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[12]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[12]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[13]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[13]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[14]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[14]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[15]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[15]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[16]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[16]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[17]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[17]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[18]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[18]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[19]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[19]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[20]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[20]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[21]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[21]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[22]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[22]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[23]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[23]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[24]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[24]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[25]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[25]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[26]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[26]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[27]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[27]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[28]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[28]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[29]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[29]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[30]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[30]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[31]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg6[31]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[10]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[10]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[11]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[11]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[12]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[12]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[13]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[13]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[14]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[14]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[15]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[15]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[16]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[16]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[17]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[17]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[18]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[18]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[19]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[19]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[20]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[20]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[21]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[21]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[22]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[22]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[23]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[23]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[24]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[24]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[25]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[25]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[26]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[26]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[27]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[27]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[28]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[28]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[29]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[29]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[30]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[30]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[31]                                                     ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[31]                                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[5]                                                        ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg7[5]                                                                                                       ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[6]                                                        ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg7[6]                                                                                                       ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[7]                                                        ; Stuck at GND              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg7[7]                                                                                                       ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[31]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[31]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                                                           ; Stuck at GND              ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                      ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[30]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[30]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu:the_cpu|E_control_reg_rddata[29]                                                                                                                          ; Stuck at GND              ; system0:u0|cpu:the_cpu|M_control_reg_rddata[29]                                                                                                                                                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable ; Stuck at GND              ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]                    ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                       ; Stuck at GND              ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                          ;
;                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2815  ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 303   ;
; Number of registers using Asynchronous Clear ; 2264  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1845  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[4]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[5]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                                                    ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[10]                                                                                                   ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[12]                                                                                                   ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                   ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[19]                                                                                                   ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[20]                                                                                                   ; 3       ;
; system0:u0|sys_clk_timer:the_sys_clk_timer|internal_counter[23]                                                                                                   ; 3       ;
; system0:u0|sdram:the_sdram|m_cmd[0]                                                                                                                               ; 2       ;
; system0:u0|sdram:the_sdram|m_cmd[1]                                                                                                                               ; 2       ;
; system0:u0|sdram:the_sdram|m_cmd[2]                                                                                                                               ; 2       ;
; system0:u0|sdram:the_sdram|m_cmd[3]                                                                                                                               ; 1       ;
; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N                                                                                            ; 1       ;
; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                                                                            ; 17      ;
; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_RD_N                                                                                            ; 1       ;
; system0:u0|sdram:the_sdram|i_addr[11]                                                                                                                             ; 10      ;
; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; 2       ;
; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; 2       ;
; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; 2       ;
; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; 2       ;
; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                         ; 11      ;
; system0:u0|jtag_uart:the_jtag_uart|t_dav                                                                                                                          ; 3       ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|fifo_contains_ones_n ; 3       ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|fifo_contains_ones_n ; 3       ;
; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                ; 5       ;
; system0:u0|sdram:the_sdram|refresh_counter[12]                                                                                                                    ; 2       ;
; system0:u0|sdram:the_sdram|refresh_counter[9]                                                                                                                     ; 2       ;
; system0:u0|sdram:the_sdram|refresh_counter[8]                                                                                                                     ; 2       ;
; system0:u0|sdram:the_sdram|refresh_counter[7]                                                                                                                     ; 2       ;
; system0:u0|sdram:the_sdram|refresh_counter[3]                                                                                                                     ; 2       ;
; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                             ; 13      ;
; system0:u0|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                 ; 2       ;
; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                         ; 6       ;
; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]   ; 5       ;
; system0:u0|cpu:the_cpu|M_pipe_flush                                                                                                                               ; 42      ;
; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                             ; 11      ;
; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                             ; 2       ;
; system0:u0|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                        ; 66      ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                               ; 3       ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                               ; 3       ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                               ; 2       ;
; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                               ; 3       ;
; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[0]                       ; 2       ;
; system0:u0|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                      ; 1       ;
; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_holding_reg[0]               ; 1       ;
; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|stateZero                                      ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                          ; 2       ;
; Total number of inverted registers = 53                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                 ; RAM Name                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[0]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[3]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[4]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[5]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[6]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[7]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[8]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[9]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[19] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[20] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0 ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|D_iw[21]                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|A_slow_inst_result[17]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|ic_tag_wraddress[0]                                                                                                                                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[24]                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|E_src2[29]                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|E_control_reg_rddata[3]                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|A_slow_inst_result[7]                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[13]                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[9]                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[0]                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|shift_reg[0]                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|M_st_data[24]                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|E_src1[12]                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[5]                                                                               ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|m_bank[1]                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[28]                                                                  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|F_pc[14]                                                                                                                                                       ;
; 6:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|cpu:the_cpu|M_pipe_flush_waddr[12]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|i_count[0]                                                                                                                                                 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15]                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|m_addr[11]                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|m_addr[4]                                                                                                                                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|m_addr[3]                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                          ;
; 34:1               ; 27 bits   ; 594 LEs       ; 54 LEs               ; 540 LEs                ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[16]                                                                   ;
; 21:1               ; 5 bits    ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[1]                                                                    ;
; 24:1               ; 5 bits    ; 80 LEs        ; 15 LEs               ; 65 LEs                 ; Yes        ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[1]                                                                      ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|active_addr[19]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SRAM_SOC|system0:u0|sdram:the_sdram|m_data[3]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|n_state~3                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|E_logic_result[5]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |SRAM_SOC|system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter_next_value[1]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[0]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|F_iw[4]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|Selector3                                                                                          ;
; 8:1                ; 21 bits   ; 105 LEs       ; 84 LEs               ; 21 LEs                 ; No         ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux1                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux25                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux29                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|sdram:the_sdram|comb~3                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SRAM_SOC|system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|updated_one_count~16                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SRAM_SOC|system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|updated_one_count~18                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|D_dst_regnum[1]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|A_wr_data_unfiltered[1]                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|Selector3                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|E_alu_result[31]                                                                                                                                               ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|E_alu_result[18]                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|D_src2_reg[26]                                                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |SRAM_SOC|system0:u0|cpu:the_cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |SRAM_SOC|system0:u0|sdram:the_sdram|Selector35                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SRAM_SOC|system0:u0|sdram:the_sdram|Selector28                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |SRAM_SOC|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch ;
+---------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                            ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                       ;
; CUT                       ; ON    ; *    ; data_in_d1                                                          ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                       ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                            ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                        ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                        ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                           ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                    ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                   ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                               ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                   ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                               ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_2c41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for system0:u0|jtag_uart:the_jtag_uart   ;
+---------------------------+---------------------+------+----+
; Assignment                ; Value               ; From ; To ;
+---------------------------+---------------------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -  ;
+---------------------------+---------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for system0:u0|sdram:the_sdram             ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_0:the_system0_clock_0                  ;
+-------------------+-------+----------------------------+-------------------------------+
; Assignment        ; Value ; From                       ; To                            ;
+-------------------+-------+----------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]           ;
; CUT               ; ON    ; *                          ; slave_readdata[15]            ;
; CUT               ; ON    ; *                          ; slave_readdata[14]            ;
; CUT               ; ON    ; *                          ; slave_readdata[13]            ;
; CUT               ; ON    ; *                          ; slave_readdata[12]            ;
; CUT               ; ON    ; *                          ; slave_readdata[11]            ;
; CUT               ; ON    ; *                          ; slave_readdata[10]            ;
; CUT               ; ON    ; *                          ; slave_readdata[9]             ;
; CUT               ; ON    ; *                          ; slave_readdata[8]             ;
; CUT               ; ON    ; *                          ; slave_readdata[7]             ;
; CUT               ; ON    ; *                          ; slave_readdata[6]             ;
; CUT               ; ON    ; *                          ; slave_readdata[5]             ;
; CUT               ; ON    ; *                          ; slave_readdata[4]             ;
; CUT               ; ON    ; *                          ; slave_readdata[3]             ;
; CUT               ; ON    ; *                          ; slave_readdata[2]             ;
; CUT               ; ON    ; *                          ; slave_readdata[1]             ;
; CUT               ; ON    ; *                          ; slave_readdata[0]             ;
; CUT               ; ON    ; *                          ; slave_readdata[15]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[14]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[13]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[12]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[11]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[10]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[9]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[8]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[7]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[6]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[5]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[4]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[3]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[2]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[1]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[0]~reg0        ;
; CUT               ; ON    ; slave_writedata_d1[15]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[15]        ;
; CUT               ; ON    ; slave_writedata_d1[14]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[14]        ;
; CUT               ; ON    ; slave_writedata_d1[13]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[13]        ;
; CUT               ; ON    ; slave_writedata_d1[12]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[12]        ;
; CUT               ; ON    ; slave_writedata_d1[11]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[11]        ;
; CUT               ; ON    ; slave_writedata_d1[10]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[10]        ;
; CUT               ; ON    ; slave_writedata_d1[9]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[9]         ;
; CUT               ; ON    ; slave_writedata_d1[8]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[8]         ;
; CUT               ; ON    ; slave_writedata_d1[7]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[7]         ;
; CUT               ; ON    ; slave_writedata_d1[6]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[6]         ;
; CUT               ; ON    ; slave_writedata_d1[5]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[5]         ;
; CUT               ; ON    ; slave_writedata_d1[4]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[4]         ;
; CUT               ; ON    ; slave_writedata_d1[3]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[3]         ;
; CUT               ; ON    ; slave_writedata_d1[2]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[2]         ;
; CUT               ; ON    ; slave_writedata_d1[1]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[1]         ;
; CUT               ; ON    ; slave_writedata_d1[0]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]~reg0      ;
; CUT               ; ON    ; slave_address_d1[22]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[22]          ;
; CUT               ; ON    ; slave_address_d1[21]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[21]          ;
; CUT               ; ON    ; slave_address_d1[20]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[20]          ;
; CUT               ; ON    ; slave_address_d1[19]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[19]          ;
; CUT               ; ON    ; slave_address_d1[18]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[18]          ;
; CUT               ; ON    ; slave_address_d1[17]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[17]          ;
; CUT               ; ON    ; slave_address_d1[16]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[16]          ;
; CUT               ; ON    ; slave_address_d1[15]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[15]          ;
; CUT               ; ON    ; slave_address_d1[14]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[14]          ;
; CUT               ; ON    ; slave_address_d1[13]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[13]          ;
; CUT               ; ON    ; slave_address_d1[12]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[12]          ;
; CUT               ; ON    ; slave_address_d1[11]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[11]          ;
; CUT               ; ON    ; slave_address_d1[10]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[10]          ;
; CUT               ; ON    ; slave_address_d1[9]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[9]           ;
; CUT               ; ON    ; slave_address_d1[8]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[8]           ;
; CUT               ; ON    ; slave_address_d1[7]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[7]           ;
; CUT               ; ON    ; slave_address_d1[6]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[6]           ;
; CUT               ; ON    ; slave_address_d1[5]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[5]           ;
; CUT               ; ON    ; slave_address_d1[4]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[4]           ;
; CUT               ; ON    ; slave_address_d1[3]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[3]           ;
; CUT               ; ON    ; slave_address_d1[2]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[2]           ;
; CUT               ; ON    ; slave_address_d1[1]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[1]           ;
; CUT               ; ON    ; slave_address_d1[0]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[0]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]~reg0        ;
; CUT               ; ON    ; slave_nativeaddress_d1[21] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[21]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[20] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[20]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[19] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[19]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[18] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[18]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[17] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[17]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[16] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[16]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[15] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[15]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[14] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[14]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[13] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[13]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[12] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[12]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[11] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[11]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[10] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[10]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[9]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[9]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[8]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[8]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[7]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[7]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[6]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[6]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[5]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[5]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[4]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[4]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[3]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[3]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[2]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[2]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[1]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[1]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]~reg0     ;
; CUT               ; ON    ; slave_nativeaddress_d1[0]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[0]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]~reg0  ;
; CUT               ; ON    ; slave_byteenable_d1[1]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[1]        ;
; CUT               ; ON    ; slave_byteenable_d1[0]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]~reg0     ;
+-------------------+-------+----------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+---------------+
; Assignment                  ; Value                                                                ; From ; To            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1        ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1        ;
+-----------------------------+----------------------------------------------------------------------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; Assignment                  ; Value                                                                ; From ; To             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; Assignment                  ; Value                                                                ; From ; To             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; Assignment                  ; Value                                                                ; From ; To             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                         ;
+-------------------+-------+------------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                              ;
; CUT               ; ON    ; data_in_d1 ; *                                                                          ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                 ;
+-------------------+-------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_1:the_system0_clock_1                  ;
+-------------------+-------+----------------------------+-------------------------------+
; Assignment        ; Value ; From                       ; To                            ;
+-------------------+-------+----------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]           ;
; CUT               ; ON    ; *                          ; slave_readdata[15]            ;
; CUT               ; ON    ; *                          ; slave_readdata[14]            ;
; CUT               ; ON    ; *                          ; slave_readdata[13]            ;
; CUT               ; ON    ; *                          ; slave_readdata[12]            ;
; CUT               ; ON    ; *                          ; slave_readdata[11]            ;
; CUT               ; ON    ; *                          ; slave_readdata[10]            ;
; CUT               ; ON    ; *                          ; slave_readdata[9]             ;
; CUT               ; ON    ; *                          ; slave_readdata[8]             ;
; CUT               ; ON    ; *                          ; slave_readdata[7]             ;
; CUT               ; ON    ; *                          ; slave_readdata[6]             ;
; CUT               ; ON    ; *                          ; slave_readdata[5]             ;
; CUT               ; ON    ; *                          ; slave_readdata[4]             ;
; CUT               ; ON    ; *                          ; slave_readdata[3]             ;
; CUT               ; ON    ; *                          ; slave_readdata[2]             ;
; CUT               ; ON    ; *                          ; slave_readdata[1]             ;
; CUT               ; ON    ; *                          ; slave_readdata[0]             ;
; CUT               ; ON    ; *                          ; slave_readdata[15]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[14]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[13]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[12]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[11]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[10]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[9]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[8]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[7]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[6]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[5]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[4]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[3]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[2]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[1]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[0]~reg0        ;
; CUT               ; ON    ; slave_writedata_d1[15]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[15]        ;
; CUT               ; ON    ; slave_writedata_d1[14]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[14]        ;
; CUT               ; ON    ; slave_writedata_d1[13]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[13]        ;
; CUT               ; ON    ; slave_writedata_d1[12]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[12]        ;
; CUT               ; ON    ; slave_writedata_d1[11]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[11]        ;
; CUT               ; ON    ; slave_writedata_d1[10]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[10]        ;
; CUT               ; ON    ; slave_writedata_d1[9]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[9]         ;
; CUT               ; ON    ; slave_writedata_d1[8]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[8]         ;
; CUT               ; ON    ; slave_writedata_d1[7]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[7]         ;
; CUT               ; ON    ; slave_writedata_d1[6]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[6]         ;
; CUT               ; ON    ; slave_writedata_d1[5]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[5]         ;
; CUT               ; ON    ; slave_writedata_d1[4]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[4]         ;
; CUT               ; ON    ; slave_writedata_d1[3]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[3]         ;
; CUT               ; ON    ; slave_writedata_d1[2]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[2]         ;
; CUT               ; ON    ; slave_writedata_d1[1]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[1]         ;
; CUT               ; ON    ; slave_writedata_d1[0]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]~reg0      ;
; CUT               ; ON    ; slave_address_d1[22]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[22]          ;
; CUT               ; ON    ; slave_address_d1[21]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[21]          ;
; CUT               ; ON    ; slave_address_d1[20]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[20]          ;
; CUT               ; ON    ; slave_address_d1[19]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[19]          ;
; CUT               ; ON    ; slave_address_d1[18]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[18]          ;
; CUT               ; ON    ; slave_address_d1[17]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[17]          ;
; CUT               ; ON    ; slave_address_d1[16]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[16]          ;
; CUT               ; ON    ; slave_address_d1[15]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[15]          ;
; CUT               ; ON    ; slave_address_d1[14]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[14]          ;
; CUT               ; ON    ; slave_address_d1[13]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[13]          ;
; CUT               ; ON    ; slave_address_d1[12]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[12]          ;
; CUT               ; ON    ; slave_address_d1[11]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[11]          ;
; CUT               ; ON    ; slave_address_d1[10]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[10]          ;
; CUT               ; ON    ; slave_address_d1[9]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[9]           ;
; CUT               ; ON    ; slave_address_d1[8]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[8]           ;
; CUT               ; ON    ; slave_address_d1[7]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[7]           ;
; CUT               ; ON    ; slave_address_d1[6]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[6]           ;
; CUT               ; ON    ; slave_address_d1[5]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[5]           ;
; CUT               ; ON    ; slave_address_d1[4]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[4]           ;
; CUT               ; ON    ; slave_address_d1[3]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[3]           ;
; CUT               ; ON    ; slave_address_d1[2]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[2]           ;
; CUT               ; ON    ; slave_address_d1[1]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[1]           ;
; CUT               ; ON    ; slave_address_d1[0]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[0]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]~reg0        ;
; CUT               ; ON    ; slave_nativeaddress_d1[21] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[21]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[20] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[20]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[19] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[19]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[18] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[18]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[17] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[17]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[16] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[16]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[15] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[15]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[14] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[14]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[13] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[13]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[12] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[12]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[11] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[11]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[10] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[10]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[9]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[9]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[8]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[8]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[7]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[7]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[6]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[6]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[5]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[5]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[4]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[4]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[3]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[3]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[2]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[2]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[1]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[1]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]~reg0     ;
; CUT               ; ON    ; slave_nativeaddress_d1[0]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[0]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]~reg0  ;
; CUT               ; ON    ; slave_byteenable_d1[1]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[1]        ;
; CUT               ; ON    ; slave_byteenable_d1[0]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]~reg0     ;
+-------------------+-------+----------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+---------------+
; Assignment                  ; Value                                                                ; From ; To            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1        ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1        ;
+-----------------------------+----------------------------------------------------------------------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; Assignment                  ; Value                                                                ; From ; To             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; Assignment                  ; Value                                                                ; From ; To             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; Assignment                  ; Value                                                                ; From ; To             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                         ;
+-------------------+-------+------------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                              ;
; CUT               ; ON    ; data_in_d1 ; *                                                                          ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                 ;
+-------------------+-------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                           ;
; CUT                       ; ON    ; *    ; data_in_d1                                                              ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                              ;
+---------------------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; -3000             ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                    ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; CONFIG         ; 00000001 ; Unsigned Binary                                                                                                         ;
; IDLE           ; 00000010 ; Unsigned Binary                                                                                                         ;
; READ           ; 00000100 ; Unsigned Binary                                                                                                         ;
; WRITE          ; 00001000 ; Unsigned Binary                                                                                                         ;
; UPDATE         ; 00010000 ; Unsigned Binary                                                                                                         ;
; ERROR          ; 11111111 ; Unsigned Binary                                                                                                         ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                   ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                       ;
+----------------+--------------------+------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                     ;
+----------------+--------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 21                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 21                   ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_u0g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+---------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                    ;
+----------------+-----------------+---------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                  ;
+----------------+-----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 2                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 2                    ; Signed Integer                                           ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_pkf1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                         ;
+----------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_p2f1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                         ;
+----------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_q2f1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                       ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                             ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                    ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                    ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                    ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                    ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                    ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                    ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                    ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                    ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                    ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                    ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                    ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                    ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                    ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                    ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                    ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                    ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                    ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                    ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                    ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                    ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                    ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                    ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                    ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                    ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                    ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                    ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                    ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                    ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                    ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                             ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                    ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                    ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                    ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                    ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                    ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                    ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                    ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                    ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                    ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                    ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                    ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                    ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                    ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                    ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                    ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                    ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                    ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                    ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                    ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                    ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                    ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                    ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                    ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                    ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                    ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                    ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                    ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                    ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                    ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                    ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                    ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                    ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                    ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                    ;
; WIDTH_A                               ; 16                ; Signed Integer                                                             ;
; WIDTH_B                               ; 16                ; Signed Integer                                                             ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                    ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                             ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                    ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                    ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                    ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                    ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                    ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                    ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                    ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                    ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                       ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                             ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                    ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                    ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                    ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                    ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                    ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                    ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                    ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                    ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                    ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                    ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                    ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                    ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                    ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                    ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                    ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                    ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                    ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                    ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                    ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                    ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                    ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                    ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                    ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                    ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                    ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                    ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                    ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                    ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                    ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                    ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                    ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                    ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                    ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                    ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                    ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                    ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                             ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                    ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                    ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                    ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                    ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                    ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                    ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                    ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                    ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                    ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                    ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                    ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                    ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                    ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                    ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                    ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                    ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                    ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                    ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                    ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                    ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                    ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                    ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                    ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                    ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                    ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                    ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                    ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                    ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                    ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                    ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                    ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                    ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                    ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                    ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                    ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                    ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                    ;
; WIDTH_A                               ; 16                ; Signed Integer                                                             ;
; WIDTH_B                               ; 16                ; Signed Integer                                                             ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                    ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                             ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                    ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                    ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                    ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                    ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                    ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                    ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                    ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                    ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                    ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                              ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                            ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                    ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                 ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                 ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                          ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                          ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                 ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                 ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                    ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                    ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                            ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                            ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom ;
+------------------------------------+------------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                         ;
+------------------------------------+------------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                      ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                               ;
; WIDTHAD_A                          ; 7                                  ; Signed Integer                                               ;
; NUMWORDS_A                         ; 128                                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                      ;
; WIDTH_B                            ; 1                                  ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                      ;
; INIT_FILE                          ; epcs_flash_controller_boot_rom.hex ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II                         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2c41                    ; Untyped                                                      ;
+------------------------------------+------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                             ;
+-------------------------+----------------------------------+------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                   ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                  ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                           ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                   ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                   ;
; RESERVED                ; 0                                ; Signed Integer                                                   ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                   ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                   ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                   ;
+-------------------------+----------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_aek1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; SDRAM_PLL:PLL1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                     ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                             ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
; Entity Instance                           ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
; Entity Instance                           ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                             ;
; Entity Instance                           ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                 ;
+---------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                     ;
+---------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                         ;
; Entity Instance                       ; system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                         ;
;     -- port_signa                     ; PORT_UNUSED                                                                               ;
;     -- port_signb                     ; PORT_UNUSED                                                                               ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                  ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                  ;
;     -- WIDTH_A                        ; 16                                                                                        ;
;     -- WIDTH_B                        ; 16                                                                                        ;
;     -- WIDTH_RESULT                   ; 32                                                                                        ;
; Entity Instance                       ; system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                         ;
;     -- port_signa                     ; PORT_UNUSED                                                                               ;
;     -- port_signb                     ; PORT_UNUSED                                                                               ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                  ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                  ;
;     -- WIDTH_A                        ; 16                                                                                        ;
;     -- WIDTH_B                        ; 16                                                                                        ;
;     -- WIDTH_RESULT                   ; 16                                                                                        ;
+---------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                         ;
; Entity Instance            ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|system0_clock_1:the_system0_clock_1"                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|system0_clock_1_in_arbitrator:the_system0_clock_1_in"                                                      ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; system0_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|system0_clock_0:the_system0_clock_0"                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|system0_clock_0_in_arbitrator:the_system0_clock_0_in"                                                      ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; system0_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clrn           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                               ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|epcs_flash_controller:the_epcs_flash_controller|tornado_epcs_flash_controller_atom:the_tornado_epcs_flash_controller_atom" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oe   ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"                                   ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                          ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_flash_controller_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system0:u0"                                                                                                                                                                      ;
+----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_addr_from_the_avalon_wrapper_0 ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (5 bits) it drives; bit(s) "s_addr_from_the_avalon_wrapper_0[9..5]" have no fanouts ;
+----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_PLL:PLL1"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Apr 02 20:33:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST
Info: Found 19 design units, including 19 entities, in source file system0.v
    Info: Found entity 1: avalon_wrapper_0_avalon_slave_0_arbitrator
    Info: Found entity 2: system0_reset_clk_cpu_domain_synch_module
    Info: Found entity 3: cpu_jtag_debug_module_arbitrator
    Info: Found entity 4: cpu_data_master_arbitrator
    Info: Found entity 5: cpu_instruction_master_arbitrator
    Info: Found entity 6: dm9000a_0_avalon_slave_0_arbitrator
    Info: Found entity 7: epcs_flash_controller_epcs_control_port_arbitrator
    Info: Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 9: rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module
    Info: Found entity 10: rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module
    Info: Found entity 11: sdram_s1_arbitrator
    Info: Found entity 12: sys_clk_timer_s1_arbitrator
    Info: Found entity 13: sysid_control_slave_arbitrator
    Info: Found entity 14: system0_clock_0_in_arbitrator
    Info: Found entity 15: system0_clock_0_out_arbitrator
    Info: Found entity 16: system0_clock_1_in_arbitrator
    Info: Found entity 17: system0_clock_1_out_arbitrator
    Info: Found entity 18: system0_reset_clk_sdram_domain_synch_module
    Info: Found entity 19: system0
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file SDRAM_PLL.v
    Info: Found entity 1: SDRAM_PLL
Info: Found 1 design units, including 1 entities, in source file SRAM_SOC.v
    Info: Found entity 1: SRAM_SOC
Info: Found 1 design units, including 1 entities, in source file avalon_wrapper_0.v
    Info: Found entity 1: avalon_wrapper_0
Info: Found 1 design units, including 1 entities, in source file SRAM/src/avalon_wrapper.v
    Info: Found entity 1: avalon_wrapper
Warning (10229): Verilog HDL Expression warning at sram_ctrl.v(268): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file SRAM/src/sram_ctrl.v
    Info: Found entity 1: sram_ctrl
Warning (10236): Verilog HDL Implicit Net warning at sram_ctrl.v(89): created implicit net for "direct"
Info: Elaborating entity "SRAM_SOC" for the top level hierarchy
Warning (10034): Output port "LEDR[17]" at SRAM_SOC.v(57) has no driver
Warning (10034): Output port "LEDR[16]" at SRAM_SOC.v(57) has no driver
Warning (10034): Output port "LEDR[15]" at SRAM_SOC.v(57) has no driver
Warning (10034): Output port "LEDR[14]" at SRAM_SOC.v(57) has no driver
Warning (10034): Output port "LEDR[13]" at SRAM_SOC.v(57) has no driver
Warning (10034): Output port "LEDR[12]" at SRAM_SOC.v(57) has no driver
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:delay1"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)
Info: Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:PLL1"
Info: Elaborating entity "altpll" for hierarchy "SDRAM_PLL:PLL1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "SDRAM_PLL:PLL1|altpll:altpll_component"
Info: Instantiated megafunction "SDRAM_PLL:PLL1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-3000"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "system0" for hierarchy "system0:u0"
Info: Elaborating entity "avalon_wrapper_0_avalon_slave_0_arbitrator" for hierarchy "system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0"
Info: Elaborating entity "system0_reset_clk_cpu_domain_synch_module" for hierarchy "system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch"
Info: Elaborating entity "avalon_wrapper_0" for hierarchy "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0"
Info: Elaborating entity "avalon_wrapper" for hierarchy "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0"
Warning (10240): Verilog HDL Always Construct warning at avalon_wrapper.v(73): inferring latch(es) for variable "readdata", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "readdata[0]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[1]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[2]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[3]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[4]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[5]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[6]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[7]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[8]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[9]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[10]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[11]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[12]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[13]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[14]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[15]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[16]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[17]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[18]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[19]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[20]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[21]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[22]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[23]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[24]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[25]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[26]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[27]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[28]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[29]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[30]" at avalon_wrapper.v(73)
Info (10041): Inferred latch for "readdata[31]" at avalon_wrapper.v(73)
Info: Elaborating entity "sram_ctrl" for hierarchy "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl"
Info (10264): Verilog HDL Case Statement information at sram_ctrl.v(109): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(236): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(255): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(256): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(260): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(262): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(268): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(270): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(273): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(284): truncated value with size 32 to match size of target (10)
Info (10264): Verilog HDL Case Statement information at sram_ctrl.v(181): all case item expressions in this case statement are onehot
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "system0:u0|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 25 design units, including 25 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_nios2_oci_debug
    Info: Found entity 7: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 8: cpu_nios2_ocimem
    Info: Found entity 9: cpu_nios2_avalon_reg
    Info: Found entity 10: cpu_nios2_oci_break
    Info: Found entity 11: cpu_nios2_oci_xbrk
    Info: Found entity 12: cpu_nios2_oci_dbrk
    Info: Found entity 13: cpu_nios2_oci_itrace
    Info: Found entity 14: cpu_nios2_oci_td_mode
    Info: Found entity 15: cpu_nios2_oci_dtrace
    Info: Found entity 16: cpu_nios2_oci_compute_tm_count
    Info: Found entity 17: cpu_nios2_oci_fifowp_inc
    Info: Found entity 18: cpu_nios2_oci_fifocount_inc
    Info: Found entity 19: cpu_nios2_oci_fifo
    Info: Found entity 20: cpu_nios2_oci_pib
    Info: Found entity 21: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 22: cpu_nios2_oci_im
    Info: Found entity 23: cpu_nios2_performance_monitors
    Info: Found entity 24: cpu_nios2_oci
    Info: Found entity 25: cpu
Info: Elaborating entity "cpu" for hierarchy "system0:u0|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "system0:u0|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "system0:u0|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "21"
    Info: Parameter "width_b" = "21"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u0g1.tdf
    Info: Found entity 1: altsyncram_u0g1
Info: Elaborating entity "altsyncram_u0g1" for hierarchy "system0:u0|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pkf1.tdf
    Info: Found entity 1: altsyncram_pkf1
Info: Elaborating entity "altsyncram_pkf1" for hierarchy "system0:u0|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p2f1.tdf
    Info: Found entity 1: altsyncram_p2f1
Info: Elaborating entity "altsyncram_p2f1" for hierarchy "system0:u0|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q2f1.tdf
    Info: Found entity 1: altsyncram_q2f1
Info: Elaborating entity "altsyncram_q2f1" for hierarchy "system0:u0|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "system0:u0|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "dm9000a_0_avalon_slave_0_arbitrator" for hierarchy "system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0"
Warning: Using design file dm9000a_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dm9000a_0
Info: Elaborating entity "dm9000a_0" for hierarchy "system0:u0|dm9000a_0:the_dm9000a_0"
Warning: Using design file DM9000A_IF.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DM9000A_IF
Info: Elaborating entity "DM9000A_IF" for hierarchy "system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF"
Info: Elaborating entity "epcs_flash_controller_epcs_control_port_arbitrator" for hierarchy "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"
Warning: Using design file epcs_flash_controller.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: epcs_flash_controller_sub
    Info: Found entity 2: tornado_epcs_flash_controller_atom
    Info: Found entity 3: epcs_flash_controller
Info: Elaborating entity "epcs_flash_controller" for hierarchy "system0:u0|epcs_flash_controller:the_epcs_flash_controller"
Info: Elaborating entity "epcs_flash_controller_sub" for hierarchy "system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub"
Info: Elaborating entity "tornado_epcs_flash_controller_atom" for hierarchy "system0:u0|epcs_flash_controller:the_epcs_flash_controller|tornado_epcs_flash_controller_atom:the_tornado_epcs_flash_controller_atom"
Info: Elaborating entity "altsyncram" for hierarchy "system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom"
Info: Elaborated megafunction instantiation "system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom"
Info: Instantiated megafunction "system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "epcs_flash_controller_boot_rom.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2c41.tdf
    Info: Found entity 1: altsyncram_2c41
Info: Elaborating entity "altsyncram_2c41" for hierarchy "system0:u0|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_2c41:auto_generated"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "system0:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "system0:u0|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "system0:u0|sdram_s1_arbitrator:the_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module" for hierarchy "system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module" for hierarchy "system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1"
Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Elaborating entity "sdram" for hierarchy "system0:u0|sdram:the_sdram"
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "system0:u0|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning: Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "system0:u0|sys_clk_timer:the_sys_clk_timer"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "system0:u0|sysid:the_sysid"
Info: Elaborating entity "system0_clock_0_in_arbitrator" for hierarchy "system0:u0|system0_clock_0_in_arbitrator:the_system0_clock_0_in"
Info: Elaborating entity "system0_clock_0_out_arbitrator" for hierarchy "system0:u0|system0_clock_0_out_arbitrator:the_system0_clock_0_out"
Warning: Using design file system0_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: system0_clock_0_edge_to_pulse
    Info: Found entity 2: system0_clock_0_slave_FSM
    Info: Found entity 3: system0_clock_0_master_FSM
    Info: Found entity 4: system0_clock_0_bit_pipe
    Info: Found entity 5: system0_clock_0
Info: Elaborating entity "system0_clock_0" for hierarchy "system0:u0|system0_clock_0:the_system0_clock_0"
Info: Elaborating entity "system0_clock_0_edge_to_pulse" for hierarchy "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "system0_clock_0_slave_FSM" for hierarchy "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "system0_clock_0_master_FSM" for hierarchy "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "system0_clock_0_bit_pipe" for hierarchy "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "system0_clock_1_in_arbitrator" for hierarchy "system0:u0|system0_clock_1_in_arbitrator:the_system0_clock_1_in"
Info: Elaborating entity "system0_clock_1_out_arbitrator" for hierarchy "system0:u0|system0_clock_1_out_arbitrator:the_system0_clock_1_out"
Warning: Using design file system0_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: system0_clock_1_edge_to_pulse
    Info: Found entity 2: system0_clock_1_slave_FSM
    Info: Found entity 3: system0_clock_1_master_FSM
    Info: Found entity 4: system0_clock_1_bit_pipe
    Info: Found entity 5: system0_clock_1
Info: Elaborating entity "system0_clock_1" for hierarchy "system0:u0|system0_clock_1:the_system0_clock_1"
Info: Elaborating entity "system0_clock_1_edge_to_pulse" for hierarchy "system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "system0_clock_1_slave_FSM" for hierarchy "system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "system0_clock_1_master_FSM" for hierarchy "system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "system0_clock_1_bit_pipe" for hierarchy "system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "system0_reset_clk_sdram_domain_synch_module" for hierarchy "system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning: Inferred RAM node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 10
        Info: Parameter NUMWORDS_B set to 1024
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0"
Info: Instantiated megafunction "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aek1.tdf
    Info: Found entity 1: altsyncram_aek1
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at VCC
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info: 84 registers lost all their fanouts during netlist optimizations. The first 84 are displayed below.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram_s1_arbitrator:the_sdram_s1|last_cycle_system0_clock_1_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram_s1_arbitrator:the_sdram_s1|last_cycle_system0_clock_0_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|m_next~38" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|m_next~39" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|m_next~42" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|m_next~43" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|m_next~45" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|i_next~19" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|i_next~20" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|i_next~21" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|i_state~22" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|i_state~23" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|sdram:the_sdram|i_state~24" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~24" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~25" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~26" lost all its fanouts during netlist optimizations.
    Info: Register "system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file H:/sram/quartus_project/SRAM_TEST.map.smsg
Warning: Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info: Implemented 5544 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 56 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 5215 logic cells
    Info: Implemented 207 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 323 megabytes
    Info: Processing ended: Tue Apr 02 20:34:25 2019
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/sram/quartus_project/SRAM_TEST.map.smsg.


