// Seed: 3105472461
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    input  uwire id_4,
    output wire  id_5
);
  assign id_3 = 1;
  tri id_7, id_8, id_9;
  if (id_7) assign id_9 = 1;
  else wor id_10;
  assign id_10 = id_0;
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5
);
  module_0(
      id_3, id_0, id_0, id_1, id_0, id_2
  );
  wire id_7;
endmodule
