// Seed: 4148840773
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output tri1 id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wor id_13
);
  logic id_15;
  ;
  logic id_16;
  ;
  assign id_3 = id_5;
  wire id_17;
  wire id_18;
  assign module_1.id_10 = 0;
  wire id_19;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    output wand id_13,
    output uwire id_14
);
  assign id_14 = id_9;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_11,
      id_7,
      id_4,
      id_4,
      id_12,
      id_9,
      id_7,
      id_7,
      id_12
  );
endmodule
