{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738459509088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738459509088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 01:25:08 2025 " "Processing started: Sun Feb 02 01:25:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738459509088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1738459509088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world --convert_bdf_to_verilog=C:/Users/Parth/Downloads/ic-hack-25/jtag-uart-test/hello_world.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world --convert_bdf_to_verilog=C:/Users/Parth/Downloads/ic-hack-25/jtag-uart-test/hello_world.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1738459509088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/ic-hack-25/jtag-uart-test/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738459509840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738459509840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1738459509865 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oLEDG\[7..0\] " "Pin \"oLEDG\[7..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/ic-hack-25/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Design Software" 0 -1 1738459509870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 1  Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738459509892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 01:25:09 2025 " "Processing ended: Sun Feb 02 01:25:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738459509892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738459509892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738459509892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1738459509892 ""}
