// Seed: 2924252005
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    output uwire id_2
);
endmodule
module module_1 (
    output tri1 id_0
    , id_6,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    output supply0 id_4
);
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = id_3;
  wire id_8;
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1 == -1;
  assign id_1 = 1;
  logic id_3;
  ;
  module_2 modCall_1 ();
endmodule
