Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/wendang/jizu/R_CPU/test_isim_beh.exe -prj G:/wendang/jizu/R_CPU/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "G:/wendang/jizu/R_CPU/ipcore_dir/ROM_B.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/rom.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/yimaqi.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/REG.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/Get.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/ALU.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/TOP_R_cpu.v" into library work
Analyzing Verilog file "G:/wendang/jizu/R_CPU/test.v" into library work
Analyzing Verilog file "G:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "G:/wendang/jizu/R_CPU/rom.v" Line 25: Port wea is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 160892 KB
Fuse CPU Usage: 233 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ROM_B
Compiling module rom
Compiling module Get
Compiling module REG
Compiling module ALU
Compiling module yimaqi
Compiling module TOP_R_cpu
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable G:/wendang/jizu/R_CPU/test_isim_beh.exe
Fuse Memory Usage: 169220 KB
Fuse CPU Usage: 358 ms
