<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/impl/gwsynthesis/Prozessor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 12 17:35:37 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1459</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1657</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>6.250(MHz)</td>
<td>72.707(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>146.246</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.007</td>
<td>13.697</td>
</tr>
<tr>
<td>2</td>
<td>146.347</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.013</td>
<td>13.577</td>
</tr>
<tr>
<td>3</td>
<td>146.452</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.003</td>
<td>13.482</td>
</tr>
<tr>
<td>4</td>
<td>146.539</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.011</td>
<td>13.387</td>
</tr>
<tr>
<td>5</td>
<td>146.546</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.003</td>
<td>13.387</td>
</tr>
<tr>
<td>6</td>
<td>146.546</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.003</td>
<td>13.387</td>
</tr>
<tr>
<td>7</td>
<td>146.590</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.002</td>
<td>13.348</td>
</tr>
<tr>
<td>8</td>
<td>146.641</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.003</td>
<td>13.292</td>
</tr>
<tr>
<td>9</td>
<td>146.644</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.001</td>
<td>13.292</td>
</tr>
<tr>
<td>10</td>
<td>146.772</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.004</td>
<td>13.168</td>
</tr>
<tr>
<td>11</td>
<td>146.772</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.004</td>
<td>13.168</td>
</tr>
<tr>
<td>12</td>
<td>146.772</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.004</td>
<td>13.168</td>
</tr>
<tr>
<td>13</td>
<td>146.775</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.003</td>
<td>13.158</td>
</tr>
<tr>
<td>14</td>
<td>146.779</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.015</td>
<td>13.142</td>
</tr>
<tr>
<td>15</td>
<td>146.782</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.006</td>
<td>13.161</td>
</tr>
<tr>
<td>16</td>
<td>146.799</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.006</td>
<td>13.132</td>
</tr>
<tr>
<td>17</td>
<td>146.839</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.002</td>
<td>13.099</td>
</tr>
<tr>
<td>18</td>
<td>146.839</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.002</td>
<td>13.099</td>
</tr>
<tr>
<td>19</td>
<td>146.951</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.015</td>
<td>12.971</td>
</tr>
<tr>
<td>20</td>
<td>146.953</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.013</td>
<td>12.971</td>
</tr>
<tr>
<td>21</td>
<td>146.954</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.029</td>
<td>12.953</td>
</tr>
<tr>
<td>22</td>
<td>146.963</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.013</td>
<td>12.961</td>
</tr>
<tr>
<td>23</td>
<td>146.984</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.013</td>
<td>12.966</td>
</tr>
<tr>
<td>24</td>
<td>146.989</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.001</td>
<td>12.946</td>
</tr>
<tr>
<td>25</td>
<td>146.991</td>
<td>machine/regfile[0]_ER_init_s1/Q</td>
<td>machine/pc_next_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.016</td>
<td>12.961</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.207</td>
<td>machine/bus_wdata_23_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.258</td>
</tr>
<tr>
<td>2</td>
<td>0.241</td>
<td>machine/bus_wdata_27_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.292</td>
</tr>
<tr>
<td>3</td>
<td>0.250</td>
<td>machine/bus_wdata_25_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.292</td>
</tr>
<tr>
<td>4</td>
<td>0.254</td>
<td>machine/bus_addr_12_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[12]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.294</td>
</tr>
<tr>
<td>5</td>
<td>0.259</td>
<td>machine/bus_addr_8_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/ADB[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.299</td>
</tr>
<tr>
<td>6</td>
<td>0.261</td>
<td>machine/bus_addr_8_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/ADA[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.299</td>
</tr>
<tr>
<td>7</td>
<td>0.263</td>
<td>machine/bus_addr_2_s1/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s/ADA[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.314</td>
</tr>
<tr>
<td>8</td>
<td>0.269</td>
<td>machine/bus_wdata_2_s0/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.316</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>led_inst/latch_s2/Q</td>
<td>led_inst/latch_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>led_inst/wait_cntr_0_s0/Q</td>
<td>led_inst/wait_cntr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>machine/bus_addr_7_s1/Q</td>
<td>machine/bus_addr_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>clk_trace_s2/Q</td>
<td>clk_trace_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>machine/bus_addr_3_s1/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s/ADA[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.329</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>led_inst/row_addr_0_s1/Q</td>
<td>led_inst/row_addr_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>machine/state_1_s3/Q</td>
<td>machine/state_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.280</td>
<td>machine/bus_addr_7_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/ADB[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.320</td>
</tr>
<tr>
<td>17</td>
<td>0.284</td>
<td>machine/bus_addr_2_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/ADA[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.331</td>
</tr>
<tr>
<td>18</td>
<td>0.286</td>
<td>machine/bus_addr_1_s1/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s0/ADA[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.329</td>
</tr>
<tr>
<td>19</td>
<td>0.288</td>
<td>machine/bus_wdata_21_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.318</td>
</tr>
<tr>
<td>20</td>
<td>0.290</td>
<td>machine/bus_wdata_13_s0/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.324</td>
</tr>
<tr>
<td>21</td>
<td>0.290</td>
<td>machine/tmp_rd_5_s1/Q</td>
<td>machine/rs1_rs1_0_0_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.324</td>
</tr>
<tr>
<td>22</td>
<td>0.293</td>
<td>led_inst/row_addr_3_s0/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s0/ADB[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.330</td>
</tr>
<tr>
<td>23</td>
<td>0.293</td>
<td>led_inst/row_addr_2_s0/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s0/ADB[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.330</td>
</tr>
<tr>
<td>24</td>
<td>0.302</td>
<td>machine/bus_wdata_22_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>25</td>
<td>0.302</td>
<td>machine/bus_wdata_20_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.337</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>77.765</td>
<td>78.765</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>77.766</td>
<td>78.766</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>15.391</td>
<td>2.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>machine/n8829_s7/I3</td>
</tr>
<tr>
<td>15.653</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">machine/n8829_s7/F</td>
</tr>
<tr>
<td>15.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>machine/pc_next_14_s0/CLK</td>
</tr>
<tr>
<td>161.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>machine/pc_next_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.199, 45.257%; route: 7.116, 51.951%; tC2Q: 0.382, 2.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>15.072</td>
<td>2.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>machine/n8813_s7/I3</td>
</tr>
<tr>
<td>15.533</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n8813_s7/F</td>
</tr>
<tr>
<td>15.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.943</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>machine/pc_next_30_s0/CLK</td>
</tr>
<tr>
<td>161.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>machine/pc_next_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 47.121%; route: 6.797, 50.062%; tC2Q: 0.382, 2.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>15.176</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>machine/n8842_s7/I3</td>
</tr>
<tr>
<td>15.438</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">machine/n8842_s7/F</td>
</tr>
<tr>
<td>15.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.954</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>machine/pc_next_1_s0/CLK</td>
</tr>
<tr>
<td>161.890</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>machine/pc_next_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.199, 45.978%; route: 6.901, 51.184%; tC2Q: 0.382, 2.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.882</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[1][A]</td>
<td>machine/n8814_s7/I3</td>
</tr>
<tr>
<td>15.343</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n8814_s7/F</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[1][A]</td>
<td>machine/pc_next_29_s0/CLK</td>
</tr>
<tr>
<td>161.882</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C53[1][A]</td>
<td>machine/pc_next_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 47.789%; route: 6.607, 49.353%; tC2Q: 0.382, 2.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.882</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>machine/n8815_s7/I3</td>
</tr>
<tr>
<td>15.343</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n8815_s7/F</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>machine/pc_next_28_s0/CLK</td>
</tr>
<tr>
<td>161.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>machine/pc_next_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 47.789%; route: 6.607, 49.353%; tC2Q: 0.382, 2.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.882</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][B]</td>
<td>machine/n8812_s7/I3</td>
</tr>
<tr>
<td>15.343</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s7/F</td>
</tr>
<tr>
<td>15.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][B]</td>
<td>machine/pc_next_31_s0/CLK</td>
</tr>
<tr>
<td>161.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C53[1][B]</td>
<td>machine/pc_next_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 47.789%; route: 6.607, 49.353%; tC2Q: 0.382, 2.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.778</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>machine/n8841_s8/I3</td>
</tr>
<tr>
<td>15.304</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" background: #97FFFF;">machine/n8841_s8/F</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>161.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 48.415%; route: 6.503, 48.719%; tC2Q: 0.382, 2.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.986</td>
<td>2.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>machine/n8835_s7/I3</td>
</tr>
<tr>
<td>15.248</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td style=" background: #97FFFF;">machine/n8835_s7/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>machine/pc_next_8_s0/CLK</td>
</tr>
<tr>
<td>161.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>machine/pc_next_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.199, 46.636%; route: 6.711, 50.487%; tC2Q: 0.382, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.986</td>
<td>2.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>machine/n8832_s7/I3</td>
</tr>
<tr>
<td>15.248</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">machine/n8832_s7/F</td>
</tr>
<tr>
<td>15.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>machine/pc_next_11_s0/CLK</td>
</tr>
<tr>
<td>161.892</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>machine/pc_next_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.199, 46.636%; route: 6.711, 50.487%; tC2Q: 0.382, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.598</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>machine/n8826_s7/I3</td>
</tr>
<tr>
<td>15.124</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" background: #97FFFF;">machine/n8826_s7/F</td>
</tr>
<tr>
<td>15.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" font-weight:bold;">machine/pc_next_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.960</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>machine/pc_next_17_s0/CLK</td>
</tr>
<tr>
<td>161.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>machine/pc_next_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.077%; route: 6.323, 48.018%; tC2Q: 0.382, 2.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.598</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>machine/n8825_s7/I3</td>
</tr>
<tr>
<td>15.124</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">machine/n8825_s7/F</td>
</tr>
<tr>
<td>15.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">machine/pc_next_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.960</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>machine/pc_next_18_s0/CLK</td>
</tr>
<tr>
<td>161.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>machine/pc_next_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.077%; route: 6.323, 48.018%; tC2Q: 0.382, 2.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.598</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>machine/n8824_s7/I3</td>
</tr>
<tr>
<td>15.124</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">machine/n8824_s7/F</td>
</tr>
<tr>
<td>15.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.960</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>machine/pc_next_19_s0/CLK</td>
</tr>
<tr>
<td>161.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>machine/pc_next_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.077%; route: 6.323, 48.018%; tC2Q: 0.382, 2.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.588</td>
<td>1.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>machine/n8827_s7/I3</td>
</tr>
<tr>
<td>15.114</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">machine/n8827_s7/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>machine/pc_next_16_s0/CLK</td>
</tr>
<tr>
<td>161.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>machine/pc_next_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.114%; route: 6.313, 47.979%; tC2Q: 0.382, 2.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.572</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>machine/n8823_s7/I3</td>
</tr>
<tr>
<td>15.098</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" background: #97FFFF;">machine/n8823_s7/F</td>
</tr>
<tr>
<td>15.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.941</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>machine/pc_next_20_s0/CLK</td>
</tr>
<tr>
<td>161.878</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>machine/pc_next_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.175%; route: 6.297, 47.915%; tC2Q: 0.382, 2.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.591</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/n8836_s7/I3</td>
</tr>
<tr>
<td>15.117</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">machine/n8836_s7/F</td>
</tr>
<tr>
<td>15.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">machine/pc_next_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.962</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/pc_next_7_s0/CLK</td>
</tr>
<tr>
<td>161.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>machine/pc_next_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.105%; route: 6.316, 47.989%; tC2Q: 0.382, 2.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.962, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.591</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td>machine/n8833_s7/I3</td>
</tr>
<tr>
<td>15.088</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td style=" background: #97FFFF;">machine/n8833_s7/F</td>
</tr>
<tr>
<td>15.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[3][A]</td>
<td>machine/pc_next_10_s0/CLK</td>
</tr>
<tr>
<td>161.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[3][A]</td>
<td>machine/pc_next_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.434, 48.993%; route: 6.316, 48.094%; tC2Q: 0.382, 2.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.793</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>machine/n8831_s7/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">machine/n8831_s7/F</td>
</tr>
<tr>
<td>15.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>machine/pc_next_12_s0/CLK</td>
</tr>
<tr>
<td>161.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>machine/pc_next_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.199, 47.321%; route: 6.518, 49.759%; tC2Q: 0.382, 2.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.793</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>machine/n8830_s7/I3</td>
</tr>
<tr>
<td>15.056</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">machine/n8830_s7/F</td>
</tr>
<tr>
<td>15.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>machine/pc_next_13_s0/CLK</td>
</tr>
<tr>
<td>161.894</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>machine/pc_next_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.199, 47.321%; route: 6.518, 49.759%; tC2Q: 0.382, 2.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.401</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>machine/n8820_s7/I3</td>
</tr>
<tr>
<td>14.927</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">machine/n8820_s7/F</td>
</tr>
<tr>
<td>14.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.941</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>machine/pc_next_23_s0/CLK</td>
</tr>
<tr>
<td>161.878</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>machine/pc_next_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.824%; route: 6.126, 47.227%; tC2Q: 0.382, 2.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.401</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>machine/n8818_s7/I3</td>
</tr>
<tr>
<td>14.927</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" background: #97FFFF;">machine/n8818_s7/F</td>
</tr>
<tr>
<td>14.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">machine/pc_next_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.944</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>machine/pc_next_25_s0/CLK</td>
</tr>
<tr>
<td>161.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>machine/pc_next_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.824%; route: 6.126, 47.227%; tC2Q: 0.382, 2.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.388</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td>machine/n8817_s7/I3</td>
</tr>
<tr>
<td>14.909</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td style=" background: #97FFFF;">machine/n8817_s7/F</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.927</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[3][A]</td>
<td>machine/pc_next_26_s0/CLK</td>
</tr>
<tr>
<td>161.863</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[3][A]</td>
<td>machine/pc_next_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.457, 49.853%; route: 6.113, 47.194%; tC2Q: 0.382, 2.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.401</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>machine/n8834_s7/I3</td>
</tr>
<tr>
<td>14.917</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td style=" background: #97FFFF;">machine/n8834_s7/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td style=" font-weight:bold;">machine/pc_next_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.944</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>machine/pc_next_9_s0/CLK</td>
</tr>
<tr>
<td>161.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>machine/pc_next_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.452, 49.785%; route: 6.126, 47.263%; tC2Q: 0.382, 2.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.396</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>machine/n8828_s7/I3</td>
</tr>
<tr>
<td>14.922</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td style=" background: #97FFFF;">machine/n8828_s7/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td style=" font-weight:bold;">machine/pc_next_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.969</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>machine/pc_next_15_s0/CLK</td>
</tr>
<tr>
<td>161.906</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>machine/pc_next_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.462, 49.843%; route: 6.121, 47.207%; tC2Q: 0.382, 2.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.386</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td>machine/n8837_s7/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td style=" background: #97FFFF;">machine/n8837_s7/F</td>
</tr>
<tr>
<td>14.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td style=" font-weight:bold;">machine/pc_next_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.955</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td>machine/pc_next_6_s0/CLK</td>
</tr>
<tr>
<td>161.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[2][A]</td>
<td>machine/pc_next_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.452, 49.843%; route: 6.111, 47.202%; tC2Q: 0.382, 2.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.955, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>146.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>161.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.956</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>machine/regfile[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>2.339</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">machine/regfile[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>4.661</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>machine/regfile[0]_ER_init_s9/I1</td>
</tr>
<tr>
<td>5.076</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>5.548</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>machine/regfile[0]_ER_init_s10/I2</td>
</tr>
<tr>
<td>5.812</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">machine/regfile[0]_ER_init_s10/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>6.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.801</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.794</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[0][A]</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C50[0][B]</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.940</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][A]</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[1][B]</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>9.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>9.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][A]</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>9.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C50[2][B]</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>9.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>9.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>9.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>9.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[0][B]</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][A]</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>9.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[1][B]</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>9.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>9.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][A]</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>9.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>9.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C51[2][B]</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>9.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>9.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][A]</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>9.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[0][B]</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][A]</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>9.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>9.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[1][B]</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>9.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>9.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][A]</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>9.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>9.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C52[2][B]</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][A]</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[0][B]</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][B]</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>10.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>10.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>10.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>10.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>10.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>10.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>10.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>10.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][A]</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>10.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>10.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[2][B]</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>10.340</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>10.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][A]</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>10.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>10.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C55[0][B]</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>10.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>11.256</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[3][A]</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.756</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C55[3][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>12.223</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.225</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n8812_s11/F</td>
</tr>
<tr>
<td>14.396</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>machine/n8821_s7/I3</td>
</tr>
<tr>
<td>14.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td style=" background: #97FFFF;">machine/n8821_s7/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td style=" font-weight:bold;">machine/pc_next_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>161.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>machine/pc_next_22_s0/CLK</td>
</tr>
<tr>
<td>161.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>machine/pc_next_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.457, 49.824%; route: 6.121, 47.225%; tC2Q: 0.382, 2.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.678</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>machine/bus_wdata_23_s0/CLK</td>
</tr>
<tr>
<td>0.819</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_23_s0/Q</td>
</tr>
<tr>
<td>0.936</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.678, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>machine/bus_wdata_27_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td style=" font-weight:bold;">machine/bus_wdata_27_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.712%; tC2Q: 0.141, 48.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>machine/bus_wdata_25_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">machine/bus_wdata_25_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.712%; tC2Q: 0.141, 48.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][B]</td>
<td>machine/bus_addr_12_s1/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C44[2][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_12_s1/Q</td>
</tr>
<tr>
<td>0.989</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 51.020%; tC2Q: 0.144, 48.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>machine/bus_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R16C44[2][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_8_s1/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.155, 51.839%; tC2Q: 0.144, 48.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>machine/bus_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R16C44[2][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_8_s1/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.155, 51.839%; tC2Q: 0.144, 48.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>machine/bus_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_2_s1/Q</td>
</tr>
<tr>
<td>1.000</td>
<td>0.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>fb_inst/mem_b_mem_b_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.173, 55.096%; tC2Q: 0.141, 44.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>machine/bus_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C48[0][A]</td>
<td style=" font-weight:bold;">machine/bus_wdata_2_s0/Q</td>
</tr>
<tr>
<td>1.006</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>fb_inst/mem_b_mem_b_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 55.380%; tC2Q: 0.141, 44.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/latch_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/latch_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>led_inst/latch_s2/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">led_inst/latch_s2/Q</td>
</tr>
<tr>
<td>0.833</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>led_inst/n99_s2/I0</td>
</tr>
<tr>
<td>0.986</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n99_s2/F</td>
</tr>
<tr>
<td>0.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">led_inst/latch_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>led_inst/latch_s2/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>led_inst/latch_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/wait_cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/wait_cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>led_inst/wait_cntr_0_s0/CLK</td>
</tr>
<tr>
<td>0.823</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">led_inst/wait_cntr_0_s0/Q</td>
</tr>
<tr>
<td>0.829</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>led_inst/n66_s0/I0</td>
</tr>
<tr>
<td>0.982</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n66_s0/F</td>
</tr>
<tr>
<td>0.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">led_inst/wait_cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>led_inst/wait_cntr_0_s0/CLK</td>
</tr>
<tr>
<td>0.707</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>led_inst/wait_cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/bus_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>machine/bus_addr_7_s1/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_7_s1/Q</td>
</tr>
<tr>
<td>0.842</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>machine/n7641_s9/I1</td>
</tr>
<tr>
<td>0.995</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" background: #97FFFF;">machine/n7641_s9/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>machine/bus_addr_7_s1/CLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>machine/bus_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_trace_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_trace_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[0][A]</td>
<td>clk_trace_s2/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C55[0][A]</td>
<td style=" font-weight:bold;">clk_trace_s2/Q</td>
</tr>
<tr>
<td>0.844</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C55[0][A]</td>
<td>n214_s2/I0</td>
</tr>
<tr>
<td>0.997</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C55[0][A]</td>
<td style=" background: #97FFFF;">n214_s2/F</td>
</tr>
<tr>
<td>0.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C55[0][A]</td>
<td style=" font-weight:bold;">clk_trace_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[0][A]</td>
<td>clk_trace_s2/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C55[0][A]</td>
<td>clk_trace_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>machine/bus_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.830</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C42[0][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_3_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>fb_inst/mem_b_mem_b_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 56.231%; tC2Q: 0.144, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/row_addr_0_s1/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_0_s1/Q</td>
</tr>
<tr>
<td>0.836</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/n32_s3/I3</td>
</tr>
<tr>
<td>0.989</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">led_inst/n32_s3/F</td>
</tr>
<tr>
<td>0.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/row_addr_0_s1/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/row_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/state_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>machine/state_1_s3/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">machine/state_1_s3/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>machine/n8706_s12/I3</td>
</tr>
<tr>
<td>1.005</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">machine/n8706_s12/F</td>
</tr>
<tr>
<td>1.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">machine/state_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>machine/state_1_s3/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>machine/state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>machine/bus_addr_7_s1/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_7_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 55.938%; tC2Q: 0.141, 44.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>machine/bus_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.830</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_2_s1/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 56.495%; tC2Q: 0.144, 43.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>machine/bus_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C40[0][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_1_s1/Q</td>
</tr>
<tr>
<td>1.019</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s0/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s0/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 56.231%; tC2Q: 0.144, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>machine/bus_wdata_21_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_21_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.660%; tC2Q: 0.141, 44.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>machine/bus_wdata_13_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">machine/bus_wdata_13_s0/Q</td>
</tr>
<tr>
<td>1.023</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.180, 55.556%; tC2Q: 0.144, 44.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/tmp_rd_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>machine/tmp_rd_5_s1/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_5_s1/Q</td>
</tr>
<tr>
<td>1.023</td>
<td>0.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">machine/rs1_rs1_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>machine/rs1_rs1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>machine/rs1_rs1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 56.481%; tC2Q: 0.141, 43.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>led_inst/row_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s0/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s0/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.186, 56.364%; tC2Q: 0.144, 43.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>led_inst/row_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C38[0][B]</td>
<td style=" font-weight:bold;">led_inst/row_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s0/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s0/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.186, 56.364%; tC2Q: 0.144, 43.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td>machine/bus_wdata_22_s0/CLK</td>
</tr>
<tr>
<td>0.835</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_22_s0/Q</td>
</tr>
<tr>
<td>1.031</td>
<td>0.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 58.160%; tC2Q: 0.141, 41.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>machine/bus_wdata_20_s0/CLK</td>
</tr>
<tr>
<td>0.835</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_20_s0/Q</td>
</tr>
<tr>
<td>1.031</td>
<td>0.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>407</td>
<td>BOTTOMSIDE[0]</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 58.160%; tC2Q: 0.141, 41.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>fb_inst/mem_b_mem_b_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>fb_inst/mem_b_mem_b_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_0_ram_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.765</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.765</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>81.935</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>160.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.766</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.705</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>407</td>
<td>clk</td>
<td>146.246</td>
<td>1.982</td>
</tr>
<tr>
<td>135</td>
<td>machine/funct3[2]</td>
<td>153.466</td>
<td>2.280</td>
</tr>
<tr>
<td>131</td>
<td>machine/opcode[3]</td>
<td>149.262</td>
<td>2.283</td>
</tr>
<tr>
<td>108</td>
<td>machine/state[2]</td>
<td>154.292</td>
<td>2.370</td>
</tr>
<tr>
<td>98</td>
<td>machine/pc_next_0_9</td>
<td>155.010</td>
<td>1.776</td>
</tr>
<tr>
<td>78</td>
<td>machine/funct3[1]</td>
<td>153.686</td>
<td>1.734</td>
</tr>
<tr>
<td>75</td>
<td>machine/imm[30]</td>
<td>153.106</td>
<td>1.876</td>
</tr>
<tr>
<td>75</td>
<td>machine/state[1]</td>
<td>154.140</td>
<td>2.182</td>
</tr>
<tr>
<td>46</td>
<td>machine/tmp_mem_addr[0]</td>
<td>155.514</td>
<td>1.880</td>
</tr>
<tr>
<td>38</td>
<td>machine/n7649_9</td>
<td>154.016</td>
<td>2.132</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C58</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 160 -waveform {0 80} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
