INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/new/shift_right_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_right_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sim_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
