$date
	Thu Oct 24 16:48:07 2024
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module proc_hier_bench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemData [15] $end
$var wire 1 h MemData [14] $end
$var wire 1 i MemData [13] $end
$var wire 1 j MemData [12] $end
$var wire 1 k MemData [11] $end
$var wire 1 l MemData [10] $end
$var wire 1 m MemData [9] $end
$var wire 1 n MemData [8] $end
$var wire 1 o MemData [7] $end
$var wire 1 p MemData [6] $end
$var wire 1 q MemData [5] $end
$var wire 1 r MemData [4] $end
$var wire 1 s MemData [3] $end
$var wire 1 t MemData [2] $end
$var wire 1 u MemData [1] $end
$var wire 1 v MemData [0] $end
$var wire 1 w Halt $end
$var integer 32 x inst_count $end
$var integer 32 y trace_file $end
$var integer 32 z sim_log_file $end

$scope module DUT $end
$var wire 1 { clk $end
$var wire 1 | err $end
$var wire 1 } rst $end

$scope module c0 $end
$var reg 1 ~ clk $end
$var reg 1 !! rst $end
$var wire 1 | err $end
$var integer 32 "! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 #! err $end
$var wire 1 $! newPC [15] $end
$var wire 1 %! newPC [14] $end
$var wire 1 &! newPC [13] $end
$var wire 1 '! newPC [12] $end
$var wire 1 (! newPC [11] $end
$var wire 1 )! newPC [10] $end
$var wire 1 *! newPC [9] $end
$var wire 1 +! newPC [8] $end
$var wire 1 ,! newPC [7] $end
$var wire 1 -! newPC [6] $end
$var wire 1 .! newPC [5] $end
$var wire 1 /! newPC [4] $end
$var wire 1 0! newPC [3] $end
$var wire 1 1! newPC [2] $end
$var wire 1 2! newPC [1] $end
$var wire 1 3! newPC [0] $end
$var wire 1 4! instruction [15] $end
$var wire 1 5! instruction [14] $end
$var wire 1 6! instruction [13] $end
$var wire 1 7! instruction [12] $end
$var wire 1 8! instruction [11] $end
$var wire 1 9! instruction [10] $end
$var wire 1 :! instruction [9] $end
$var wire 1 ;! instruction [8] $end
$var wire 1 <! instruction [7] $end
$var wire 1 =! instruction [6] $end
$var wire 1 >! instruction [5] $end
$var wire 1 ?! instruction [4] $end
$var wire 1 @! instruction [3] $end
$var wire 1 A! instruction [2] $end
$var wire 1 B! instruction [1] $end
$var wire 1 C! instruction [0] $end
$var wire 1 D! wbData [15] $end
$var wire 1 E! wbData [14] $end
$var wire 1 F! wbData [13] $end
$var wire 1 G! wbData [12] $end
$var wire 1 H! wbData [11] $end
$var wire 1 I! wbData [10] $end
$var wire 1 J! wbData [9] $end
$var wire 1 K! wbData [8] $end
$var wire 1 L! wbData [7] $end
$var wire 1 M! wbData [6] $end
$var wire 1 N! wbData [5] $end
$var wire 1 O! wbData [4] $end
$var wire 1 P! wbData [3] $end
$var wire 1 Q! wbData [2] $end
$var wire 1 R! wbData [1] $end
$var wire 1 S! wbData [0] $end
$var wire 1 T! createDump $end
$var wire 1 U! incPC [15] $end
$var wire 1 V! incPC [14] $end
$var wire 1 W! incPC [13] $end
$var wire 1 X! incPC [12] $end
$var wire 1 Y! incPC [11] $end
$var wire 1 Z! incPC [10] $end
$var wire 1 [! incPC [9] $end
$var wire 1 \! incPC [8] $end
$var wire 1 ]! incPC [7] $end
$var wire 1 ^! incPC [6] $end
$var wire 1 _! incPC [5] $end
$var wire 1 `! incPC [4] $end
$var wire 1 a! incPC [3] $end
$var wire 1 b! incPC [2] $end
$var wire 1 c! incPC [1] $end
$var wire 1 d! incPC [0] $end
$var wire 1 e! imm8 [15] $end
$var wire 1 f! imm8 [14] $end
$var wire 1 g! imm8 [13] $end
$var wire 1 h! imm8 [12] $end
$var wire 1 i! imm8 [11] $end
$var wire 1 j! imm8 [10] $end
$var wire 1 k! imm8 [9] $end
$var wire 1 l! imm8 [8] $end
$var wire 1 m! imm8 [7] $end
$var wire 1 n! imm8 [6] $end
$var wire 1 o! imm8 [5] $end
$var wire 1 p! imm8 [4] $end
$var wire 1 q! imm8 [3] $end
$var wire 1 r! imm8 [2] $end
$var wire 1 s! imm8 [1] $end
$var wire 1 t! imm8 [0] $end
$var wire 1 u! imm11 [15] $end
$var wire 1 v! imm11 [14] $end
$var wire 1 w! imm11 [13] $end
$var wire 1 x! imm11 [12] $end
$var wire 1 y! imm11 [11] $end
$var wire 1 z! imm11 [10] $end
$var wire 1 {! imm11 [9] $end
$var wire 1 |! imm11 [8] $end
$var wire 1 }! imm11 [7] $end
$var wire 1 ~! imm11 [6] $end
$var wire 1 !" imm11 [5] $end
$var wire 1 "" imm11 [4] $end
$var wire 1 #" imm11 [3] $end
$var wire 1 $" imm11 [2] $end
$var wire 1 %" imm11 [1] $end
$var wire 1 &" imm11 [0] $end
$var wire 1 '" aluJmp $end
$var wire 1 (" SLBIsel $end
$var wire 1 )" memWrt $end
$var wire 1 *" brchSig [2] $end
$var wire 1 +" brchSig [1] $end
$var wire 1 ," brchSig [0] $end
$var wire 1 -" Cin $end
$var wire 1 ." invA $end
$var wire 1 /" invB $end
$var wire 1 0" wbDataSel [1] $end
$var wire 1 1" wbDataSel [0] $end
$var wire 1 2" immSrc $end
$var wire 1 3" aluOp [3] $end
$var wire 1 4" aluOp [2] $end
$var wire 1 5" aluOp [1] $end
$var wire 1 6" aluOp [0] $end
$var wire 1 7" inA [15] $end
$var wire 1 8" inA [14] $end
$var wire 1 9" inA [13] $end
$var wire 1 :" inA [12] $end
$var wire 1 ;" inA [11] $end
$var wire 1 <" inA [10] $end
$var wire 1 =" inA [9] $end
$var wire 1 >" inA [8] $end
$var wire 1 ?" inA [7] $end
$var wire 1 @" inA [6] $end
$var wire 1 A" inA [5] $end
$var wire 1 B" inA [4] $end
$var wire 1 C" inA [3] $end
$var wire 1 D" inA [2] $end
$var wire 1 E" inA [1] $end
$var wire 1 F" inA [0] $end
$var wire 1 G" inB [15] $end
$var wire 1 H" inB [14] $end
$var wire 1 I" inB [13] $end
$var wire 1 J" inB [12] $end
$var wire 1 K" inB [11] $end
$var wire 1 L" inB [10] $end
$var wire 1 M" inB [9] $end
$var wire 1 N" inB [8] $end
$var wire 1 O" inB [7] $end
$var wire 1 P" inB [6] $end
$var wire 1 Q" inB [5] $end
$var wire 1 R" inB [4] $end
$var wire 1 S" inB [3] $end
$var wire 1 T" inB [2] $end
$var wire 1 U" inB [1] $end
$var wire 1 V" inB [0] $end
$var wire 1 W" wrtData [15] $end
$var wire 1 X" wrtData [14] $end
$var wire 1 Y" wrtData [13] $end
$var wire 1 Z" wrtData [12] $end
$var wire 1 [" wrtData [11] $end
$var wire 1 \" wrtData [10] $end
$var wire 1 ]" wrtData [9] $end
$var wire 1 ^" wrtData [8] $end
$var wire 1 _" wrtData [7] $end
$var wire 1 `" wrtData [6] $end
$var wire 1 a" wrtData [5] $end
$var wire 1 b" wrtData [4] $end
$var wire 1 c" wrtData [3] $end
$var wire 1 d" wrtData [2] $end
$var wire 1 e" wrtData [1] $end
$var wire 1 f" wrtData [0] $end
$var wire 1 g" jalSel $end
$var wire 1 h" sOpSel $end
$var wire 1 i" aluFinal [15] $end
$var wire 1 j" aluFinal [14] $end
$var wire 1 k" aluFinal [13] $end
$var wire 1 l" aluFinal [12] $end
$var wire 1 m" aluFinal [11] $end
$var wire 1 n" aluFinal [10] $end
$var wire 1 o" aluFinal [9] $end
$var wire 1 p" aluFinal [8] $end
$var wire 1 q" aluFinal [7] $end
$var wire 1 r" aluFinal [6] $end
$var wire 1 s" aluFinal [5] $end
$var wire 1 t" aluFinal [4] $end
$var wire 1 u" aluFinal [3] $end
$var wire 1 v" aluFinal [2] $end
$var wire 1 w" aluFinal [1] $end
$var wire 1 x" aluFinal [0] $end
$var wire 1 y" aluOut [15] $end
$var wire 1 z" aluOut [14] $end
$var wire 1 {" aluOut [13] $end
$var wire 1 |" aluOut [12] $end
$var wire 1 }" aluOut [11] $end
$var wire 1 ~" aluOut [10] $end
$var wire 1 !# aluOut [9] $end
$var wire 1 "# aluOut [8] $end
$var wire 1 ## aluOut [7] $end
$var wire 1 $# aluOut [6] $end
$var wire 1 %# aluOut [5] $end
$var wire 1 &# aluOut [4] $end
$var wire 1 '# aluOut [3] $end
$var wire 1 (# aluOut [2] $end
$var wire 1 )# aluOut [1] $end
$var wire 1 *# aluOut [0] $end
$var wire 1 +# memOut [15] $end
$var wire 1 ,# memOut [14] $end
$var wire 1 -# memOut [13] $end
$var wire 1 .# memOut [12] $end
$var wire 1 /# memOut [11] $end
$var wire 1 0# memOut [10] $end
$var wire 1 1# memOut [9] $end
$var wire 1 2# memOut [8] $end
$var wire 1 3# memOut [7] $end
$var wire 1 4# memOut [6] $end
$var wire 1 5# memOut [5] $end
$var wire 1 6# memOut [4] $end
$var wire 1 7# memOut [3] $end
$var wire 1 8# memOut [2] $end
$var wire 1 9# memOut [1] $end
$var wire 1 :# memOut [0] $end
$var wire 1 ;# addPC [15] $end
$var wire 1 <# addPC [14] $end
$var wire 1 =# addPC [13] $end
$var wire 1 ># addPC [12] $end
$var wire 1 ?# addPC [11] $end
$var wire 1 @# addPC [10] $end
$var wire 1 A# addPC [9] $end
$var wire 1 B# addPC [8] $end
$var wire 1 C# addPC [7] $end
$var wire 1 D# addPC [6] $end
$var wire 1 E# addPC [5] $end
$var wire 1 F# addPC [4] $end
$var wire 1 G# addPC [3] $end
$var wire 1 H# addPC [2] $end
$var wire 1 I# addPC [1] $end
$var wire 1 J# addPC [0] $end
$var wire 1 K# fetchErr $end
$var wire 1 L# decodeErr $end
$var wire 1 M# readEn $end
$var wire 1 N# aluPC $end

$scope module fetchSection $end
$var wire 1 $! newPC [15] $end
$var wire 1 %! newPC [14] $end
$var wire 1 &! newPC [13] $end
$var wire 1 '! newPC [12] $end
$var wire 1 (! newPC [11] $end
$var wire 1 )! newPC [10] $end
$var wire 1 *! newPC [9] $end
$var wire 1 +! newPC [8] $end
$var wire 1 ,! newPC [7] $end
$var wire 1 -! newPC [6] $end
$var wire 1 .! newPC [5] $end
$var wire 1 /! newPC [4] $end
$var wire 1 0! newPC [3] $end
$var wire 1 1! newPC [2] $end
$var wire 1 2! newPC [1] $end
$var wire 1 3! newPC [0] $end
$var wire 1 T! createDump $end
$var wire 1 } rst $end
$var wire 1 { clk $end
$var wire 1 4! instruction [15] $end
$var wire 1 5! instruction [14] $end
$var wire 1 6! instruction [13] $end
$var wire 1 7! instruction [12] $end
$var wire 1 8! instruction [11] $end
$var wire 1 9! instruction [10] $end
$var wire 1 :! instruction [9] $end
$var wire 1 ;! instruction [8] $end
$var wire 1 <! instruction [7] $end
$var wire 1 =! instruction [6] $end
$var wire 1 >! instruction [5] $end
$var wire 1 ?! instruction [4] $end
$var wire 1 @! instruction [3] $end
$var wire 1 A! instruction [2] $end
$var wire 1 B! instruction [1] $end
$var wire 1 C! instruction [0] $end
$var wire 1 U! incPC [15] $end
$var wire 1 V! incPC [14] $end
$var wire 1 W! incPC [13] $end
$var wire 1 X! incPC [12] $end
$var wire 1 Y! incPC [11] $end
$var wire 1 Z! incPC [10] $end
$var wire 1 [! incPC [9] $end
$var wire 1 \! incPC [8] $end
$var wire 1 ]! incPC [7] $end
$var wire 1 ^! incPC [6] $end
$var wire 1 _! incPC [5] $end
$var wire 1 `! incPC [4] $end
$var wire 1 a! incPC [3] $end
$var wire 1 b! incPC [2] $end
$var wire 1 c! incPC [1] $end
$var wire 1 d! incPC [0] $end
$var wire 1 K# err $end
$var wire 1 O# pcRegAddr [15] $end
$var wire 1 P# pcRegAddr [14] $end
$var wire 1 Q# pcRegAddr [13] $end
$var wire 1 R# pcRegAddr [12] $end
$var wire 1 S# pcRegAddr [11] $end
$var wire 1 T# pcRegAddr [10] $end
$var wire 1 U# pcRegAddr [9] $end
$var wire 1 V# pcRegAddr [8] $end
$var wire 1 W# pcRegAddr [7] $end
$var wire 1 X# pcRegAddr [6] $end
$var wire 1 Y# pcRegAddr [5] $end
$var wire 1 Z# pcRegAddr [4] $end
$var wire 1 [# pcRegAddr [3] $end
$var wire 1 \# pcRegAddr [2] $end
$var wire 1 ]# pcRegAddr [1] $end
$var wire 1 ^# pcRegAddr [0] $end
$var wire 1 _# nextPC [15] $end
$var wire 1 `# nextPC [14] $end
$var wire 1 a# nextPC [13] $end
$var wire 1 b# nextPC [12] $end
$var wire 1 c# nextPC [11] $end
$var wire 1 d# nextPC [10] $end
$var wire 1 e# nextPC [9] $end
$var wire 1 f# nextPC [8] $end
$var wire 1 g# nextPC [7] $end
$var wire 1 h# nextPC [6] $end
$var wire 1 i# nextPC [5] $end
$var wire 1 j# nextPC [4] $end
$var wire 1 k# nextPC [3] $end
$var wire 1 l# nextPC [2] $end
$var wire 1 m# nextPC [1] $end
$var wire 1 n# nextPC [0] $end
$var wire 1 o# pcIncErr $end
$var wire 1 p# pcRegErr $end

$scope module pc_inc $end
$var parameter 32 q# N $end
$var wire 1 U! sum [15] $end
$var wire 1 V! sum [14] $end
$var wire 1 W! sum [13] $end
$var wire 1 X! sum [12] $end
$var wire 1 Y! sum [11] $end
$var wire 1 Z! sum [10] $end
$var wire 1 [! sum [9] $end
$var wire 1 \! sum [8] $end
$var wire 1 ]! sum [7] $end
$var wire 1 ^! sum [6] $end
$var wire 1 _! sum [5] $end
$var wire 1 `! sum [4] $end
$var wire 1 a! sum [3] $end
$var wire 1 b! sum [2] $end
$var wire 1 c! sum [1] $end
$var wire 1 d! sum [0] $end
$var wire 1 r# c_out $end
$var wire 1 o# ofl $end
$var wire 1 O# a [15] $end
$var wire 1 P# a [14] $end
$var wire 1 Q# a [13] $end
$var wire 1 R# a [12] $end
$var wire 1 S# a [11] $end
$var wire 1 T# a [10] $end
$var wire 1 U# a [9] $end
$var wire 1 V# a [8] $end
$var wire 1 W# a [7] $end
$var wire 1 X# a [6] $end
$var wire 1 Y# a [5] $end
$var wire 1 Z# a [4] $end
$var wire 1 [# a [3] $end
$var wire 1 \# a [2] $end
$var wire 1 ]# a [1] $end
$var wire 1 ^# a [0] $end
$var wire 1 s# b [15] $end
$var wire 1 t# b [14] $end
$var wire 1 u# b [13] $end
$var wire 1 v# b [12] $end
$var wire 1 w# b [11] $end
$var wire 1 x# b [10] $end
$var wire 1 y# b [9] $end
$var wire 1 z# b [8] $end
$var wire 1 {# b [7] $end
$var wire 1 |# b [6] $end
$var wire 1 }# b [5] $end
$var wire 1 ~# b [4] $end
$var wire 1 !$ b [3] $end
$var wire 1 "$ b [2] $end
$var wire 1 #$ b [1] $end
$var wire 1 $$ b [0] $end
$var wire 1 %$ c_in $end
$var wire 1 &$ sign $end
$var wire 1 '$ byte0_c $end
$var wire 1 ($ byte1_c $end
$var wire 1 )$ byte2_c $end

$scope module byte0 $end
$var parameter 32 *$ N $end
$var wire 1 a! sum [3] $end
$var wire 1 b! sum [2] $end
$var wire 1 c! sum [1] $end
$var wire 1 d! sum [0] $end
$var wire 1 '$ c_out $end
$var wire 1 [# a [3] $end
$var wire 1 \# a [2] $end
$var wire 1 ]# a [1] $end
$var wire 1 ^# a [0] $end
$var wire 1 !$ b [3] $end
$var wire 1 "$ b [2] $end
$var wire 1 #$ b [1] $end
$var wire 1 $$ b [0] $end
$var wire 1 %$ c_in $end
$var wire 1 +$ bit0_c $end
$var wire 1 ,$ bit1_c $end
$var wire 1 -$ bit2_c $end

$scope module bit0 $end
$var wire 1 d! s $end
$var wire 1 +$ c_out $end
$var wire 1 ^# a $end
$var wire 1 $$ b $end
$var wire 1 %$ c_in $end
$var wire 1 .$ sumXOR $end
$var wire 1 /$ AB_nand $end
$var wire 1 0$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 .$ out $end
$var wire 1 ^# in1 $end
$var wire 1 $$ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 d! out $end
$var wire 1 .$ in1 $end
$var wire 1 %$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 /$ out $end
$var wire 1 ^# in1 $end
$var wire 1 $$ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 0$ out $end
$var wire 1 .$ in1 $end
$var wire 1 %$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 +$ out $end
$var wire 1 0$ in1 $end
$var wire 1 /$ in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 c! s $end
$var wire 1 ,$ c_out $end
$var wire 1 ]# a $end
$var wire 1 #$ b $end
$var wire 1 +$ c_in $end
$var wire 1 1$ sumXOR $end
$var wire 1 2$ AB_nand $end
$var wire 1 3$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 1$ out $end
$var wire 1 ]# in1 $end
$var wire 1 #$ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 c! out $end
$var wire 1 1$ in1 $end
$var wire 1 +$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 2$ out $end
$var wire 1 ]# in1 $end
$var wire 1 #$ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 3$ out $end
$var wire 1 1$ in1 $end
$var wire 1 +$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ,$ out $end
$var wire 1 3$ in1 $end
$var wire 1 2$ in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 b! s $end
$var wire 1 -$ c_out $end
$var wire 1 \# a $end
$var wire 1 "$ b $end
$var wire 1 ,$ c_in $end
$var wire 1 4$ sumXOR $end
$var wire 1 5$ AB_nand $end
$var wire 1 6$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 4$ out $end
$var wire 1 \# in1 $end
$var wire 1 "$ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 b! out $end
$var wire 1 4$ in1 $end
$var wire 1 ,$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 5$ out $end
$var wire 1 \# in1 $end
$var wire 1 "$ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 6$ out $end
$var wire 1 4$ in1 $end
$var wire 1 ,$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 -$ out $end
$var wire 1 6$ in1 $end
$var wire 1 5$ in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 a! s $end
$var wire 1 '$ c_out $end
$var wire 1 [# a $end
$var wire 1 !$ b $end
$var wire 1 -$ c_in $end
$var wire 1 7$ sumXOR $end
$var wire 1 8$ AB_nand $end
$var wire 1 9$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 7$ out $end
$var wire 1 [# in1 $end
$var wire 1 !$ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 a! out $end
$var wire 1 7$ in1 $end
$var wire 1 -$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 8$ out $end
$var wire 1 [# in1 $end
$var wire 1 !$ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 9$ out $end
$var wire 1 7$ in1 $end
$var wire 1 -$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 '$ out $end
$var wire 1 9$ in1 $end
$var wire 1 8$ in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 :$ N $end
$var wire 1 ]! sum [3] $end
$var wire 1 ^! sum [2] $end
$var wire 1 _! sum [1] $end
$var wire 1 `! sum [0] $end
$var wire 1 ($ c_out $end
$var wire 1 W# a [3] $end
$var wire 1 X# a [2] $end
$var wire 1 Y# a [1] $end
$var wire 1 Z# a [0] $end
$var wire 1 {# b [3] $end
$var wire 1 |# b [2] $end
$var wire 1 }# b [1] $end
$var wire 1 ~# b [0] $end
$var wire 1 '$ c_in $end
$var wire 1 ;$ bit0_c $end
$var wire 1 <$ bit1_c $end
$var wire 1 =$ bit2_c $end

$scope module bit0 $end
$var wire 1 `! s $end
$var wire 1 ;$ c_out $end
$var wire 1 Z# a $end
$var wire 1 ~# b $end
$var wire 1 '$ c_in $end
$var wire 1 >$ sumXOR $end
$var wire 1 ?$ AB_nand $end
$var wire 1 @$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 >$ out $end
$var wire 1 Z# in1 $end
$var wire 1 ~# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 `! out $end
$var wire 1 >$ in1 $end
$var wire 1 '$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ?$ out $end
$var wire 1 Z# in1 $end
$var wire 1 ~# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 @$ out $end
$var wire 1 >$ in1 $end
$var wire 1 '$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ;$ out $end
$var wire 1 @$ in1 $end
$var wire 1 ?$ in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 _! s $end
$var wire 1 <$ c_out $end
$var wire 1 Y# a $end
$var wire 1 }# b $end
$var wire 1 ;$ c_in $end
$var wire 1 A$ sumXOR $end
$var wire 1 B$ AB_nand $end
$var wire 1 C$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 A$ out $end
$var wire 1 Y# in1 $end
$var wire 1 }# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 _! out $end
$var wire 1 A$ in1 $end
$var wire 1 ;$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 B$ out $end
$var wire 1 Y# in1 $end
$var wire 1 }# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 C$ out $end
$var wire 1 A$ in1 $end
$var wire 1 ;$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 <$ out $end
$var wire 1 C$ in1 $end
$var wire 1 B$ in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 ^! s $end
$var wire 1 =$ c_out $end
$var wire 1 X# a $end
$var wire 1 |# b $end
$var wire 1 <$ c_in $end
$var wire 1 D$ sumXOR $end
$var wire 1 E$ AB_nand $end
$var wire 1 F$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 D$ out $end
$var wire 1 X# in1 $end
$var wire 1 |# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ^! out $end
$var wire 1 D$ in1 $end
$var wire 1 <$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 E$ out $end
$var wire 1 X# in1 $end
$var wire 1 |# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 F$ out $end
$var wire 1 D$ in1 $end
$var wire 1 <$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 =$ out $end
$var wire 1 F$ in1 $end
$var wire 1 E$ in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 ]! s $end
$var wire 1 ($ c_out $end
$var wire 1 W# a $end
$var wire 1 {# b $end
$var wire 1 =$ c_in $end
$var wire 1 G$ sumXOR $end
$var wire 1 H$ AB_nand $end
$var wire 1 I$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 G$ out $end
$var wire 1 W# in1 $end
$var wire 1 {# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ]! out $end
$var wire 1 G$ in1 $end
$var wire 1 =$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 H$ out $end
$var wire 1 W# in1 $end
$var wire 1 {# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 I$ out $end
$var wire 1 G$ in1 $end
$var wire 1 =$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ($ out $end
$var wire 1 I$ in1 $end
$var wire 1 H$ in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 J$ N $end
$var wire 1 Y! sum [3] $end
$var wire 1 Z! sum [2] $end
$var wire 1 [! sum [1] $end
$var wire 1 \! sum [0] $end
$var wire 1 )$ c_out $end
$var wire 1 S# a [3] $end
$var wire 1 T# a [2] $end
$var wire 1 U# a [1] $end
$var wire 1 V# a [0] $end
$var wire 1 w# b [3] $end
$var wire 1 x# b [2] $end
$var wire 1 y# b [1] $end
$var wire 1 z# b [0] $end
$var wire 1 ($ c_in $end
$var wire 1 K$ bit0_c $end
$var wire 1 L$ bit1_c $end
$var wire 1 M$ bit2_c $end

$scope module bit0 $end
$var wire 1 \! s $end
$var wire 1 K$ c_out $end
$var wire 1 V# a $end
$var wire 1 z# b $end
$var wire 1 ($ c_in $end
$var wire 1 N$ sumXOR $end
$var wire 1 O$ AB_nand $end
$var wire 1 P$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 N$ out $end
$var wire 1 V# in1 $end
$var wire 1 z# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 \! out $end
$var wire 1 N$ in1 $end
$var wire 1 ($ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 O$ out $end
$var wire 1 V# in1 $end
$var wire 1 z# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 P$ out $end
$var wire 1 N$ in1 $end
$var wire 1 ($ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 K$ out $end
$var wire 1 P$ in1 $end
$var wire 1 O$ in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 [! s $end
$var wire 1 L$ c_out $end
$var wire 1 U# a $end
$var wire 1 y# b $end
$var wire 1 K$ c_in $end
$var wire 1 Q$ sumXOR $end
$var wire 1 R$ AB_nand $end
$var wire 1 S$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Q$ out $end
$var wire 1 U# in1 $end
$var wire 1 y# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 [! out $end
$var wire 1 Q$ in1 $end
$var wire 1 K$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 R$ out $end
$var wire 1 U# in1 $end
$var wire 1 y# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 S$ out $end
$var wire 1 Q$ in1 $end
$var wire 1 K$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 L$ out $end
$var wire 1 S$ in1 $end
$var wire 1 R$ in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 Z! s $end
$var wire 1 M$ c_out $end
$var wire 1 T# a $end
$var wire 1 x# b $end
$var wire 1 L$ c_in $end
$var wire 1 T$ sumXOR $end
$var wire 1 U$ AB_nand $end
$var wire 1 V$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 T$ out $end
$var wire 1 T# in1 $end
$var wire 1 x# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 Z! out $end
$var wire 1 T$ in1 $end
$var wire 1 L$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 U$ out $end
$var wire 1 T# in1 $end
$var wire 1 x# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 V$ out $end
$var wire 1 T$ in1 $end
$var wire 1 L$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 M$ out $end
$var wire 1 V$ in1 $end
$var wire 1 U$ in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 Y! s $end
$var wire 1 )$ c_out $end
$var wire 1 S# a $end
$var wire 1 w# b $end
$var wire 1 M$ c_in $end
$var wire 1 W$ sumXOR $end
$var wire 1 X$ AB_nand $end
$var wire 1 Y$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 W$ out $end
$var wire 1 S# in1 $end
$var wire 1 w# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 Y! out $end
$var wire 1 W$ in1 $end
$var wire 1 M$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 X$ out $end
$var wire 1 S# in1 $end
$var wire 1 w# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Y$ out $end
$var wire 1 W$ in1 $end
$var wire 1 M$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 )$ out $end
$var wire 1 Y$ in1 $end
$var wire 1 X$ in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 Z$ N $end
$var wire 1 U! sum [3] $end
$var wire 1 V! sum [2] $end
$var wire 1 W! sum [1] $end
$var wire 1 X! sum [0] $end
$var wire 1 r# c_out $end
$var wire 1 O# a [3] $end
$var wire 1 P# a [2] $end
$var wire 1 Q# a [1] $end
$var wire 1 R# a [0] $end
$var wire 1 s# b [3] $end
$var wire 1 t# b [2] $end
$var wire 1 u# b [1] $end
$var wire 1 v# b [0] $end
$var wire 1 )$ c_in $end
$var wire 1 [$ bit0_c $end
$var wire 1 \$ bit1_c $end
$var wire 1 ]$ bit2_c $end

$scope module bit0 $end
$var wire 1 X! s $end
$var wire 1 [$ c_out $end
$var wire 1 R# a $end
$var wire 1 v# b $end
$var wire 1 )$ c_in $end
$var wire 1 ^$ sumXOR $end
$var wire 1 _$ AB_nand $end
$var wire 1 `$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ^$ out $end
$var wire 1 R# in1 $end
$var wire 1 v# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 X! out $end
$var wire 1 ^$ in1 $end
$var wire 1 )$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 _$ out $end
$var wire 1 R# in1 $end
$var wire 1 v# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 `$ out $end
$var wire 1 ^$ in1 $end
$var wire 1 )$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 [$ out $end
$var wire 1 `$ in1 $end
$var wire 1 _$ in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 W! s $end
$var wire 1 \$ c_out $end
$var wire 1 Q# a $end
$var wire 1 u# b $end
$var wire 1 [$ c_in $end
$var wire 1 a$ sumXOR $end
$var wire 1 b$ AB_nand $end
$var wire 1 c$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 a$ out $end
$var wire 1 Q# in1 $end
$var wire 1 u# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 W! out $end
$var wire 1 a$ in1 $end
$var wire 1 [$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 b$ out $end
$var wire 1 Q# in1 $end
$var wire 1 u# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 c$ out $end
$var wire 1 a$ in1 $end
$var wire 1 [$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 \$ out $end
$var wire 1 c$ in1 $end
$var wire 1 b$ in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 V! s $end
$var wire 1 ]$ c_out $end
$var wire 1 P# a $end
$var wire 1 t# b $end
$var wire 1 \$ c_in $end
$var wire 1 d$ sumXOR $end
$var wire 1 e$ AB_nand $end
$var wire 1 f$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 d$ out $end
$var wire 1 P# in1 $end
$var wire 1 t# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 V! out $end
$var wire 1 d$ in1 $end
$var wire 1 \$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 e$ out $end
$var wire 1 P# in1 $end
$var wire 1 t# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 f$ out $end
$var wire 1 d$ in1 $end
$var wire 1 \$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ]$ out $end
$var wire 1 f$ in1 $end
$var wire 1 e$ in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 U! s $end
$var wire 1 r# c_out $end
$var wire 1 O# a $end
$var wire 1 s# b $end
$var wire 1 ]$ c_in $end
$var wire 1 g$ sumXOR $end
$var wire 1 h$ AB_nand $end
$var wire 1 i$ AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 g$ out $end
$var wire 1 O# in1 $end
$var wire 1 s# in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 U! out $end
$var wire 1 g$ in1 $end
$var wire 1 ]$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 h$ out $end
$var wire 1 O# in1 $end
$var wire 1 s# in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 i$ out $end
$var wire 1 g$ in1 $end
$var wire 1 ]$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 r# out $end
$var wire 1 i$ in1 $end
$var wire 1 h$ in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module PC $end
$var parameter 32 j$ OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 $! writeData [15] $end
$var wire 1 %! writeData [14] $end
$var wire 1 &! writeData [13] $end
$var wire 1 '! writeData [12] $end
$var wire 1 (! writeData [11] $end
$var wire 1 )! writeData [10] $end
$var wire 1 *! writeData [9] $end
$var wire 1 +! writeData [8] $end
$var wire 1 ,! writeData [7] $end
$var wire 1 -! writeData [6] $end
$var wire 1 .! writeData [5] $end
$var wire 1 /! writeData [4] $end
$var wire 1 0! writeData [3] $end
$var wire 1 1! writeData [2] $end
$var wire 1 2! writeData [1] $end
$var wire 1 3! writeData [0] $end
$var wire 1 k$ writeEn $end
$var wire 1 O# readData [15] $end
$var wire 1 P# readData [14] $end
$var wire 1 Q# readData [13] $end
$var wire 1 R# readData [12] $end
$var wire 1 S# readData [11] $end
$var wire 1 T# readData [10] $end
$var wire 1 U# readData [9] $end
$var wire 1 V# readData [8] $end
$var wire 1 W# readData [7] $end
$var wire 1 X# readData [6] $end
$var wire 1 Y# readData [5] $end
$var wire 1 Z# readData [4] $end
$var wire 1 [# readData [3] $end
$var wire 1 \# readData [2] $end
$var wire 1 ]# readData [1] $end
$var wire 1 ^# readData [0] $end
$var wire 1 p# err $end
$var wire 1 l$ dff_in [15] $end
$var wire 1 m$ dff_in [14] $end
$var wire 1 n$ dff_in [13] $end
$var wire 1 o$ dff_in [12] $end
$var wire 1 p$ dff_in [11] $end
$var wire 1 q$ dff_in [10] $end
$var wire 1 r$ dff_in [9] $end
$var wire 1 s$ dff_in [8] $end
$var wire 1 t$ dff_in [7] $end
$var wire 1 u$ dff_in [6] $end
$var wire 1 v$ dff_in [5] $end
$var wire 1 w$ dff_in [4] $end
$var wire 1 x$ dff_in [3] $end
$var wire 1 y$ dff_in [2] $end
$var wire 1 z$ dff_in [1] $end
$var wire 1 {$ dff_in [0] $end

$scope module bits[15] $end
$var wire 1 O# q $end
$var wire 1 l$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 |$ state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 P# q $end
$var wire 1 m$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 }$ state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 Q# q $end
$var wire 1 n$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 ~$ state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 R# q $end
$var wire 1 o$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 !% state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 S# q $end
$var wire 1 p$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 "% state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 T# q $end
$var wire 1 q$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 #% state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 U# q $end
$var wire 1 r$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 $% state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 V# q $end
$var wire 1 s$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 %% state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 W# q $end
$var wire 1 t$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 &% state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 X# q $end
$var wire 1 u$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 '% state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 Y# q $end
$var wire 1 v$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 (% state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 Z# q $end
$var wire 1 w$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 )% state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 [# q $end
$var wire 1 x$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 *% state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 \# q $end
$var wire 1 y$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 +% state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 ]# q $end
$var wire 1 z$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 ,% state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 ^# q $end
$var wire 1 {$ d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 -% state $end
$upscope $end
$upscope $end

$scope module instruction_memory $end
$var wire 1 4! data_out [15] $end
$var wire 1 5! data_out [14] $end
$var wire 1 6! data_out [13] $end
$var wire 1 7! data_out [12] $end
$var wire 1 8! data_out [11] $end
$var wire 1 9! data_out [10] $end
$var wire 1 :! data_out [9] $end
$var wire 1 ;! data_out [8] $end
$var wire 1 <! data_out [7] $end
$var wire 1 =! data_out [6] $end
$var wire 1 >! data_out [5] $end
$var wire 1 ?! data_out [4] $end
$var wire 1 @! data_out [3] $end
$var wire 1 A! data_out [2] $end
$var wire 1 B! data_out [1] $end
$var wire 1 C! data_out [0] $end
$var wire 1 .% data_in [15] $end
$var wire 1 /% data_in [14] $end
$var wire 1 0% data_in [13] $end
$var wire 1 1% data_in [12] $end
$var wire 1 2% data_in [11] $end
$var wire 1 3% data_in [10] $end
$var wire 1 4% data_in [9] $end
$var wire 1 5% data_in [8] $end
$var wire 1 6% data_in [7] $end
$var wire 1 7% data_in [6] $end
$var wire 1 8% data_in [5] $end
$var wire 1 9% data_in [4] $end
$var wire 1 :% data_in [3] $end
$var wire 1 ;% data_in [2] $end
$var wire 1 <% data_in [1] $end
$var wire 1 =% data_in [0] $end
$var wire 1 O# addr [15] $end
$var wire 1 P# addr [14] $end
$var wire 1 Q# addr [13] $end
$var wire 1 R# addr [12] $end
$var wire 1 S# addr [11] $end
$var wire 1 T# addr [10] $end
$var wire 1 U# addr [9] $end
$var wire 1 V# addr [8] $end
$var wire 1 W# addr [7] $end
$var wire 1 X# addr [6] $end
$var wire 1 Y# addr [5] $end
$var wire 1 Z# addr [4] $end
$var wire 1 [# addr [3] $end
$var wire 1 \# addr [2] $end
$var wire 1 ]# addr [1] $end
$var wire 1 ^# addr [0] $end
$var wire 1 >% enable $end
$var wire 1 ?% wr $end
$var wire 1 T! createdump $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 @% loaded $end
$var reg 17 A% largest [16:0] $end
$var integer 32 B% mcd $end
$var integer 32 C% i $end
$upscope $end
$upscope $end

$scope module decodeSection $end
$var wire 1 4! instruction [15] $end
$var wire 1 5! instruction [14] $end
$var wire 1 6! instruction [13] $end
$var wire 1 7! instruction [12] $end
$var wire 1 8! instruction [11] $end
$var wire 1 9! instruction [10] $end
$var wire 1 :! instruction [9] $end
$var wire 1 ;! instruction [8] $end
$var wire 1 <! instruction [7] $end
$var wire 1 =! instruction [6] $end
$var wire 1 >! instruction [5] $end
$var wire 1 ?! instruction [4] $end
$var wire 1 @! instruction [3] $end
$var wire 1 A! instruction [2] $end
$var wire 1 B! instruction [1] $end
$var wire 1 C! instruction [0] $end
$var wire 1 D! wbData [15] $end
$var wire 1 E! wbData [14] $end
$var wire 1 F! wbData [13] $end
$var wire 1 G! wbData [12] $end
$var wire 1 H! wbData [11] $end
$var wire 1 I! wbData [10] $end
$var wire 1 J! wbData [9] $end
$var wire 1 K! wbData [8] $end
$var wire 1 L! wbData [7] $end
$var wire 1 M! wbData [6] $end
$var wire 1 N! wbData [5] $end
$var wire 1 O! wbData [4] $end
$var wire 1 P! wbData [3] $end
$var wire 1 Q! wbData [2] $end
$var wire 1 R! wbData [1] $end
$var wire 1 S! wbData [0] $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 e! imm8 [15] $end
$var wire 1 f! imm8 [14] $end
$var wire 1 g! imm8 [13] $end
$var wire 1 h! imm8 [12] $end
$var wire 1 i! imm8 [11] $end
$var wire 1 j! imm8 [10] $end
$var wire 1 k! imm8 [9] $end
$var wire 1 l! imm8 [8] $end
$var wire 1 m! imm8 [7] $end
$var wire 1 n! imm8 [6] $end
$var wire 1 o! imm8 [5] $end
$var wire 1 p! imm8 [4] $end
$var wire 1 q! imm8 [3] $end
$var wire 1 r! imm8 [2] $end
$var wire 1 s! imm8 [1] $end
$var wire 1 t! imm8 [0] $end
$var wire 1 u! imm11 [15] $end
$var wire 1 v! imm11 [14] $end
$var wire 1 w! imm11 [13] $end
$var wire 1 x! imm11 [12] $end
$var wire 1 y! imm11 [11] $end
$var wire 1 z! imm11 [10] $end
$var wire 1 {! imm11 [9] $end
$var wire 1 |! imm11 [8] $end
$var wire 1 }! imm11 [7] $end
$var wire 1 ~! imm11 [6] $end
$var wire 1 !" imm11 [5] $end
$var wire 1 "" imm11 [4] $end
$var wire 1 #" imm11 [3] $end
$var wire 1 $" imm11 [2] $end
$var wire 1 %" imm11 [1] $end
$var wire 1 &" imm11 [0] $end
$var wire 1 '" aluJmp $end
$var wire 1 (" SLBIsel $end
$var wire 1 T! createDump $end
$var wire 1 )" memWrt $end
$var wire 1 *" brchSig [2] $end
$var wire 1 +" brchSig [1] $end
$var wire 1 ," brchSig [0] $end
$var wire 1 -" Cin $end
$var wire 1 ." invA $end
$var wire 1 /" invB $end
$var wire 1 0" wbDataSel [1] $end
$var wire 1 1" wbDataSel [0] $end
$var wire 1 2" immSrc $end
$var wire 1 3" aluOp [3] $end
$var wire 1 4" aluOp [2] $end
$var wire 1 5" aluOp [1] $end
$var wire 1 6" aluOp [0] $end
$var wire 1 g" jalSel $end
$var wire 1 h" sOpSel $end
$var wire 1 M# readEn $end
$var wire 1 N# aluPC $end
$var wire 1 7" inA [15] $end
$var wire 1 8" inA [14] $end
$var wire 1 9" inA [13] $end
$var wire 1 :" inA [12] $end
$var wire 1 ;" inA [11] $end
$var wire 1 <" inA [10] $end
$var wire 1 =" inA [9] $end
$var wire 1 >" inA [8] $end
$var wire 1 ?" inA [7] $end
$var wire 1 @" inA [6] $end
$var wire 1 A" inA [5] $end
$var wire 1 B" inA [4] $end
$var wire 1 C" inA [3] $end
$var wire 1 D" inA [2] $end
$var wire 1 E" inA [1] $end
$var wire 1 F" inA [0] $end
$var wire 1 G" inB [15] $end
$var wire 1 H" inB [14] $end
$var wire 1 I" inB [13] $end
$var wire 1 J" inB [12] $end
$var wire 1 K" inB [11] $end
$var wire 1 L" inB [10] $end
$var wire 1 M" inB [9] $end
$var wire 1 N" inB [8] $end
$var wire 1 O" inB [7] $end
$var wire 1 P" inB [6] $end
$var wire 1 Q" inB [5] $end
$var wire 1 R" inB [4] $end
$var wire 1 S" inB [3] $end
$var wire 1 T" inB [2] $end
$var wire 1 U" inB [1] $end
$var wire 1 V" inB [0] $end
$var wire 1 W" wrtData [15] $end
$var wire 1 X" wrtData [14] $end
$var wire 1 Y" wrtData [13] $end
$var wire 1 Z" wrtData [12] $end
$var wire 1 [" wrtData [11] $end
$var wire 1 \" wrtData [10] $end
$var wire 1 ]" wrtData [9] $end
$var wire 1 ^" wrtData [8] $end
$var wire 1 _" wrtData [7] $end
$var wire 1 `" wrtData [6] $end
$var wire 1 a" wrtData [5] $end
$var wire 1 b" wrtData [4] $end
$var wire 1 c" wrtData [3] $end
$var wire 1 d" wrtData [2] $end
$var wire 1 e" wrtData [1] $end
$var wire 1 f" wrtData [0] $end
$var wire 1 L# err $end
$var wire 1 D% zeroSel $end
$var wire 1 E% imm5 [15] $end
$var wire 1 F% imm5 [14] $end
$var wire 1 G% imm5 [13] $end
$var wire 1 H% imm5 [12] $end
$var wire 1 I% imm5 [11] $end
$var wire 1 J% imm5 [10] $end
$var wire 1 K% imm5 [9] $end
$var wire 1 L% imm5 [8] $end
$var wire 1 M% imm5 [7] $end
$var wire 1 N% imm5 [6] $end
$var wire 1 O% imm5 [5] $end
$var wire 1 P% imm5 [4] $end
$var wire 1 Q% imm5 [3] $end
$var wire 1 R% imm5 [2] $end
$var wire 1 S% imm5 [1] $end
$var wire 1 T% imm5 [0] $end
$var wire 1 U% regDestSel [1] $end
$var wire 1 V% regDestSel [0] $end
$var wire 1 W% wrtReg [2] $end
$var wire 1 X% wrtReg [1] $end
$var wire 1 Y% wrtReg [0] $end
$var wire 1 Z% regWrt $end
$var wire 1 [% regB [15] $end
$var wire 1 \% regB [14] $end
$var wire 1 ]% regB [13] $end
$var wire 1 ^% regB [12] $end
$var wire 1 _% regB [11] $end
$var wire 1 `% regB [10] $end
$var wire 1 a% regB [9] $end
$var wire 1 b% regB [8] $end
$var wire 1 c% regB [7] $end
$var wire 1 d% regB [6] $end
$var wire 1 e% regB [5] $end
$var wire 1 f% regB [4] $end
$var wire 1 g% regB [3] $end
$var wire 1 h% regB [2] $end
$var wire 1 i% regB [1] $end
$var wire 1 j% regB [0] $end
$var wire 1 k% BSrc [1] $end
$var wire 1 l% BSrc [0] $end
$var wire 1 m% stuSel $end
$var wire 1 n% regErr $end
$var wire 1 o% cntrlErr $end

$scope module ALU_OP $end
$var parameter 4 p% RLL $end
$var parameter 4 q% SLL $end
$var parameter 4 r% SRA $end
$var parameter 4 s% SRL $end
$var parameter 4 t% ADD $end
$var parameter 4 u% AND $end
$var parameter 4 v% OR $end
$var parameter 4 w% XOR $end
$var parameter 4 x% SLBI $end
$var parameter 4 y% BTR $end
$var parameter 4 z% RRL $end
$var wire 1 4! instruction [15] $end
$var wire 1 5! instruction [14] $end
$var wire 1 6! instruction [13] $end
$var wire 1 7! instruction [12] $end
$var wire 1 8! instruction [11] $end
$var wire 1 9! instruction [10] $end
$var wire 1 :! instruction [9] $end
$var wire 1 ;! instruction [8] $end
$var wire 1 <! instruction [7] $end
$var wire 1 =! instruction [6] $end
$var wire 1 >! instruction [5] $end
$var wire 1 ?! instruction [4] $end
$var wire 1 @! instruction [3] $end
$var wire 1 A! instruction [2] $end
$var wire 1 B! instruction [1] $end
$var wire 1 C! instruction [0] $end
$var reg 4 {% aluOp [3:0] $end
$upscope $end

$scope module register_file $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 9! read1RegSel [2] $end
$var wire 1 :! read1RegSel [1] $end
$var wire 1 ;! read1RegSel [0] $end
$var wire 1 <! read2RegSel [2] $end
$var wire 1 =! read2RegSel [1] $end
$var wire 1 >! read2RegSel [0] $end
$var wire 1 W% writeRegSel [2] $end
$var wire 1 X% writeRegSel [1] $end
$var wire 1 Y% writeRegSel [0] $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 Z% writeEn $end
$var wire 1 7" read1Data [15] $end
$var wire 1 8" read1Data [14] $end
$var wire 1 9" read1Data [13] $end
$var wire 1 :" read1Data [12] $end
$var wire 1 ;" read1Data [11] $end
$var wire 1 <" read1Data [10] $end
$var wire 1 =" read1Data [9] $end
$var wire 1 >" read1Data [8] $end
$var wire 1 ?" read1Data [7] $end
$var wire 1 @" read1Data [6] $end
$var wire 1 A" read1Data [5] $end
$var wire 1 B" read1Data [4] $end
$var wire 1 C" read1Data [3] $end
$var wire 1 D" read1Data [2] $end
$var wire 1 E" read1Data [1] $end
$var wire 1 F" read1Data [0] $end
$var wire 1 [% read2Data [15] $end
$var wire 1 \% read2Data [14] $end
$var wire 1 ]% read2Data [13] $end
$var wire 1 ^% read2Data [12] $end
$var wire 1 _% read2Data [11] $end
$var wire 1 `% read2Data [10] $end
$var wire 1 a% read2Data [9] $end
$var wire 1 b% read2Data [8] $end
$var wire 1 c% read2Data [7] $end
$var wire 1 d% read2Data [6] $end
$var wire 1 e% read2Data [5] $end
$var wire 1 f% read2Data [4] $end
$var wire 1 g% read2Data [3] $end
$var wire 1 h% read2Data [2] $end
$var wire 1 i% read2Data [1] $end
$var wire 1 j% read2Data [0] $end
$var wire 1 n% err $end
$var wire 1 |% regErr [7] $end
$var wire 1 }% regErr [6] $end
$var wire 1 ~% regErr [5] $end
$var wire 1 !& regErr [4] $end
$var wire 1 "& regErr [3] $end
$var wire 1 #& regErr [2] $end
$var wire 1 $& regErr [1] $end
$var wire 1 %& regErr [0] $end
$var wire 1 && readData [0] $end
$var wire 1 '& readData [1] $end
$var wire 1 (& readData [2] $end
$var wire 1 )& readData [3] $end
$var wire 1 *& readData [4] $end
$var wire 1 +& readData [5] $end
$var wire 1 ,& readData [6] $end
$var wire 1 -& readData [7] $end
$var wire 1 .& readData [8] $end
$var wire 1 /& readData [9] $end
$var wire 1 0& readData [10] $end
$var wire 1 1& readData [11] $end
$var wire 1 2& readData [12] $end
$var wire 1 3& readData [13] $end
$var wire 1 4& readData [14] $end
$var wire 1 5& readData [15] $end
$var wire 1 6& readData [16] $end
$var wire 1 7& readData [17] $end
$var wire 1 8& readData [18] $end
$var wire 1 9& readData [19] $end
$var wire 1 :& readData [20] $end
$var wire 1 ;& readData [21] $end
$var wire 1 <& readData [22] $end
$var wire 1 =& readData [23] $end
$var wire 1 >& readData [24] $end
$var wire 1 ?& readData [25] $end
$var wire 1 @& readData [26] $end
$var wire 1 A& readData [27] $end
$var wire 1 B& readData [28] $end
$var wire 1 C& readData [29] $end
$var wire 1 D& readData [30] $end
$var wire 1 E& readData [31] $end
$var wire 1 F& readData [32] $end
$var wire 1 G& readData [33] $end
$var wire 1 H& readData [34] $end
$var wire 1 I& readData [35] $end
$var wire 1 J& readData [36] $end
$var wire 1 K& readData [37] $end
$var wire 1 L& readData [38] $end
$var wire 1 M& readData [39] $end
$var wire 1 N& readData [40] $end
$var wire 1 O& readData [41] $end
$var wire 1 P& readData [42] $end
$var wire 1 Q& readData [43] $end
$var wire 1 R& readData [44] $end
$var wire 1 S& readData [45] $end
$var wire 1 T& readData [46] $end
$var wire 1 U& readData [47] $end
$var wire 1 V& readData [48] $end
$var wire 1 W& readData [49] $end
$var wire 1 X& readData [50] $end
$var wire 1 Y& readData [51] $end
$var wire 1 Z& readData [52] $end
$var wire 1 [& readData [53] $end
$var wire 1 \& readData [54] $end
$var wire 1 ]& readData [55] $end
$var wire 1 ^& readData [56] $end
$var wire 1 _& readData [57] $end
$var wire 1 `& readData [58] $end
$var wire 1 a& readData [59] $end
$var wire 1 b& readData [60] $end
$var wire 1 c& readData [61] $end
$var wire 1 d& readData [62] $end
$var wire 1 e& readData [63] $end
$var wire 1 f& readData [64] $end
$var wire 1 g& readData [65] $end
$var wire 1 h& readData [66] $end
$var wire 1 i& readData [67] $end
$var wire 1 j& readData [68] $end
$var wire 1 k& readData [69] $end
$var wire 1 l& readData [70] $end
$var wire 1 m& readData [71] $end
$var wire 1 n& readData [72] $end
$var wire 1 o& readData [73] $end
$var wire 1 p& readData [74] $end
$var wire 1 q& readData [75] $end
$var wire 1 r& readData [76] $end
$var wire 1 s& readData [77] $end
$var wire 1 t& readData [78] $end
$var wire 1 u& readData [79] $end
$var wire 1 v& readData [80] $end
$var wire 1 w& readData [81] $end
$var wire 1 x& readData [82] $end
$var wire 1 y& readData [83] $end
$var wire 1 z& readData [84] $end
$var wire 1 {& readData [85] $end
$var wire 1 |& readData [86] $end
$var wire 1 }& readData [87] $end
$var wire 1 ~& readData [88] $end
$var wire 1 !' readData [89] $end
$var wire 1 "' readData [90] $end
$var wire 1 #' readData [91] $end
$var wire 1 $' readData [92] $end
$var wire 1 %' readData [93] $end
$var wire 1 &' readData [94] $end
$var wire 1 '' readData [95] $end
$var wire 1 (' readData [96] $end
$var wire 1 )' readData [97] $end
$var wire 1 *' readData [98] $end
$var wire 1 +' readData [99] $end
$var wire 1 ,' readData [100] $end
$var wire 1 -' readData [101] $end
$var wire 1 .' readData [102] $end
$var wire 1 /' readData [103] $end
$var wire 1 0' readData [104] $end
$var wire 1 1' readData [105] $end
$var wire 1 2' readData [106] $end
$var wire 1 3' readData [107] $end
$var wire 1 4' readData [108] $end
$var wire 1 5' readData [109] $end
$var wire 1 6' readData [110] $end
$var wire 1 7' readData [111] $end
$var wire 1 8' readData [112] $end
$var wire 1 9' readData [113] $end
$var wire 1 :' readData [114] $end
$var wire 1 ;' readData [115] $end
$var wire 1 <' readData [116] $end
$var wire 1 =' readData [117] $end
$var wire 1 >' readData [118] $end
$var wire 1 ?' readData [119] $end
$var wire 1 @' readData [120] $end
$var wire 1 A' readData [121] $end
$var wire 1 B' readData [122] $end
$var wire 1 C' readData [123] $end
$var wire 1 D' readData [124] $end
$var wire 1 E' readData [125] $end
$var wire 1 F' readData [126] $end
$var wire 1 G' readData [127] $end
$var wire 1 H' regWriteEn [7] $end
$var wire 1 I' regWriteEn [6] $end
$var wire 1 J' regWriteEn [5] $end
$var wire 1 K' regWriteEn [4] $end
$var wire 1 L' regWriteEn [3] $end
$var wire 1 M' regWriteEn [2] $end
$var wire 1 N' regWriteEn [1] $end
$var wire 1 O' regWriteEn [0] $end

$scope module reg0 $end
$var parameter 32 P' OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 O' writeEn $end
$var wire 1 G' readData [15] $end
$var wire 1 F' readData [14] $end
$var wire 1 E' readData [13] $end
$var wire 1 D' readData [12] $end
$var wire 1 C' readData [11] $end
$var wire 1 B' readData [10] $end
$var wire 1 A' readData [9] $end
$var wire 1 @' readData [8] $end
$var wire 1 ?' readData [7] $end
$var wire 1 >' readData [6] $end
$var wire 1 =' readData [5] $end
$var wire 1 <' readData [4] $end
$var wire 1 ;' readData [3] $end
$var wire 1 :' readData [2] $end
$var wire 1 9' readData [1] $end
$var wire 1 8' readData [0] $end
$var wire 1 %& err $end
$var wire 1 Q' dff_in [15] $end
$var wire 1 R' dff_in [14] $end
$var wire 1 S' dff_in [13] $end
$var wire 1 T' dff_in [12] $end
$var wire 1 U' dff_in [11] $end
$var wire 1 V' dff_in [10] $end
$var wire 1 W' dff_in [9] $end
$var wire 1 X' dff_in [8] $end
$var wire 1 Y' dff_in [7] $end
$var wire 1 Z' dff_in [6] $end
$var wire 1 [' dff_in [5] $end
$var wire 1 \' dff_in [4] $end
$var wire 1 ]' dff_in [3] $end
$var wire 1 ^' dff_in [2] $end
$var wire 1 _' dff_in [1] $end
$var wire 1 `' dff_in [0] $end

$scope module bits[15] $end
$var wire 1 G' q $end
$var wire 1 Q' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 a' state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 F' q $end
$var wire 1 R' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 b' state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 E' q $end
$var wire 1 S' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 c' state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 D' q $end
$var wire 1 T' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 d' state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 C' q $end
$var wire 1 U' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 e' state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 B' q $end
$var wire 1 V' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 f' state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 A' q $end
$var wire 1 W' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 g' state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 @' q $end
$var wire 1 X' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 h' state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 ?' q $end
$var wire 1 Y' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 i' state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 >' q $end
$var wire 1 Z' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 j' state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 =' q $end
$var wire 1 [' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 k' state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 <' q $end
$var wire 1 \' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 l' state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 ;' q $end
$var wire 1 ]' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 m' state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 :' q $end
$var wire 1 ^' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 n' state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 9' q $end
$var wire 1 _' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 o' state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 8' q $end
$var wire 1 `' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 p' state $end
$upscope $end
$upscope $end

$scope module reg1 $end
$var parameter 32 q' OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 N' writeEn $end
$var wire 1 7' readData [15] $end
$var wire 1 6' readData [14] $end
$var wire 1 5' readData [13] $end
$var wire 1 4' readData [12] $end
$var wire 1 3' readData [11] $end
$var wire 1 2' readData [10] $end
$var wire 1 1' readData [9] $end
$var wire 1 0' readData [8] $end
$var wire 1 /' readData [7] $end
$var wire 1 .' readData [6] $end
$var wire 1 -' readData [5] $end
$var wire 1 ,' readData [4] $end
$var wire 1 +' readData [3] $end
$var wire 1 *' readData [2] $end
$var wire 1 )' readData [1] $end
$var wire 1 (' readData [0] $end
$var wire 1 $& err $end
$var wire 1 r' dff_in [15] $end
$var wire 1 s' dff_in [14] $end
$var wire 1 t' dff_in [13] $end
$var wire 1 u' dff_in [12] $end
$var wire 1 v' dff_in [11] $end
$var wire 1 w' dff_in [10] $end
$var wire 1 x' dff_in [9] $end
$var wire 1 y' dff_in [8] $end
$var wire 1 z' dff_in [7] $end
$var wire 1 {' dff_in [6] $end
$var wire 1 |' dff_in [5] $end
$var wire 1 }' dff_in [4] $end
$var wire 1 ~' dff_in [3] $end
$var wire 1 !( dff_in [2] $end
$var wire 1 "( dff_in [1] $end
$var wire 1 #( dff_in [0] $end

$scope module bits[15] $end
$var wire 1 7' q $end
$var wire 1 r' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 $( state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 6' q $end
$var wire 1 s' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 %( state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 5' q $end
$var wire 1 t' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 &( state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 4' q $end
$var wire 1 u' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 '( state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 3' q $end
$var wire 1 v' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 (( state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 2' q $end
$var wire 1 w' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 )( state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 1' q $end
$var wire 1 x' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 *( state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 0' q $end
$var wire 1 y' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 +( state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 /' q $end
$var wire 1 z' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 ,( state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 .' q $end
$var wire 1 {' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 -( state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 -' q $end
$var wire 1 |' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 .( state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 ,' q $end
$var wire 1 }' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 /( state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 +' q $end
$var wire 1 ~' d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 0( state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 *' q $end
$var wire 1 !( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 1( state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 )' q $end
$var wire 1 "( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 2( state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 (' q $end
$var wire 1 #( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 3( state $end
$upscope $end
$upscope $end

$scope module reg2 $end
$var parameter 32 4( OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 M' writeEn $end
$var wire 1 '' readData [15] $end
$var wire 1 &' readData [14] $end
$var wire 1 %' readData [13] $end
$var wire 1 $' readData [12] $end
$var wire 1 #' readData [11] $end
$var wire 1 "' readData [10] $end
$var wire 1 !' readData [9] $end
$var wire 1 ~& readData [8] $end
$var wire 1 }& readData [7] $end
$var wire 1 |& readData [6] $end
$var wire 1 {& readData [5] $end
$var wire 1 z& readData [4] $end
$var wire 1 y& readData [3] $end
$var wire 1 x& readData [2] $end
$var wire 1 w& readData [1] $end
$var wire 1 v& readData [0] $end
$var wire 1 #& err $end
$var wire 1 5( dff_in [15] $end
$var wire 1 6( dff_in [14] $end
$var wire 1 7( dff_in [13] $end
$var wire 1 8( dff_in [12] $end
$var wire 1 9( dff_in [11] $end
$var wire 1 :( dff_in [10] $end
$var wire 1 ;( dff_in [9] $end
$var wire 1 <( dff_in [8] $end
$var wire 1 =( dff_in [7] $end
$var wire 1 >( dff_in [6] $end
$var wire 1 ?( dff_in [5] $end
$var wire 1 @( dff_in [4] $end
$var wire 1 A( dff_in [3] $end
$var wire 1 B( dff_in [2] $end
$var wire 1 C( dff_in [1] $end
$var wire 1 D( dff_in [0] $end

$scope module bits[15] $end
$var wire 1 '' q $end
$var wire 1 5( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 E( state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 &' q $end
$var wire 1 6( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 F( state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 %' q $end
$var wire 1 7( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 G( state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 $' q $end
$var wire 1 8( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 H( state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 #' q $end
$var wire 1 9( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 I( state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 "' q $end
$var wire 1 :( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 J( state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 !' q $end
$var wire 1 ;( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 K( state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 ~& q $end
$var wire 1 <( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 L( state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 }& q $end
$var wire 1 =( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 M( state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 |& q $end
$var wire 1 >( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 N( state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 {& q $end
$var wire 1 ?( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 O( state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 z& q $end
$var wire 1 @( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 P( state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 y& q $end
$var wire 1 A( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 Q( state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 x& q $end
$var wire 1 B( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 R( state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 w& q $end
$var wire 1 C( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 S( state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 v& q $end
$var wire 1 D( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 T( state $end
$upscope $end
$upscope $end

$scope module reg3 $end
$var parameter 32 U( OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 L' writeEn $end
$var wire 1 u& readData [15] $end
$var wire 1 t& readData [14] $end
$var wire 1 s& readData [13] $end
$var wire 1 r& readData [12] $end
$var wire 1 q& readData [11] $end
$var wire 1 p& readData [10] $end
$var wire 1 o& readData [9] $end
$var wire 1 n& readData [8] $end
$var wire 1 m& readData [7] $end
$var wire 1 l& readData [6] $end
$var wire 1 k& readData [5] $end
$var wire 1 j& readData [4] $end
$var wire 1 i& readData [3] $end
$var wire 1 h& readData [2] $end
$var wire 1 g& readData [1] $end
$var wire 1 f& readData [0] $end
$var wire 1 "& err $end
$var wire 1 V( dff_in [15] $end
$var wire 1 W( dff_in [14] $end
$var wire 1 X( dff_in [13] $end
$var wire 1 Y( dff_in [12] $end
$var wire 1 Z( dff_in [11] $end
$var wire 1 [( dff_in [10] $end
$var wire 1 \( dff_in [9] $end
$var wire 1 ]( dff_in [8] $end
$var wire 1 ^( dff_in [7] $end
$var wire 1 _( dff_in [6] $end
$var wire 1 `( dff_in [5] $end
$var wire 1 a( dff_in [4] $end
$var wire 1 b( dff_in [3] $end
$var wire 1 c( dff_in [2] $end
$var wire 1 d( dff_in [1] $end
$var wire 1 e( dff_in [0] $end

$scope module bits[15] $end
$var wire 1 u& q $end
$var wire 1 V( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 f( state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 t& q $end
$var wire 1 W( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 g( state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 s& q $end
$var wire 1 X( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 h( state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 r& q $end
$var wire 1 Y( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 i( state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 q& q $end
$var wire 1 Z( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 j( state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 p& q $end
$var wire 1 [( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 k( state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 o& q $end
$var wire 1 \( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 l( state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 n& q $end
$var wire 1 ]( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 m( state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 m& q $end
$var wire 1 ^( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 n( state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 l& q $end
$var wire 1 _( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 o( state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 k& q $end
$var wire 1 `( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 p( state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 j& q $end
$var wire 1 a( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 q( state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 i& q $end
$var wire 1 b( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 r( state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 h& q $end
$var wire 1 c( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 s( state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 g& q $end
$var wire 1 d( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 t( state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 f& q $end
$var wire 1 e( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 u( state $end
$upscope $end
$upscope $end

$scope module reg4 $end
$var parameter 32 v( OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 K' writeEn $end
$var wire 1 e& readData [15] $end
$var wire 1 d& readData [14] $end
$var wire 1 c& readData [13] $end
$var wire 1 b& readData [12] $end
$var wire 1 a& readData [11] $end
$var wire 1 `& readData [10] $end
$var wire 1 _& readData [9] $end
$var wire 1 ^& readData [8] $end
$var wire 1 ]& readData [7] $end
$var wire 1 \& readData [6] $end
$var wire 1 [& readData [5] $end
$var wire 1 Z& readData [4] $end
$var wire 1 Y& readData [3] $end
$var wire 1 X& readData [2] $end
$var wire 1 W& readData [1] $end
$var wire 1 V& readData [0] $end
$var wire 1 !& err $end
$var wire 1 w( dff_in [15] $end
$var wire 1 x( dff_in [14] $end
$var wire 1 y( dff_in [13] $end
$var wire 1 z( dff_in [12] $end
$var wire 1 {( dff_in [11] $end
$var wire 1 |( dff_in [10] $end
$var wire 1 }( dff_in [9] $end
$var wire 1 ~( dff_in [8] $end
$var wire 1 !) dff_in [7] $end
$var wire 1 ") dff_in [6] $end
$var wire 1 #) dff_in [5] $end
$var wire 1 $) dff_in [4] $end
$var wire 1 %) dff_in [3] $end
$var wire 1 &) dff_in [2] $end
$var wire 1 ') dff_in [1] $end
$var wire 1 () dff_in [0] $end

$scope module bits[15] $end
$var wire 1 e& q $end
$var wire 1 w( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 )) state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 d& q $end
$var wire 1 x( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 *) state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 c& q $end
$var wire 1 y( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 +) state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 b& q $end
$var wire 1 z( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 ,) state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 a& q $end
$var wire 1 {( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 -) state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 `& q $end
$var wire 1 |( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 .) state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 _& q $end
$var wire 1 }( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 /) state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 ^& q $end
$var wire 1 ~( d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 0) state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 ]& q $end
$var wire 1 !) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 1) state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 \& q $end
$var wire 1 ") d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 2) state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 [& q $end
$var wire 1 #) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 3) state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 Z& q $end
$var wire 1 $) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 4) state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 Y& q $end
$var wire 1 %) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 5) state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 X& q $end
$var wire 1 &) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 6) state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 W& q $end
$var wire 1 ') d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 7) state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 V& q $end
$var wire 1 () d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 8) state $end
$upscope $end
$upscope $end

$scope module reg5 $end
$var parameter 32 9) OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 J' writeEn $end
$var wire 1 U& readData [15] $end
$var wire 1 T& readData [14] $end
$var wire 1 S& readData [13] $end
$var wire 1 R& readData [12] $end
$var wire 1 Q& readData [11] $end
$var wire 1 P& readData [10] $end
$var wire 1 O& readData [9] $end
$var wire 1 N& readData [8] $end
$var wire 1 M& readData [7] $end
$var wire 1 L& readData [6] $end
$var wire 1 K& readData [5] $end
$var wire 1 J& readData [4] $end
$var wire 1 I& readData [3] $end
$var wire 1 H& readData [2] $end
$var wire 1 G& readData [1] $end
$var wire 1 F& readData [0] $end
$var wire 1 ~% err $end
$var wire 1 :) dff_in [15] $end
$var wire 1 ;) dff_in [14] $end
$var wire 1 <) dff_in [13] $end
$var wire 1 =) dff_in [12] $end
$var wire 1 >) dff_in [11] $end
$var wire 1 ?) dff_in [10] $end
$var wire 1 @) dff_in [9] $end
$var wire 1 A) dff_in [8] $end
$var wire 1 B) dff_in [7] $end
$var wire 1 C) dff_in [6] $end
$var wire 1 D) dff_in [5] $end
$var wire 1 E) dff_in [4] $end
$var wire 1 F) dff_in [3] $end
$var wire 1 G) dff_in [2] $end
$var wire 1 H) dff_in [1] $end
$var wire 1 I) dff_in [0] $end

$scope module bits[15] $end
$var wire 1 U& q $end
$var wire 1 :) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 J) state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 T& q $end
$var wire 1 ;) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 K) state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 S& q $end
$var wire 1 <) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 L) state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 R& q $end
$var wire 1 =) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 M) state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 Q& q $end
$var wire 1 >) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 N) state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 P& q $end
$var wire 1 ?) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 O) state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 O& q $end
$var wire 1 @) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 P) state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 N& q $end
$var wire 1 A) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 Q) state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 M& q $end
$var wire 1 B) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 R) state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 L& q $end
$var wire 1 C) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 S) state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 K& q $end
$var wire 1 D) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 T) state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 J& q $end
$var wire 1 E) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 U) state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 I& q $end
$var wire 1 F) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 V) state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 H& q $end
$var wire 1 G) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 W) state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 G& q $end
$var wire 1 H) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 X) state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 F& q $end
$var wire 1 I) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 Y) state $end
$upscope $end
$upscope $end

$scope module reg6 $end
$var parameter 32 Z) OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 I' writeEn $end
$var wire 1 E& readData [15] $end
$var wire 1 D& readData [14] $end
$var wire 1 C& readData [13] $end
$var wire 1 B& readData [12] $end
$var wire 1 A& readData [11] $end
$var wire 1 @& readData [10] $end
$var wire 1 ?& readData [9] $end
$var wire 1 >& readData [8] $end
$var wire 1 =& readData [7] $end
$var wire 1 <& readData [6] $end
$var wire 1 ;& readData [5] $end
$var wire 1 :& readData [4] $end
$var wire 1 9& readData [3] $end
$var wire 1 8& readData [2] $end
$var wire 1 7& readData [1] $end
$var wire 1 6& readData [0] $end
$var wire 1 }% err $end
$var wire 1 [) dff_in [15] $end
$var wire 1 \) dff_in [14] $end
$var wire 1 ]) dff_in [13] $end
$var wire 1 ^) dff_in [12] $end
$var wire 1 _) dff_in [11] $end
$var wire 1 `) dff_in [10] $end
$var wire 1 a) dff_in [9] $end
$var wire 1 b) dff_in [8] $end
$var wire 1 c) dff_in [7] $end
$var wire 1 d) dff_in [6] $end
$var wire 1 e) dff_in [5] $end
$var wire 1 f) dff_in [4] $end
$var wire 1 g) dff_in [3] $end
$var wire 1 h) dff_in [2] $end
$var wire 1 i) dff_in [1] $end
$var wire 1 j) dff_in [0] $end

$scope module bits[15] $end
$var wire 1 E& q $end
$var wire 1 [) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 k) state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 D& q $end
$var wire 1 \) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 l) state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 C& q $end
$var wire 1 ]) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 m) state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 B& q $end
$var wire 1 ^) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 n) state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 A& q $end
$var wire 1 _) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 o) state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 @& q $end
$var wire 1 `) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 p) state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 ?& q $end
$var wire 1 a) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 q) state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 >& q $end
$var wire 1 b) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 r) state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 =& q $end
$var wire 1 c) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 s) state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 <& q $end
$var wire 1 d) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 t) state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 ;& q $end
$var wire 1 e) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 u) state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 :& q $end
$var wire 1 f) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 v) state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 9& q $end
$var wire 1 g) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 w) state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 8& q $end
$var wire 1 h) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 x) state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 7& q $end
$var wire 1 i) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 y) state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 6& q $end
$var wire 1 j) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 z) state $end
$upscope $end
$upscope $end

$scope module reg7 $end
$var parameter 32 {) OPERAND_WIDTH $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 D! writeData [15] $end
$var wire 1 E! writeData [14] $end
$var wire 1 F! writeData [13] $end
$var wire 1 G! writeData [12] $end
$var wire 1 H! writeData [11] $end
$var wire 1 I! writeData [10] $end
$var wire 1 J! writeData [9] $end
$var wire 1 K! writeData [8] $end
$var wire 1 L! writeData [7] $end
$var wire 1 M! writeData [6] $end
$var wire 1 N! writeData [5] $end
$var wire 1 O! writeData [4] $end
$var wire 1 P! writeData [3] $end
$var wire 1 Q! writeData [2] $end
$var wire 1 R! writeData [1] $end
$var wire 1 S! writeData [0] $end
$var wire 1 H' writeEn $end
$var wire 1 5& readData [15] $end
$var wire 1 4& readData [14] $end
$var wire 1 3& readData [13] $end
$var wire 1 2& readData [12] $end
$var wire 1 1& readData [11] $end
$var wire 1 0& readData [10] $end
$var wire 1 /& readData [9] $end
$var wire 1 .& readData [8] $end
$var wire 1 -& readData [7] $end
$var wire 1 ,& readData [6] $end
$var wire 1 +& readData [5] $end
$var wire 1 *& readData [4] $end
$var wire 1 )& readData [3] $end
$var wire 1 (& readData [2] $end
$var wire 1 '& readData [1] $end
$var wire 1 && readData [0] $end
$var wire 1 |% err $end
$var wire 1 |) dff_in [15] $end
$var wire 1 }) dff_in [14] $end
$var wire 1 ~) dff_in [13] $end
$var wire 1 !* dff_in [12] $end
$var wire 1 "* dff_in [11] $end
$var wire 1 #* dff_in [10] $end
$var wire 1 $* dff_in [9] $end
$var wire 1 %* dff_in [8] $end
$var wire 1 &* dff_in [7] $end
$var wire 1 '* dff_in [6] $end
$var wire 1 (* dff_in [5] $end
$var wire 1 )* dff_in [4] $end
$var wire 1 ** dff_in [3] $end
$var wire 1 +* dff_in [2] $end
$var wire 1 ,* dff_in [1] $end
$var wire 1 -* dff_in [0] $end

$scope module bits[15] $end
$var wire 1 5& q $end
$var wire 1 |) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 .* state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 4& q $end
$var wire 1 }) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 /* state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 3& q $end
$var wire 1 ~) d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 0* state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 2& q $end
$var wire 1 !* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 1* state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 1& q $end
$var wire 1 "* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 2* state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 0& q $end
$var wire 1 #* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 3* state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 /& q $end
$var wire 1 $* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 4* state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 .& q $end
$var wire 1 %* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 5* state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 -& q $end
$var wire 1 &* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 6* state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 ,& q $end
$var wire 1 '* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 7* state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 +& q $end
$var wire 1 (* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 8* state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 *& q $end
$var wire 1 )* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 9* state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 )& q $end
$var wire 1 ** d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 :* state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 (& q $end
$var wire 1 +* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 ;* state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 '& q $end
$var wire 1 ,* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 <* state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 && q $end
$var wire 1 -* d $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 =* state $end
$upscope $end
$upscope $end
$upscope $end

$scope module instruction_decoder $end
$var wire 1 4! instruction [15] $end
$var wire 1 5! instruction [14] $end
$var wire 1 6! instruction [13] $end
$var wire 1 7! instruction [12] $end
$var wire 1 8! instruction [11] $end
$var wire 1 9! instruction [10] $end
$var wire 1 :! instruction [9] $end
$var wire 1 ;! instruction [8] $end
$var wire 1 <! instruction [7] $end
$var wire 1 =! instruction [6] $end
$var wire 1 >! instruction [5] $end
$var wire 1 ?! instruction [4] $end
$var wire 1 @! instruction [3] $end
$var wire 1 A! instruction [2] $end
$var wire 1 B! instruction [1] $end
$var wire 1 C! instruction [0] $end
$var reg 1 >* aluJmp $end
$var reg 1 ?* memWrt $end
$var reg 3 @* brchSig [2:0] $end
$var reg 1 A* Cin $end
$var reg 1 B* invA $end
$var reg 1 C* invB $end
$var reg 1 D* regWrt $end
$var reg 2 E* wbDataSel [1:0] $end
$var reg 1 F* stuSel $end
$var reg 1 G* immSrc $end
$var reg 1 H* SLBIsel $end
$var reg 1 I* createDump $end
$var reg 2 J* BSrc [1:0] $end
$var reg 1 K* zeroSel $end
$var reg 2 L* regDestSel [1:0] $end
$var reg 1 M* jalSel $end
$var reg 1 N* sOpSel $end
$var reg 1 O* err $end
$var reg 1 P* aluPC $end
$upscope $end
$upscope $end

$scope module executeSection $end
$var wire 1 (" SLBIsel $end
$var wire 1 U! incPC [15] $end
$var wire 1 V! incPC [14] $end
$var wire 1 W! incPC [13] $end
$var wire 1 X! incPC [12] $end
$var wire 1 Y! incPC [11] $end
$var wire 1 Z! incPC [10] $end
$var wire 1 [! incPC [9] $end
$var wire 1 \! incPC [8] $end
$var wire 1 ]! incPC [7] $end
$var wire 1 ^! incPC [6] $end
$var wire 1 _! incPC [5] $end
$var wire 1 `! incPC [4] $end
$var wire 1 a! incPC [3] $end
$var wire 1 b! incPC [2] $end
$var wire 1 c! incPC [1] $end
$var wire 1 d! incPC [0] $end
$var wire 1 2" immSrc $end
$var wire 1 e! imm8 [15] $end
$var wire 1 f! imm8 [14] $end
$var wire 1 g! imm8 [13] $end
$var wire 1 h! imm8 [12] $end
$var wire 1 i! imm8 [11] $end
$var wire 1 j! imm8 [10] $end
$var wire 1 k! imm8 [9] $end
$var wire 1 l! imm8 [8] $end
$var wire 1 m! imm8 [7] $end
$var wire 1 n! imm8 [6] $end
$var wire 1 o! imm8 [5] $end
$var wire 1 p! imm8 [4] $end
$var wire 1 q! imm8 [3] $end
$var wire 1 r! imm8 [2] $end
$var wire 1 s! imm8 [1] $end
$var wire 1 t! imm8 [0] $end
$var wire 1 u! imm11 [15] $end
$var wire 1 v! imm11 [14] $end
$var wire 1 w! imm11 [13] $end
$var wire 1 x! imm11 [12] $end
$var wire 1 y! imm11 [11] $end
$var wire 1 z! imm11 [10] $end
$var wire 1 {! imm11 [9] $end
$var wire 1 |! imm11 [8] $end
$var wire 1 }! imm11 [7] $end
$var wire 1 ~! imm11 [6] $end
$var wire 1 !" imm11 [5] $end
$var wire 1 "" imm11 [4] $end
$var wire 1 #" imm11 [3] $end
$var wire 1 $" imm11 [2] $end
$var wire 1 %" imm11 [1] $end
$var wire 1 &" imm11 [0] $end
$var wire 1 *" brchSig [2] $end
$var wire 1 +" brchSig [1] $end
$var wire 1 ," brchSig [0] $end
$var wire 1 -" Cin $end
$var wire 1 7" inA [15] $end
$var wire 1 8" inA [14] $end
$var wire 1 9" inA [13] $end
$var wire 1 :" inA [12] $end
$var wire 1 ;" inA [11] $end
$var wire 1 <" inA [10] $end
$var wire 1 =" inA [9] $end
$var wire 1 >" inA [8] $end
$var wire 1 ?" inA [7] $end
$var wire 1 @" inA [6] $end
$var wire 1 A" inA [5] $end
$var wire 1 B" inA [4] $end
$var wire 1 C" inA [3] $end
$var wire 1 D" inA [2] $end
$var wire 1 E" inA [1] $end
$var wire 1 F" inA [0] $end
$var wire 1 G" inB [15] $end
$var wire 1 H" inB [14] $end
$var wire 1 I" inB [13] $end
$var wire 1 J" inB [12] $end
$var wire 1 K" inB [11] $end
$var wire 1 L" inB [10] $end
$var wire 1 M" inB [9] $end
$var wire 1 N" inB [8] $end
$var wire 1 O" inB [7] $end
$var wire 1 P" inB [6] $end
$var wire 1 Q" inB [5] $end
$var wire 1 R" inB [4] $end
$var wire 1 S" inB [3] $end
$var wire 1 T" inB [2] $end
$var wire 1 U" inB [1] $end
$var wire 1 V" inB [0] $end
$var wire 1 ." invA $end
$var wire 1 /" invB $end
$var wire 1 3" aluOp [3] $end
$var wire 1 4" aluOp [2] $end
$var wire 1 5" aluOp [1] $end
$var wire 1 6" aluOp [0] $end
$var wire 1 '" aluJmp $end
$var wire 1 g" jalSel $end
$var wire 1 h" sOpSel $end
$var wire 1 N# aluPC $end
$var wire 1 i" aluFinal [15] $end
$var wire 1 j" aluFinal [14] $end
$var wire 1 k" aluFinal [13] $end
$var wire 1 l" aluFinal [12] $end
$var wire 1 m" aluFinal [11] $end
$var wire 1 n" aluFinal [10] $end
$var wire 1 o" aluFinal [9] $end
$var wire 1 p" aluFinal [8] $end
$var wire 1 q" aluFinal [7] $end
$var wire 1 r" aluFinal [6] $end
$var wire 1 s" aluFinal [5] $end
$var wire 1 t" aluFinal [4] $end
$var wire 1 u" aluFinal [3] $end
$var wire 1 v" aluFinal [2] $end
$var wire 1 w" aluFinal [1] $end
$var wire 1 x" aluFinal [0] $end
$var wire 1 $! newPC [15] $end
$var wire 1 %! newPC [14] $end
$var wire 1 &! newPC [13] $end
$var wire 1 '! newPC [12] $end
$var wire 1 (! newPC [11] $end
$var wire 1 )! newPC [10] $end
$var wire 1 *! newPC [9] $end
$var wire 1 +! newPC [8] $end
$var wire 1 ,! newPC [7] $end
$var wire 1 -! newPC [6] $end
$var wire 1 .! newPC [5] $end
$var wire 1 /! newPC [4] $end
$var wire 1 0! newPC [3] $end
$var wire 1 1! newPC [2] $end
$var wire 1 2! newPC [1] $end
$var wire 1 3! newPC [0] $end
$var wire 1 ;# addPC [15] $end
$var wire 1 <# addPC [14] $end
$var wire 1 =# addPC [13] $end
$var wire 1 ># addPC [12] $end
$var wire 1 ?# addPC [11] $end
$var wire 1 @# addPC [10] $end
$var wire 1 A# addPC [9] $end
$var wire 1 B# addPC [8] $end
$var wire 1 C# addPC [7] $end
$var wire 1 D# addPC [6] $end
$var wire 1 E# addPC [5] $end
$var wire 1 F# addPC [4] $end
$var wire 1 G# addPC [3] $end
$var wire 1 H# addPC [2] $end
$var wire 1 I# addPC [1] $end
$var wire 1 J# addPC [0] $end
$var wire 1 y" aluOut [15] $end
$var wire 1 z" aluOut [14] $end
$var wire 1 {" aluOut [13] $end
$var wire 1 |" aluOut [12] $end
$var wire 1 }" aluOut [11] $end
$var wire 1 ~" aluOut [10] $end
$var wire 1 !# aluOut [9] $end
$var wire 1 "# aluOut [8] $end
$var wire 1 ## aluOut [7] $end
$var wire 1 $# aluOut [6] $end
$var wire 1 %# aluOut [5] $end
$var wire 1 &# aluOut [4] $end
$var wire 1 '# aluOut [3] $end
$var wire 1 (# aluOut [2] $end
$var wire 1 )# aluOut [1] $end
$var wire 1 *# aluOut [0] $end
$var wire 1 Q* zeroFlag $end
$var wire 1 R* oflFlag $end
$var wire 1 S* carryOut $end
$var wire 1 T* signFlag $end
$var wire 1 U* jmpSel $end
$var wire 1 V* pcOrSLBI [15] $end
$var wire 1 W* pcOrSLBI [14] $end
$var wire 1 X* pcOrSLBI [13] $end
$var wire 1 Y* pcOrSLBI [12] $end
$var wire 1 Z* pcOrSLBI [11] $end
$var wire 1 [* pcOrSLBI [10] $end
$var wire 1 \* pcOrSLBI [9] $end
$var wire 1 ]* pcOrSLBI [8] $end
$var wire 1 ^* pcOrSLBI [7] $end
$var wire 1 _* pcOrSLBI [6] $end
$var wire 1 `* pcOrSLBI [5] $end
$var wire 1 a* pcOrSLBI [4] $end
$var wire 1 b* pcOrSLBI [3] $end
$var wire 1 c* pcOrSLBI [2] $end
$var wire 1 d* pcOrSLBI [1] $end
$var wire 1 e* pcOrSLBI [0] $end
$var wire 1 f* imm8Or11 [15] $end
$var wire 1 g* imm8Or11 [14] $end
$var wire 1 h* imm8Or11 [13] $end
$var wire 1 i* imm8Or11 [12] $end
$var wire 1 j* imm8Or11 [11] $end
$var wire 1 k* imm8Or11 [10] $end
$var wire 1 l* imm8Or11 [9] $end
$var wire 1 m* imm8Or11 [8] $end
$var wire 1 n* imm8Or11 [7] $end
$var wire 1 o* imm8Or11 [6] $end
$var wire 1 p* imm8Or11 [5] $end
$var wire 1 q* imm8Or11 [4] $end
$var wire 1 r* imm8Or11 [3] $end
$var wire 1 s* imm8Or11 [2] $end
$var wire 1 t* imm8Or11 [1] $end
$var wire 1 u* imm8Or11 [0] $end
$var wire 1 v* compPC [15] $end
$var wire 1 w* compPC [14] $end
$var wire 1 x* compPC [13] $end
$var wire 1 y* compPC [12] $end
$var wire 1 z* compPC [11] $end
$var wire 1 {* compPC [10] $end
$var wire 1 |* compPC [9] $end
$var wire 1 }* compPC [8] $end
$var wire 1 ~* compPC [7] $end
$var wire 1 !+ compPC [6] $end
$var wire 1 "+ compPC [5] $end
$var wire 1 #+ compPC [4] $end
$var wire 1 $+ compPC [3] $end
$var wire 1 %+ compPC [2] $end
$var wire 1 &+ compPC [1] $end
$var wire 1 '+ compPC [0] $end
$var wire 1 (+ jmpPC [15] $end
$var wire 1 )+ jmpPC [14] $end
$var wire 1 *+ jmpPC [13] $end
$var wire 1 ++ jmpPC [12] $end
$var wire 1 ,+ jmpPC [11] $end
$var wire 1 -+ jmpPC [10] $end
$var wire 1 .+ jmpPC [9] $end
$var wire 1 /+ jmpPC [8] $end
$var wire 1 0+ jmpPC [7] $end
$var wire 1 1+ jmpPC [6] $end
$var wire 1 2+ jmpPC [5] $end
$var wire 1 3+ jmpPC [4] $end
$var wire 1 4+ jmpPC [3] $end
$var wire 1 5+ jmpPC [2] $end
$var wire 1 6+ jmpPC [1] $end
$var wire 1 7+ jmpPC [0] $end
$var wire 1 8+ possPC [15] $end
$var wire 1 9+ possPC [14] $end
$var wire 1 :+ possPC [13] $end
$var wire 1 ;+ possPC [12] $end
$var wire 1 <+ possPC [11] $end
$var wire 1 =+ possPC [10] $end
$var wire 1 >+ possPC [9] $end
$var wire 1 ?+ possPC [8] $end
$var wire 1 @+ possPC [7] $end
$var wire 1 A+ possPC [6] $end
$var wire 1 B+ possPC [5] $end
$var wire 1 C+ possPC [4] $end
$var wire 1 D+ possPC [3] $end
$var wire 1 E+ possPC [2] $end
$var wire 1 F+ possPC [1] $end
$var wire 1 G+ possPC [0] $end

$scope module aluExec $end
$var parameter 32 H+ OPERAND_WIDTH $end
$var parameter 32 I+ NUM_OPERATIONS $end
$var wire 1 7" InA [15] $end
$var wire 1 8" InA [14] $end
$var wire 1 9" InA [13] $end
$var wire 1 :" InA [12] $end
$var wire 1 ;" InA [11] $end
$var wire 1 <" InA [10] $end
$var wire 1 =" InA [9] $end
$var wire 1 >" InA [8] $end
$var wire 1 ?" InA [7] $end
$var wire 1 @" InA [6] $end
$var wire 1 A" InA [5] $end
$var wire 1 B" InA [4] $end
$var wire 1 C" InA [3] $end
$var wire 1 D" InA [2] $end
$var wire 1 E" InA [1] $end
$var wire 1 F" InA [0] $end
$var wire 1 G" InB [15] $end
$var wire 1 H" InB [14] $end
$var wire 1 I" InB [13] $end
$var wire 1 J" InB [12] $end
$var wire 1 K" InB [11] $end
$var wire 1 L" InB [10] $end
$var wire 1 M" InB [9] $end
$var wire 1 N" InB [8] $end
$var wire 1 O" InB [7] $end
$var wire 1 P" InB [6] $end
$var wire 1 Q" InB [5] $end
$var wire 1 R" InB [4] $end
$var wire 1 S" InB [3] $end
$var wire 1 T" InB [2] $end
$var wire 1 U" InB [1] $end
$var wire 1 V" InB [0] $end
$var wire 1 -" Cin $end
$var wire 1 3" Oper [3] $end
$var wire 1 4" Oper [2] $end
$var wire 1 5" Oper [1] $end
$var wire 1 6" Oper [0] $end
$var wire 1 ." invA $end
$var wire 1 /" invB $end
$var wire 1 J+ sign $end
$var wire 1 y" Out [15] $end
$var wire 1 z" Out [14] $end
$var wire 1 {" Out [13] $end
$var wire 1 |" Out [12] $end
$var wire 1 }" Out [11] $end
$var wire 1 ~" Out [10] $end
$var wire 1 !# Out [9] $end
$var wire 1 "# Out [8] $end
$var wire 1 ## Out [7] $end
$var wire 1 $# Out [6] $end
$var wire 1 %# Out [5] $end
$var wire 1 &# Out [4] $end
$var wire 1 '# Out [3] $end
$var wire 1 (# Out [2] $end
$var wire 1 )# Out [1] $end
$var wire 1 *# Out [0] $end
$var wire 1 R* Ofl $end
$var wire 1 Q* Zero $end
$var wire 1 S* Cout $end
$var wire 1 T* signFlag $end
$var wire 1 K+ Atouse [15] $end
$var wire 1 L+ Atouse [14] $end
$var wire 1 M+ Atouse [13] $end
$var wire 1 N+ Atouse [12] $end
$var wire 1 O+ Atouse [11] $end
$var wire 1 P+ Atouse [10] $end
$var wire 1 Q+ Atouse [9] $end
$var wire 1 R+ Atouse [8] $end
$var wire 1 S+ Atouse [7] $end
$var wire 1 T+ Atouse [6] $end
$var wire 1 U+ Atouse [5] $end
$var wire 1 V+ Atouse [4] $end
$var wire 1 W+ Atouse [3] $end
$var wire 1 X+ Atouse [2] $end
$var wire 1 Y+ Atouse [1] $end
$var wire 1 Z+ Atouse [0] $end
$var wire 1 [+ Btouse [15] $end
$var wire 1 \+ Btouse [14] $end
$var wire 1 ]+ Btouse [13] $end
$var wire 1 ^+ Btouse [12] $end
$var wire 1 _+ Btouse [11] $end
$var wire 1 `+ Btouse [10] $end
$var wire 1 a+ Btouse [9] $end
$var wire 1 b+ Btouse [8] $end
$var wire 1 c+ Btouse [7] $end
$var wire 1 d+ Btouse [6] $end
$var wire 1 e+ Btouse [5] $end
$var wire 1 f+ Btouse [4] $end
$var wire 1 g+ Btouse [3] $end
$var wire 1 h+ Btouse [2] $end
$var wire 1 i+ Btouse [1] $end
$var wire 1 j+ Btouse [0] $end
$var wire 1 k+ nonBarrelOpsOut [15] $end
$var wire 1 l+ nonBarrelOpsOut [14] $end
$var wire 1 m+ nonBarrelOpsOut [13] $end
$var wire 1 n+ nonBarrelOpsOut [12] $end
$var wire 1 o+ nonBarrelOpsOut [11] $end
$var wire 1 p+ nonBarrelOpsOut [10] $end
$var wire 1 q+ nonBarrelOpsOut [9] $end
$var wire 1 r+ nonBarrelOpsOut [8] $end
$var wire 1 s+ nonBarrelOpsOut [7] $end
$var wire 1 t+ nonBarrelOpsOut [6] $end
$var wire 1 u+ nonBarrelOpsOut [5] $end
$var wire 1 v+ nonBarrelOpsOut [4] $end
$var wire 1 w+ nonBarrelOpsOut [3] $end
$var wire 1 x+ nonBarrelOpsOut [2] $end
$var wire 1 y+ nonBarrelOpsOut [1] $end
$var wire 1 z+ nonBarrelOpsOut [0] $end
$var wire 1 {+ shifterout [15] $end
$var wire 1 |+ shifterout [14] $end
$var wire 1 }+ shifterout [13] $end
$var wire 1 ~+ shifterout [12] $end
$var wire 1 !, shifterout [11] $end
$var wire 1 ", shifterout [10] $end
$var wire 1 #, shifterout [9] $end
$var wire 1 $, shifterout [8] $end
$var wire 1 %, shifterout [7] $end
$var wire 1 &, shifterout [6] $end
$var wire 1 ', shifterout [5] $end
$var wire 1 (, shifterout [4] $end
$var wire 1 ), shifterout [3] $end
$var wire 1 *, shifterout [2] $end
$var wire 1 +, shifterout [1] $end
$var wire 1 ,, shifterout [0] $end
$var wire 1 -, ADDout [15] $end
$var wire 1 ., ADDout [14] $end
$var wire 1 /, ADDout [13] $end
$var wire 1 0, ADDout [12] $end
$var wire 1 1, ADDout [11] $end
$var wire 1 2, ADDout [10] $end
$var wire 1 3, ADDout [9] $end
$var wire 1 4, ADDout [8] $end
$var wire 1 5, ADDout [7] $end
$var wire 1 6, ADDout [6] $end
$var wire 1 7, ADDout [5] $end
$var wire 1 8, ADDout [4] $end
$var wire 1 9, ADDout [3] $end
$var wire 1 :, ADDout [2] $end
$var wire 1 ;, ADDout [1] $end
$var wire 1 <, ADDout [0] $end
$var wire 1 =, ANDout [15] $end
$var wire 1 >, ANDout [14] $end
$var wire 1 ?, ANDout [13] $end
$var wire 1 @, ANDout [12] $end
$var wire 1 A, ANDout [11] $end
$var wire 1 B, ANDout [10] $end
$var wire 1 C, ANDout [9] $end
$var wire 1 D, ANDout [8] $end
$var wire 1 E, ANDout [7] $end
$var wire 1 F, ANDout [6] $end
$var wire 1 G, ANDout [5] $end
$var wire 1 H, ANDout [4] $end
$var wire 1 I, ANDout [3] $end
$var wire 1 J, ANDout [2] $end
$var wire 1 K, ANDout [1] $end
$var wire 1 L, ANDout [0] $end
$var wire 1 M, ORout [15] $end
$var wire 1 N, ORout [14] $end
$var wire 1 O, ORout [13] $end
$var wire 1 P, ORout [12] $end
$var wire 1 Q, ORout [11] $end
$var wire 1 R, ORout [10] $end
$var wire 1 S, ORout [9] $end
$var wire 1 T, ORout [8] $end
$var wire 1 U, ORout [7] $end
$var wire 1 V, ORout [6] $end
$var wire 1 W, ORout [5] $end
$var wire 1 X, ORout [4] $end
$var wire 1 Y, ORout [3] $end
$var wire 1 Z, ORout [2] $end
$var wire 1 [, ORout [1] $end
$var wire 1 \, ORout [0] $end
$var wire 1 ], XORout [15] $end
$var wire 1 ^, XORout [14] $end
$var wire 1 _, XORout [13] $end
$var wire 1 `, XORout [12] $end
$var wire 1 a, XORout [11] $end
$var wire 1 b, XORout [10] $end
$var wire 1 c, XORout [9] $end
$var wire 1 d, XORout [8] $end
$var wire 1 e, XORout [7] $end
$var wire 1 f, XORout [6] $end
$var wire 1 g, XORout [5] $end
$var wire 1 h, XORout [4] $end
$var wire 1 i, XORout [3] $end
$var wire 1 j, XORout [2] $end
$var wire 1 k, XORout [1] $end
$var wire 1 l, XORout [0] $end
$var wire 1 m, originalOpsOut [15] $end
$var wire 1 n, originalOpsOut [14] $end
$var wire 1 o, originalOpsOut [13] $end
$var wire 1 p, originalOpsOut [12] $end
$var wire 1 q, originalOpsOut [11] $end
$var wire 1 r, originalOpsOut [10] $end
$var wire 1 s, originalOpsOut [9] $end
$var wire 1 t, originalOpsOut [8] $end
$var wire 1 u, originalOpsOut [7] $end
$var wire 1 v, originalOpsOut [6] $end
$var wire 1 w, originalOpsOut [5] $end
$var wire 1 x, originalOpsOut [4] $end
$var wire 1 y, originalOpsOut [3] $end
$var wire 1 z, originalOpsOut [2] $end
$var wire 1 {, originalOpsOut [1] $end
$var wire 1 |, originalOpsOut [0] $end
$var wire 1 }, addedOpsOut [15] $end
$var wire 1 ~, addedOpsOut [14] $end
$var wire 1 !- addedOpsOut [13] $end
$var wire 1 "- addedOpsOut [12] $end
$var wire 1 #- addedOpsOut [11] $end
$var wire 1 $- addedOpsOut [10] $end
$var wire 1 %- addedOpsOut [9] $end
$var wire 1 &- addedOpsOut [8] $end
$var wire 1 '- addedOpsOut [7] $end
$var wire 1 (- addedOpsOut [6] $end
$var wire 1 )- addedOpsOut [5] $end
$var wire 1 *- addedOpsOut [4] $end
$var wire 1 +- addedOpsOut [3] $end
$var wire 1 ,- addedOpsOut [2] $end
$var wire 1 -- addedOpsOut [1] $end
$var wire 1 .- addedOpsOut [0] $end
$var wire 1 /- rotater_out [15] $end
$var wire 1 0- rotater_out [14] $end
$var wire 1 1- rotater_out [13] $end
$var wire 1 2- rotater_out [12] $end
$var wire 1 3- rotater_out [11] $end
$var wire 1 4- rotater_out [10] $end
$var wire 1 5- rotater_out [9] $end
$var wire 1 6- rotater_out [8] $end
$var wire 1 7- rotater_out [7] $end
$var wire 1 8- rotater_out [6] $end
$var wire 1 9- rotater_out [5] $end
$var wire 1 :- rotater_out [4] $end
$var wire 1 ;- rotater_out [3] $end
$var wire 1 <- rotater_out [2] $end
$var wire 1 =- rotater_out [1] $end
$var wire 1 >- rotater_out [0] $end
$var wire 1 ?- slbi [15] $end
$var wire 1 @- slbi [14] $end
$var wire 1 A- slbi [13] $end
$var wire 1 B- slbi [12] $end
$var wire 1 C- slbi [11] $end
$var wire 1 D- slbi [10] $end
$var wire 1 E- slbi [9] $end
$var wire 1 F- slbi [8] $end
$var wire 1 G- slbi [7] $end
$var wire 1 H- slbi [6] $end
$var wire 1 I- slbi [5] $end
$var wire 1 J- slbi [4] $end
$var wire 1 K- slbi [3] $end
$var wire 1 L- slbi [2] $end
$var wire 1 M- slbi [1] $end
$var wire 1 N- slbi [0] $end
$var wire 1 O- btr [15] $end
$var wire 1 P- btr [14] $end
$var wire 1 Q- btr [13] $end
$var wire 1 R- btr [12] $end
$var wire 1 S- btr [11] $end
$var wire 1 T- btr [10] $end
$var wire 1 U- btr [9] $end
$var wire 1 V- btr [8] $end
$var wire 1 W- btr [7] $end
$var wire 1 X- btr [6] $end
$var wire 1 Y- btr [5] $end
$var wire 1 Z- btr [4] $end
$var wire 1 [- btr [3] $end
$var wire 1 \- btr [2] $end
$var wire 1 ]- btr [1] $end
$var wire 1 ^- btr [0] $end
$var wire 1 _- slbiBtrOut [15] $end
$var wire 1 `- slbiBtrOut [14] $end
$var wire 1 a- slbiBtrOut [13] $end
$var wire 1 b- slbiBtrOut [12] $end
$var wire 1 c- slbiBtrOut [11] $end
$var wire 1 d- slbiBtrOut [10] $end
$var wire 1 e- slbiBtrOut [9] $end
$var wire 1 f- slbiBtrOut [8] $end
$var wire 1 g- slbiBtrOut [7] $end
$var wire 1 h- slbiBtrOut [6] $end
$var wire 1 i- slbiBtrOut [5] $end
$var wire 1 j- slbiBtrOut [4] $end
$var wire 1 k- slbiBtrOut [3] $end
$var wire 1 l- slbiBtrOut [2] $end
$var wire 1 m- slbiBtrOut [1] $end
$var wire 1 n- slbiBtrOut [0] $end

$scope module ALUshifter $end
$var parameter 32 o- OPERAND_WIDTH $end
$var parameter 32 p- SHAMT_WIDTH $end
$var parameter 32 q- NUM_OPERATIONS $end
$var wire 1 K+ In [15] $end
$var wire 1 L+ In [14] $end
$var wire 1 M+ In [13] $end
$var wire 1 N+ In [12] $end
$var wire 1 O+ In [11] $end
$var wire 1 P+ In [10] $end
$var wire 1 Q+ In [9] $end
$var wire 1 R+ In [8] $end
$var wire 1 S+ In [7] $end
$var wire 1 T+ In [6] $end
$var wire 1 U+ In [5] $end
$var wire 1 V+ In [4] $end
$var wire 1 W+ In [3] $end
$var wire 1 X+ In [2] $end
$var wire 1 Y+ In [1] $end
$var wire 1 Z+ In [0] $end
$var wire 1 g+ ShAmt [3] $end
$var wire 1 h+ ShAmt [2] $end
$var wire 1 i+ ShAmt [1] $end
$var wire 1 j+ ShAmt [0] $end
$var wire 1 5" Oper [1] $end
$var wire 1 6" Oper [0] $end
$var wire 1 {+ Out [15] $end
$var wire 1 |+ Out [14] $end
$var wire 1 }+ Out [13] $end
$var wire 1 ~+ Out [12] $end
$var wire 1 !, Out [11] $end
$var wire 1 ", Out [10] $end
$var wire 1 #, Out [9] $end
$var wire 1 $, Out [8] $end
$var wire 1 %, Out [7] $end
$var wire 1 &, Out [6] $end
$var wire 1 ', Out [5] $end
$var wire 1 (, Out [4] $end
$var wire 1 ), Out [3] $end
$var wire 1 *, Out [2] $end
$var wire 1 +, Out [1] $end
$var wire 1 ,, Out [0] $end
$var wire 1 r- rotatel_out [15] $end
$var wire 1 s- rotatel_out [14] $end
$var wire 1 t- rotatel_out [13] $end
$var wire 1 u- rotatel_out [12] $end
$var wire 1 v- rotatel_out [11] $end
$var wire 1 w- rotatel_out [10] $end
$var wire 1 x- rotatel_out [9] $end
$var wire 1 y- rotatel_out [8] $end
$var wire 1 z- rotatel_out [7] $end
$var wire 1 {- rotatel_out [6] $end
$var wire 1 |- rotatel_out [5] $end
$var wire 1 }- rotatel_out [4] $end
$var wire 1 ~- rotatel_out [3] $end
$var wire 1 !. rotatel_out [2] $end
$var wire 1 ". rotatel_out [1] $end
$var wire 1 #. rotatel_out [0] $end
$var wire 1 $. shiftl_out [15] $end
$var wire 1 %. shiftl_out [14] $end
$var wire 1 &. shiftl_out [13] $end
$var wire 1 '. shiftl_out [12] $end
$var wire 1 (. shiftl_out [11] $end
$var wire 1 ). shiftl_out [10] $end
$var wire 1 *. shiftl_out [9] $end
$var wire 1 +. shiftl_out [8] $end
$var wire 1 ,. shiftl_out [7] $end
$var wire 1 -. shiftl_out [6] $end
$var wire 1 .. shiftl_out [5] $end
$var wire 1 /. shiftl_out [4] $end
$var wire 1 0. shiftl_out [3] $end
$var wire 1 1. shiftl_out [2] $end
$var wire 1 2. shiftl_out [1] $end
$var wire 1 3. shiftl_out [0] $end
$var wire 1 4. shiftra_out [15] $end
$var wire 1 5. shiftra_out [14] $end
$var wire 1 6. shiftra_out [13] $end
$var wire 1 7. shiftra_out [12] $end
$var wire 1 8. shiftra_out [11] $end
$var wire 1 9. shiftra_out [10] $end
$var wire 1 :. shiftra_out [9] $end
$var wire 1 ;. shiftra_out [8] $end
$var wire 1 <. shiftra_out [7] $end
$var wire 1 =. shiftra_out [6] $end
$var wire 1 >. shiftra_out [5] $end
$var wire 1 ?. shiftra_out [4] $end
$var wire 1 @. shiftra_out [3] $end
$var wire 1 A. shiftra_out [2] $end
$var wire 1 B. shiftra_out [1] $end
$var wire 1 C. shiftra_out [0] $end
$var wire 1 D. shiftrl_out [15] $end
$var wire 1 E. shiftrl_out [14] $end
$var wire 1 F. shiftrl_out [13] $end
$var wire 1 G. shiftrl_out [12] $end
$var wire 1 H. shiftrl_out [11] $end
$var wire 1 I. shiftrl_out [10] $end
$var wire 1 J. shiftrl_out [9] $end
$var wire 1 K. shiftrl_out [8] $end
$var wire 1 L. shiftrl_out [7] $end
$var wire 1 M. shiftrl_out [6] $end
$var wire 1 N. shiftrl_out [5] $end
$var wire 1 O. shiftrl_out [4] $end
$var wire 1 P. shiftrl_out [3] $end
$var wire 1 Q. shiftrl_out [2] $end
$var wire 1 R. shiftrl_out [1] $end
$var wire 1 S. shiftrl_out [0] $end

$scope module oper_0 $end
$var parameter 32 T. OPERAND_WIDTH $end
$var parameter 32 U. SHAMT_WIDTH $end
$var parameter 32 V. NUM_OPERATIONS $end
$var wire 1 K+ in [15] $end
$var wire 1 L+ in [14] $end
$var wire 1 M+ in [13] $end
$var wire 1 N+ in [12] $end
$var wire 1 O+ in [11] $end
$var wire 1 P+ in [10] $end
$var wire 1 Q+ in [9] $end
$var wire 1 R+ in [8] $end
$var wire 1 S+ in [7] $end
$var wire 1 T+ in [6] $end
$var wire 1 U+ in [5] $end
$var wire 1 V+ in [4] $end
$var wire 1 W+ in [3] $end
$var wire 1 X+ in [2] $end
$var wire 1 Y+ in [1] $end
$var wire 1 Z+ in [0] $end
$var wire 1 g+ shamt [3] $end
$var wire 1 h+ shamt [2] $end
$var wire 1 i+ shamt [1] $end
$var wire 1 j+ shamt [0] $end
$var wire 1 r- out [15] $end
$var wire 1 s- out [14] $end
$var wire 1 t- out [13] $end
$var wire 1 u- out [12] $end
$var wire 1 v- out [11] $end
$var wire 1 w- out [10] $end
$var wire 1 x- out [9] $end
$var wire 1 y- out [8] $end
$var wire 1 z- out [7] $end
$var wire 1 {- out [6] $end
$var wire 1 |- out [5] $end
$var wire 1 }- out [4] $end
$var wire 1 ~- out [3] $end
$var wire 1 !. out [2] $end
$var wire 1 ". out [1] $end
$var wire 1 #. out [0] $end
$var wire 1 W. shift1 [15] $end
$var wire 1 X. shift1 [14] $end
$var wire 1 Y. shift1 [13] $end
$var wire 1 Z. shift1 [12] $end
$var wire 1 [. shift1 [11] $end
$var wire 1 \. shift1 [10] $end
$var wire 1 ]. shift1 [9] $end
$var wire 1 ^. shift1 [8] $end
$var wire 1 _. shift1 [7] $end
$var wire 1 `. shift1 [6] $end
$var wire 1 a. shift1 [5] $end
$var wire 1 b. shift1 [4] $end
$var wire 1 c. shift1 [3] $end
$var wire 1 d. shift1 [2] $end
$var wire 1 e. shift1 [1] $end
$var wire 1 f. shift1 [0] $end
$var wire 1 g. shift2 [15] $end
$var wire 1 h. shift2 [14] $end
$var wire 1 i. shift2 [13] $end
$var wire 1 j. shift2 [12] $end
$var wire 1 k. shift2 [11] $end
$var wire 1 l. shift2 [10] $end
$var wire 1 m. shift2 [9] $end
$var wire 1 n. shift2 [8] $end
$var wire 1 o. shift2 [7] $end
$var wire 1 p. shift2 [6] $end
$var wire 1 q. shift2 [5] $end
$var wire 1 r. shift2 [4] $end
$var wire 1 s. shift2 [3] $end
$var wire 1 t. shift2 [2] $end
$var wire 1 u. shift2 [1] $end
$var wire 1 v. shift2 [0] $end
$var wire 1 w. shift4 [15] $end
$var wire 1 x. shift4 [14] $end
$var wire 1 y. shift4 [13] $end
$var wire 1 z. shift4 [12] $end
$var wire 1 {. shift4 [11] $end
$var wire 1 |. shift4 [10] $end
$var wire 1 }. shift4 [9] $end
$var wire 1 ~. shift4 [8] $end
$var wire 1 !/ shift4 [7] $end
$var wire 1 "/ shift4 [6] $end
$var wire 1 #/ shift4 [5] $end
$var wire 1 $/ shift4 [4] $end
$var wire 1 %/ shift4 [3] $end
$var wire 1 &/ shift4 [2] $end
$var wire 1 '/ shift4 [1] $end
$var wire 1 (/ shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 c. Out [3] $end
$var wire 1 d. Out [2] $end
$var wire 1 e. Out [1] $end
$var wire 1 f. Out [0] $end
$var wire 1 )/ S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 W+ InpA [3] $end
$var wire 1 X+ InpA [2] $end
$var wire 1 Y+ InpA [1] $end
$var wire 1 Z+ InpA [0] $end
$var wire 1 X+ InpB [3] $end
$var wire 1 Y+ InpB [2] $end
$var wire 1 Z+ InpB [1] $end
$var wire 1 K+ InpB [0] $end
$var wire 1 */ InpC [3] $end
$var wire 1 +/ InpC [2] $end
$var wire 1 ,/ InpC [1] $end
$var wire 1 -/ InpC [0] $end
$var wire 1 ./ InpD [3] $end
$var wire 1 // InpD [2] $end
$var wire 1 0/ InpD [1] $end
$var wire 1 1/ InpD [0] $end
$var wire 1 2/ stage1_1_bit0 $end
$var wire 1 3/ stage1_2_bit0 $end
$var wire 1 4/ stage1_1_bit1 $end
$var wire 1 5/ stage1_2_bit1 $end
$var wire 1 6/ stage1_1_bit2 $end
$var wire 1 7/ stage1_2_bit2 $end
$var wire 1 8/ stage1_1_bit3 $end
$var wire 1 9/ stage1_2_bit4 $end
$var wire 1 :/ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 2/ Out $end
$var wire 1 j+ S $end
$var wire 1 Z+ InpA $end
$var wire 1 K+ InpB $end
$var wire 1 ;/ notS $end
$var wire 1 </ nand1 $end
$var wire 1 =/ nand2 $end
$var wire 1 >/ inputA $end
$var wire 1 ?/ inputB $end
$var wire 1 @/ final_not $end

$scope module S_not $end
$var wire 1 ;/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 </ out $end
$var wire 1 ;/ in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >/ out $end
$var wire 1 </ in1 $end
$var wire 1 </ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =/ out $end
$var wire 1 j+ in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?/ out $end
$var wire 1 =/ in1 $end
$var wire 1 =/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @/ out $end
$var wire 1 >/ in1 $end
$var wire 1 ?/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2/ out $end
$var wire 1 @/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 4/ Out $end
$var wire 1 j+ S $end
$var wire 1 Y+ InpA $end
$var wire 1 Z+ InpB $end
$var wire 1 A/ notS $end
$var wire 1 B/ nand1 $end
$var wire 1 C/ nand2 $end
$var wire 1 D/ inputA $end
$var wire 1 E/ inputB $end
$var wire 1 F/ final_not $end

$scope module S_not $end
$var wire 1 A/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B/ out $end
$var wire 1 A/ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D/ out $end
$var wire 1 B/ in1 $end
$var wire 1 B/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C/ out $end
$var wire 1 j+ in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E/ out $end
$var wire 1 C/ in1 $end
$var wire 1 C/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F/ out $end
$var wire 1 D/ in1 $end
$var wire 1 E/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4/ out $end
$var wire 1 F/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 6/ Out $end
$var wire 1 j+ S $end
$var wire 1 X+ InpA $end
$var wire 1 Y+ InpB $end
$var wire 1 G/ notS $end
$var wire 1 H/ nand1 $end
$var wire 1 I/ nand2 $end
$var wire 1 J/ inputA $end
$var wire 1 K/ inputB $end
$var wire 1 L/ final_not $end

$scope module S_not $end
$var wire 1 G/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H/ out $end
$var wire 1 G/ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J/ out $end
$var wire 1 H/ in1 $end
$var wire 1 H/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I/ out $end
$var wire 1 j+ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K/ out $end
$var wire 1 I/ in1 $end
$var wire 1 I/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L/ out $end
$var wire 1 J/ in1 $end
$var wire 1 K/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6/ out $end
$var wire 1 L/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 8/ Out $end
$var wire 1 j+ S $end
$var wire 1 W+ InpA $end
$var wire 1 X+ InpB $end
$var wire 1 M/ notS $end
$var wire 1 N/ nand1 $end
$var wire 1 O/ nand2 $end
$var wire 1 P/ inputA $end
$var wire 1 Q/ inputB $end
$var wire 1 R/ final_not $end

$scope module S_not $end
$var wire 1 M/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N/ out $end
$var wire 1 M/ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P/ out $end
$var wire 1 N/ in1 $end
$var wire 1 N/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O/ out $end
$var wire 1 j+ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q/ out $end
$var wire 1 O/ in1 $end
$var wire 1 O/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R/ out $end
$var wire 1 P/ in1 $end
$var wire 1 Q/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8/ out $end
$var wire 1 R/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 3/ Out $end
$var wire 1 j+ S $end
$var wire 1 -/ InpA $end
$var wire 1 1/ InpB $end
$var wire 1 S/ notS $end
$var wire 1 T/ nand1 $end
$var wire 1 U/ nand2 $end
$var wire 1 V/ inputA $end
$var wire 1 W/ inputB $end
$var wire 1 X/ final_not $end

$scope module S_not $end
$var wire 1 S/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T/ out $end
$var wire 1 S/ in1 $end
$var wire 1 -/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V/ out $end
$var wire 1 T/ in1 $end
$var wire 1 T/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U/ out $end
$var wire 1 j+ in1 $end
$var wire 1 1/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W/ out $end
$var wire 1 U/ in1 $end
$var wire 1 U/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X/ out $end
$var wire 1 V/ in1 $end
$var wire 1 W/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3/ out $end
$var wire 1 X/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 5/ Out $end
$var wire 1 j+ S $end
$var wire 1 ,/ InpA $end
$var wire 1 0/ InpB $end
$var wire 1 Y/ notS $end
$var wire 1 Z/ nand1 $end
$var wire 1 [/ nand2 $end
$var wire 1 \/ inputA $end
$var wire 1 ]/ inputB $end
$var wire 1 ^/ final_not $end

$scope module S_not $end
$var wire 1 Y/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z/ out $end
$var wire 1 Y/ in1 $end
$var wire 1 ,/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \/ out $end
$var wire 1 Z/ in1 $end
$var wire 1 Z/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [/ out $end
$var wire 1 j+ in1 $end
$var wire 1 0/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]/ out $end
$var wire 1 [/ in1 $end
$var wire 1 [/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^/ out $end
$var wire 1 \/ in1 $end
$var wire 1 ]/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5/ out $end
$var wire 1 ^/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 7/ Out $end
$var wire 1 j+ S $end
$var wire 1 +/ InpA $end
$var wire 1 // InpB $end
$var wire 1 _/ notS $end
$var wire 1 `/ nand1 $end
$var wire 1 a/ nand2 $end
$var wire 1 b/ inputA $end
$var wire 1 c/ inputB $end
$var wire 1 d/ final_not $end

$scope module S_not $end
$var wire 1 _/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `/ out $end
$var wire 1 _/ in1 $end
$var wire 1 +/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b/ out $end
$var wire 1 `/ in1 $end
$var wire 1 `/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a/ out $end
$var wire 1 j+ in1 $end
$var wire 1 // in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c/ out $end
$var wire 1 a/ in1 $end
$var wire 1 a/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d/ out $end
$var wire 1 b/ in1 $end
$var wire 1 c/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7/ out $end
$var wire 1 d/ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 :/ Out $end
$var wire 1 j+ S $end
$var wire 1 */ InpA $end
$var wire 1 ./ InpB $end
$var wire 1 e/ notS $end
$var wire 1 f/ nand1 $end
$var wire 1 g/ nand2 $end
$var wire 1 h/ inputA $end
$var wire 1 i/ inputB $end
$var wire 1 j/ final_not $end

$scope module S_not $end
$var wire 1 e/ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f/ out $end
$var wire 1 e/ in1 $end
$var wire 1 */ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h/ out $end
$var wire 1 f/ in1 $end
$var wire 1 f/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g/ out $end
$var wire 1 j+ in1 $end
$var wire 1 ./ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i/ out $end
$var wire 1 g/ in1 $end
$var wire 1 g/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j/ out $end
$var wire 1 h/ in1 $end
$var wire 1 i/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :/ out $end
$var wire 1 j/ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 f. Out $end
$var wire 1 )/ S $end
$var wire 1 2/ InpA $end
$var wire 1 3/ InpB $end
$var wire 1 k/ notS $end
$var wire 1 l/ nand1 $end
$var wire 1 m/ nand2 $end
$var wire 1 n/ inputA $end
$var wire 1 o/ inputB $end
$var wire 1 p/ final_not $end

$scope module S_not $end
$var wire 1 k/ out $end
$var wire 1 )/ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l/ out $end
$var wire 1 k/ in1 $end
$var wire 1 2/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n/ out $end
$var wire 1 l/ in1 $end
$var wire 1 l/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m/ out $end
$var wire 1 )/ in1 $end
$var wire 1 3/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o/ out $end
$var wire 1 m/ in1 $end
$var wire 1 m/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p/ out $end
$var wire 1 n/ in1 $end
$var wire 1 o/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f. out $end
$var wire 1 p/ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 e. Out $end
$var wire 1 )/ S $end
$var wire 1 4/ InpA $end
$var wire 1 5/ InpB $end
$var wire 1 q/ notS $end
$var wire 1 r/ nand1 $end
$var wire 1 s/ nand2 $end
$var wire 1 t/ inputA $end
$var wire 1 u/ inputB $end
$var wire 1 v/ final_not $end

$scope module S_not $end
$var wire 1 q/ out $end
$var wire 1 )/ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r/ out $end
$var wire 1 q/ in1 $end
$var wire 1 4/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t/ out $end
$var wire 1 r/ in1 $end
$var wire 1 r/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s/ out $end
$var wire 1 )/ in1 $end
$var wire 1 5/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u/ out $end
$var wire 1 s/ in1 $end
$var wire 1 s/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v/ out $end
$var wire 1 t/ in1 $end
$var wire 1 u/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e. out $end
$var wire 1 v/ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 d. Out $end
$var wire 1 )/ S $end
$var wire 1 6/ InpA $end
$var wire 1 7/ InpB $end
$var wire 1 w/ notS $end
$var wire 1 x/ nand1 $end
$var wire 1 y/ nand2 $end
$var wire 1 z/ inputA $end
$var wire 1 {/ inputB $end
$var wire 1 |/ final_not $end

$scope module S_not $end
$var wire 1 w/ out $end
$var wire 1 )/ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x/ out $end
$var wire 1 w/ in1 $end
$var wire 1 6/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z/ out $end
$var wire 1 x/ in1 $end
$var wire 1 x/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y/ out $end
$var wire 1 )/ in1 $end
$var wire 1 7/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {/ out $end
$var wire 1 y/ in1 $end
$var wire 1 y/ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |/ out $end
$var wire 1 z/ in1 $end
$var wire 1 {/ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d. out $end
$var wire 1 |/ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 c. Out $end
$var wire 1 )/ S $end
$var wire 1 8/ InpA $end
$var wire 1 :/ InpB $end
$var wire 1 }/ notS $end
$var wire 1 ~/ nand1 $end
$var wire 1 !0 nand2 $end
$var wire 1 "0 inputA $end
$var wire 1 #0 inputB $end
$var wire 1 $0 final_not $end

$scope module S_not $end
$var wire 1 }/ out $end
$var wire 1 )/ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~/ out $end
$var wire 1 }/ in1 $end
$var wire 1 8/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "0 out $end
$var wire 1 ~/ in1 $end
$var wire 1 ~/ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !0 out $end
$var wire 1 )/ in1 $end
$var wire 1 :/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #0 out $end
$var wire 1 !0 in1 $end
$var wire 1 !0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $0 out $end
$var wire 1 "0 in1 $end
$var wire 1 #0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c. out $end
$var wire 1 $0 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 _. Out [3] $end
$var wire 1 `. Out [2] $end
$var wire 1 a. Out [1] $end
$var wire 1 b. Out [0] $end
$var wire 1 %0 S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 S+ InpA [3] $end
$var wire 1 T+ InpA [2] $end
$var wire 1 U+ InpA [1] $end
$var wire 1 V+ InpA [0] $end
$var wire 1 T+ InpB [3] $end
$var wire 1 U+ InpB [2] $end
$var wire 1 V+ InpB [1] $end
$var wire 1 W+ InpB [0] $end
$var wire 1 &0 InpC [3] $end
$var wire 1 '0 InpC [2] $end
$var wire 1 (0 InpC [1] $end
$var wire 1 )0 InpC [0] $end
$var wire 1 *0 InpD [3] $end
$var wire 1 +0 InpD [2] $end
$var wire 1 ,0 InpD [1] $end
$var wire 1 -0 InpD [0] $end
$var wire 1 .0 stage1_1_bit0 $end
$var wire 1 /0 stage1_2_bit0 $end
$var wire 1 00 stage1_1_bit1 $end
$var wire 1 10 stage1_2_bit1 $end
$var wire 1 20 stage1_1_bit2 $end
$var wire 1 30 stage1_2_bit2 $end
$var wire 1 40 stage1_1_bit3 $end
$var wire 1 50 stage1_2_bit4 $end
$var wire 1 60 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 .0 Out $end
$var wire 1 j+ S $end
$var wire 1 V+ InpA $end
$var wire 1 W+ InpB $end
$var wire 1 70 notS $end
$var wire 1 80 nand1 $end
$var wire 1 90 nand2 $end
$var wire 1 :0 inputA $end
$var wire 1 ;0 inputB $end
$var wire 1 <0 final_not $end

$scope module S_not $end
$var wire 1 70 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 80 out $end
$var wire 1 70 in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :0 out $end
$var wire 1 80 in1 $end
$var wire 1 80 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 90 out $end
$var wire 1 j+ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;0 out $end
$var wire 1 90 in1 $end
$var wire 1 90 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <0 out $end
$var wire 1 :0 in1 $end
$var wire 1 ;0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .0 out $end
$var wire 1 <0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 00 Out $end
$var wire 1 j+ S $end
$var wire 1 U+ InpA $end
$var wire 1 V+ InpB $end
$var wire 1 =0 notS $end
$var wire 1 >0 nand1 $end
$var wire 1 ?0 nand2 $end
$var wire 1 @0 inputA $end
$var wire 1 A0 inputB $end
$var wire 1 B0 final_not $end

$scope module S_not $end
$var wire 1 =0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >0 out $end
$var wire 1 =0 in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @0 out $end
$var wire 1 >0 in1 $end
$var wire 1 >0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?0 out $end
$var wire 1 j+ in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A0 out $end
$var wire 1 ?0 in1 $end
$var wire 1 ?0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B0 out $end
$var wire 1 @0 in1 $end
$var wire 1 A0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 00 out $end
$var wire 1 B0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 20 Out $end
$var wire 1 j+ S $end
$var wire 1 T+ InpA $end
$var wire 1 U+ InpB $end
$var wire 1 C0 notS $end
$var wire 1 D0 nand1 $end
$var wire 1 E0 nand2 $end
$var wire 1 F0 inputA $end
$var wire 1 G0 inputB $end
$var wire 1 H0 final_not $end

$scope module S_not $end
$var wire 1 C0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D0 out $end
$var wire 1 C0 in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F0 out $end
$var wire 1 D0 in1 $end
$var wire 1 D0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E0 out $end
$var wire 1 j+ in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G0 out $end
$var wire 1 E0 in1 $end
$var wire 1 E0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H0 out $end
$var wire 1 F0 in1 $end
$var wire 1 G0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 20 out $end
$var wire 1 H0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 40 Out $end
$var wire 1 j+ S $end
$var wire 1 S+ InpA $end
$var wire 1 T+ InpB $end
$var wire 1 I0 notS $end
$var wire 1 J0 nand1 $end
$var wire 1 K0 nand2 $end
$var wire 1 L0 inputA $end
$var wire 1 M0 inputB $end
$var wire 1 N0 final_not $end

$scope module S_not $end
$var wire 1 I0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J0 out $end
$var wire 1 I0 in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L0 out $end
$var wire 1 J0 in1 $end
$var wire 1 J0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K0 out $end
$var wire 1 j+ in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M0 out $end
$var wire 1 K0 in1 $end
$var wire 1 K0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N0 out $end
$var wire 1 L0 in1 $end
$var wire 1 M0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 40 out $end
$var wire 1 N0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 /0 Out $end
$var wire 1 j+ S $end
$var wire 1 )0 InpA $end
$var wire 1 -0 InpB $end
$var wire 1 O0 notS $end
$var wire 1 P0 nand1 $end
$var wire 1 Q0 nand2 $end
$var wire 1 R0 inputA $end
$var wire 1 S0 inputB $end
$var wire 1 T0 final_not $end

$scope module S_not $end
$var wire 1 O0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P0 out $end
$var wire 1 O0 in1 $end
$var wire 1 )0 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R0 out $end
$var wire 1 P0 in1 $end
$var wire 1 P0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q0 out $end
$var wire 1 j+ in1 $end
$var wire 1 -0 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S0 out $end
$var wire 1 Q0 in1 $end
$var wire 1 Q0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T0 out $end
$var wire 1 R0 in1 $end
$var wire 1 S0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /0 out $end
$var wire 1 T0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 10 Out $end
$var wire 1 j+ S $end
$var wire 1 (0 InpA $end
$var wire 1 ,0 InpB $end
$var wire 1 U0 notS $end
$var wire 1 V0 nand1 $end
$var wire 1 W0 nand2 $end
$var wire 1 X0 inputA $end
$var wire 1 Y0 inputB $end
$var wire 1 Z0 final_not $end

$scope module S_not $end
$var wire 1 U0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V0 out $end
$var wire 1 U0 in1 $end
$var wire 1 (0 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X0 out $end
$var wire 1 V0 in1 $end
$var wire 1 V0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W0 out $end
$var wire 1 j+ in1 $end
$var wire 1 ,0 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y0 out $end
$var wire 1 W0 in1 $end
$var wire 1 W0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z0 out $end
$var wire 1 X0 in1 $end
$var wire 1 Y0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 10 out $end
$var wire 1 Z0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 30 Out $end
$var wire 1 j+ S $end
$var wire 1 '0 InpA $end
$var wire 1 +0 InpB $end
$var wire 1 [0 notS $end
$var wire 1 \0 nand1 $end
$var wire 1 ]0 nand2 $end
$var wire 1 ^0 inputA $end
$var wire 1 _0 inputB $end
$var wire 1 `0 final_not $end

$scope module S_not $end
$var wire 1 [0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \0 out $end
$var wire 1 [0 in1 $end
$var wire 1 '0 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^0 out $end
$var wire 1 \0 in1 $end
$var wire 1 \0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]0 out $end
$var wire 1 j+ in1 $end
$var wire 1 +0 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _0 out $end
$var wire 1 ]0 in1 $end
$var wire 1 ]0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `0 out $end
$var wire 1 ^0 in1 $end
$var wire 1 _0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 30 out $end
$var wire 1 `0 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 60 Out $end
$var wire 1 j+ S $end
$var wire 1 &0 InpA $end
$var wire 1 *0 InpB $end
$var wire 1 a0 notS $end
$var wire 1 b0 nand1 $end
$var wire 1 c0 nand2 $end
$var wire 1 d0 inputA $end
$var wire 1 e0 inputB $end
$var wire 1 f0 final_not $end

$scope module S_not $end
$var wire 1 a0 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b0 out $end
$var wire 1 a0 in1 $end
$var wire 1 &0 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d0 out $end
$var wire 1 b0 in1 $end
$var wire 1 b0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c0 out $end
$var wire 1 j+ in1 $end
$var wire 1 *0 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e0 out $end
$var wire 1 c0 in1 $end
$var wire 1 c0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f0 out $end
$var wire 1 d0 in1 $end
$var wire 1 e0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 60 out $end
$var wire 1 f0 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 b. Out $end
$var wire 1 %0 S $end
$var wire 1 .0 InpA $end
$var wire 1 /0 InpB $end
$var wire 1 g0 notS $end
$var wire 1 h0 nand1 $end
$var wire 1 i0 nand2 $end
$var wire 1 j0 inputA $end
$var wire 1 k0 inputB $end
$var wire 1 l0 final_not $end

$scope module S_not $end
$var wire 1 g0 out $end
$var wire 1 %0 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h0 out $end
$var wire 1 g0 in1 $end
$var wire 1 .0 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j0 out $end
$var wire 1 h0 in1 $end
$var wire 1 h0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i0 out $end
$var wire 1 %0 in1 $end
$var wire 1 /0 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k0 out $end
$var wire 1 i0 in1 $end
$var wire 1 i0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l0 out $end
$var wire 1 j0 in1 $end
$var wire 1 k0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b. out $end
$var wire 1 l0 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 a. Out $end
$var wire 1 %0 S $end
$var wire 1 00 InpA $end
$var wire 1 10 InpB $end
$var wire 1 m0 notS $end
$var wire 1 n0 nand1 $end
$var wire 1 o0 nand2 $end
$var wire 1 p0 inputA $end
$var wire 1 q0 inputB $end
$var wire 1 r0 final_not $end

$scope module S_not $end
$var wire 1 m0 out $end
$var wire 1 %0 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n0 out $end
$var wire 1 m0 in1 $end
$var wire 1 00 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p0 out $end
$var wire 1 n0 in1 $end
$var wire 1 n0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o0 out $end
$var wire 1 %0 in1 $end
$var wire 1 10 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q0 out $end
$var wire 1 o0 in1 $end
$var wire 1 o0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r0 out $end
$var wire 1 p0 in1 $end
$var wire 1 q0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a. out $end
$var wire 1 r0 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 `. Out $end
$var wire 1 %0 S $end
$var wire 1 20 InpA $end
$var wire 1 30 InpB $end
$var wire 1 s0 notS $end
$var wire 1 t0 nand1 $end
$var wire 1 u0 nand2 $end
$var wire 1 v0 inputA $end
$var wire 1 w0 inputB $end
$var wire 1 x0 final_not $end

$scope module S_not $end
$var wire 1 s0 out $end
$var wire 1 %0 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t0 out $end
$var wire 1 s0 in1 $end
$var wire 1 20 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v0 out $end
$var wire 1 t0 in1 $end
$var wire 1 t0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u0 out $end
$var wire 1 %0 in1 $end
$var wire 1 30 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w0 out $end
$var wire 1 u0 in1 $end
$var wire 1 u0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x0 out $end
$var wire 1 v0 in1 $end
$var wire 1 w0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `. out $end
$var wire 1 x0 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 _. Out $end
$var wire 1 %0 S $end
$var wire 1 40 InpA $end
$var wire 1 60 InpB $end
$var wire 1 y0 notS $end
$var wire 1 z0 nand1 $end
$var wire 1 {0 nand2 $end
$var wire 1 |0 inputA $end
$var wire 1 }0 inputB $end
$var wire 1 ~0 final_not $end

$scope module S_not $end
$var wire 1 y0 out $end
$var wire 1 %0 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z0 out $end
$var wire 1 y0 in1 $end
$var wire 1 40 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |0 out $end
$var wire 1 z0 in1 $end
$var wire 1 z0 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {0 out $end
$var wire 1 %0 in1 $end
$var wire 1 60 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }0 out $end
$var wire 1 {0 in1 $end
$var wire 1 {0 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~0 out $end
$var wire 1 |0 in1 $end
$var wire 1 }0 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _. out $end
$var wire 1 ~0 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 [. Out [3] $end
$var wire 1 \. Out [2] $end
$var wire 1 ]. Out [1] $end
$var wire 1 ^. Out [0] $end
$var wire 1 !1 S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 O+ InpA [3] $end
$var wire 1 P+ InpA [2] $end
$var wire 1 Q+ InpA [1] $end
$var wire 1 R+ InpA [0] $end
$var wire 1 P+ InpB [3] $end
$var wire 1 Q+ InpB [2] $end
$var wire 1 R+ InpB [1] $end
$var wire 1 S+ InpB [0] $end
$var wire 1 "1 InpC [3] $end
$var wire 1 #1 InpC [2] $end
$var wire 1 $1 InpC [1] $end
$var wire 1 %1 InpC [0] $end
$var wire 1 &1 InpD [3] $end
$var wire 1 '1 InpD [2] $end
$var wire 1 (1 InpD [1] $end
$var wire 1 )1 InpD [0] $end
$var wire 1 *1 stage1_1_bit0 $end
$var wire 1 +1 stage1_2_bit0 $end
$var wire 1 ,1 stage1_1_bit1 $end
$var wire 1 -1 stage1_2_bit1 $end
$var wire 1 .1 stage1_1_bit2 $end
$var wire 1 /1 stage1_2_bit2 $end
$var wire 1 01 stage1_1_bit3 $end
$var wire 1 11 stage1_2_bit4 $end
$var wire 1 21 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 *1 Out $end
$var wire 1 j+ S $end
$var wire 1 R+ InpA $end
$var wire 1 S+ InpB $end
$var wire 1 31 notS $end
$var wire 1 41 nand1 $end
$var wire 1 51 nand2 $end
$var wire 1 61 inputA $end
$var wire 1 71 inputB $end
$var wire 1 81 final_not $end

$scope module S_not $end
$var wire 1 31 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 41 out $end
$var wire 1 31 in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 61 out $end
$var wire 1 41 in1 $end
$var wire 1 41 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 51 out $end
$var wire 1 j+ in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 71 out $end
$var wire 1 51 in1 $end
$var wire 1 51 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 81 out $end
$var wire 1 61 in1 $end
$var wire 1 71 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *1 out $end
$var wire 1 81 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ,1 Out $end
$var wire 1 j+ S $end
$var wire 1 Q+ InpA $end
$var wire 1 R+ InpB $end
$var wire 1 91 notS $end
$var wire 1 :1 nand1 $end
$var wire 1 ;1 nand2 $end
$var wire 1 <1 inputA $end
$var wire 1 =1 inputB $end
$var wire 1 >1 final_not $end

$scope module S_not $end
$var wire 1 91 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :1 out $end
$var wire 1 91 in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <1 out $end
$var wire 1 :1 in1 $end
$var wire 1 :1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;1 out $end
$var wire 1 j+ in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =1 out $end
$var wire 1 ;1 in1 $end
$var wire 1 ;1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >1 out $end
$var wire 1 <1 in1 $end
$var wire 1 =1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,1 out $end
$var wire 1 >1 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 .1 Out $end
$var wire 1 j+ S $end
$var wire 1 P+ InpA $end
$var wire 1 Q+ InpB $end
$var wire 1 ?1 notS $end
$var wire 1 @1 nand1 $end
$var wire 1 A1 nand2 $end
$var wire 1 B1 inputA $end
$var wire 1 C1 inputB $end
$var wire 1 D1 final_not $end

$scope module S_not $end
$var wire 1 ?1 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @1 out $end
$var wire 1 ?1 in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B1 out $end
$var wire 1 @1 in1 $end
$var wire 1 @1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A1 out $end
$var wire 1 j+ in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C1 out $end
$var wire 1 A1 in1 $end
$var wire 1 A1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D1 out $end
$var wire 1 B1 in1 $end
$var wire 1 C1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .1 out $end
$var wire 1 D1 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 01 Out $end
$var wire 1 j+ S $end
$var wire 1 O+ InpA $end
$var wire 1 P+ InpB $end
$var wire 1 E1 notS $end
$var wire 1 F1 nand1 $end
$var wire 1 G1 nand2 $end
$var wire 1 H1 inputA $end
$var wire 1 I1 inputB $end
$var wire 1 J1 final_not $end

$scope module S_not $end
$var wire 1 E1 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F1 out $end
$var wire 1 E1 in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H1 out $end
$var wire 1 F1 in1 $end
$var wire 1 F1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G1 out $end
$var wire 1 j+ in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I1 out $end
$var wire 1 G1 in1 $end
$var wire 1 G1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J1 out $end
$var wire 1 H1 in1 $end
$var wire 1 I1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 01 out $end
$var wire 1 J1 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 +1 Out $end
$var wire 1 j+ S $end
$var wire 1 %1 InpA $end
$var wire 1 )1 InpB $end
$var wire 1 K1 notS $end
$var wire 1 L1 nand1 $end
$var wire 1 M1 nand2 $end
$var wire 1 N1 inputA $end
$var wire 1 O1 inputB $end
$var wire 1 P1 final_not $end

$scope module S_not $end
$var wire 1 K1 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L1 out $end
$var wire 1 K1 in1 $end
$var wire 1 %1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N1 out $end
$var wire 1 L1 in1 $end
$var wire 1 L1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M1 out $end
$var wire 1 j+ in1 $end
$var wire 1 )1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O1 out $end
$var wire 1 M1 in1 $end
$var wire 1 M1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P1 out $end
$var wire 1 N1 in1 $end
$var wire 1 O1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +1 out $end
$var wire 1 P1 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 -1 Out $end
$var wire 1 j+ S $end
$var wire 1 $1 InpA $end
$var wire 1 (1 InpB $end
$var wire 1 Q1 notS $end
$var wire 1 R1 nand1 $end
$var wire 1 S1 nand2 $end
$var wire 1 T1 inputA $end
$var wire 1 U1 inputB $end
$var wire 1 V1 final_not $end

$scope module S_not $end
$var wire 1 Q1 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R1 out $end
$var wire 1 Q1 in1 $end
$var wire 1 $1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T1 out $end
$var wire 1 R1 in1 $end
$var wire 1 R1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S1 out $end
$var wire 1 j+ in1 $end
$var wire 1 (1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U1 out $end
$var wire 1 S1 in1 $end
$var wire 1 S1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V1 out $end
$var wire 1 T1 in1 $end
$var wire 1 U1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -1 out $end
$var wire 1 V1 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 /1 Out $end
$var wire 1 j+ S $end
$var wire 1 #1 InpA $end
$var wire 1 '1 InpB $end
$var wire 1 W1 notS $end
$var wire 1 X1 nand1 $end
$var wire 1 Y1 nand2 $end
$var wire 1 Z1 inputA $end
$var wire 1 [1 inputB $end
$var wire 1 \1 final_not $end

$scope module S_not $end
$var wire 1 W1 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X1 out $end
$var wire 1 W1 in1 $end
$var wire 1 #1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z1 out $end
$var wire 1 X1 in1 $end
$var wire 1 X1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y1 out $end
$var wire 1 j+ in1 $end
$var wire 1 '1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [1 out $end
$var wire 1 Y1 in1 $end
$var wire 1 Y1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \1 out $end
$var wire 1 Z1 in1 $end
$var wire 1 [1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /1 out $end
$var wire 1 \1 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 21 Out $end
$var wire 1 j+ S $end
$var wire 1 "1 InpA $end
$var wire 1 &1 InpB $end
$var wire 1 ]1 notS $end
$var wire 1 ^1 nand1 $end
$var wire 1 _1 nand2 $end
$var wire 1 `1 inputA $end
$var wire 1 a1 inputB $end
$var wire 1 b1 final_not $end

$scope module S_not $end
$var wire 1 ]1 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^1 out $end
$var wire 1 ]1 in1 $end
$var wire 1 "1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `1 out $end
$var wire 1 ^1 in1 $end
$var wire 1 ^1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _1 out $end
$var wire 1 j+ in1 $end
$var wire 1 &1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a1 out $end
$var wire 1 _1 in1 $end
$var wire 1 _1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b1 out $end
$var wire 1 `1 in1 $end
$var wire 1 a1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 21 out $end
$var wire 1 b1 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ^. Out $end
$var wire 1 !1 S $end
$var wire 1 *1 InpA $end
$var wire 1 +1 InpB $end
$var wire 1 c1 notS $end
$var wire 1 d1 nand1 $end
$var wire 1 e1 nand2 $end
$var wire 1 f1 inputA $end
$var wire 1 g1 inputB $end
$var wire 1 h1 final_not $end

$scope module S_not $end
$var wire 1 c1 out $end
$var wire 1 !1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d1 out $end
$var wire 1 c1 in1 $end
$var wire 1 *1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f1 out $end
$var wire 1 d1 in1 $end
$var wire 1 d1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e1 out $end
$var wire 1 !1 in1 $end
$var wire 1 +1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g1 out $end
$var wire 1 e1 in1 $end
$var wire 1 e1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h1 out $end
$var wire 1 f1 in1 $end
$var wire 1 g1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^. out $end
$var wire 1 h1 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ]. Out $end
$var wire 1 !1 S $end
$var wire 1 ,1 InpA $end
$var wire 1 -1 InpB $end
$var wire 1 i1 notS $end
$var wire 1 j1 nand1 $end
$var wire 1 k1 nand2 $end
$var wire 1 l1 inputA $end
$var wire 1 m1 inputB $end
$var wire 1 n1 final_not $end

$scope module S_not $end
$var wire 1 i1 out $end
$var wire 1 !1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j1 out $end
$var wire 1 i1 in1 $end
$var wire 1 ,1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l1 out $end
$var wire 1 j1 in1 $end
$var wire 1 j1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k1 out $end
$var wire 1 !1 in1 $end
$var wire 1 -1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m1 out $end
$var wire 1 k1 in1 $end
$var wire 1 k1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n1 out $end
$var wire 1 l1 in1 $end
$var wire 1 m1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]. out $end
$var wire 1 n1 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 \. Out $end
$var wire 1 !1 S $end
$var wire 1 .1 InpA $end
$var wire 1 /1 InpB $end
$var wire 1 o1 notS $end
$var wire 1 p1 nand1 $end
$var wire 1 q1 nand2 $end
$var wire 1 r1 inputA $end
$var wire 1 s1 inputB $end
$var wire 1 t1 final_not $end

$scope module S_not $end
$var wire 1 o1 out $end
$var wire 1 !1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p1 out $end
$var wire 1 o1 in1 $end
$var wire 1 .1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r1 out $end
$var wire 1 p1 in1 $end
$var wire 1 p1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q1 out $end
$var wire 1 !1 in1 $end
$var wire 1 /1 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s1 out $end
$var wire 1 q1 in1 $end
$var wire 1 q1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t1 out $end
$var wire 1 r1 in1 $end
$var wire 1 s1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \. out $end
$var wire 1 t1 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 [. Out $end
$var wire 1 !1 S $end
$var wire 1 01 InpA $end
$var wire 1 21 InpB $end
$var wire 1 u1 notS $end
$var wire 1 v1 nand1 $end
$var wire 1 w1 nand2 $end
$var wire 1 x1 inputA $end
$var wire 1 y1 inputB $end
$var wire 1 z1 final_not $end

$scope module S_not $end
$var wire 1 u1 out $end
$var wire 1 !1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v1 out $end
$var wire 1 u1 in1 $end
$var wire 1 01 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x1 out $end
$var wire 1 v1 in1 $end
$var wire 1 v1 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w1 out $end
$var wire 1 !1 in1 $end
$var wire 1 21 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y1 out $end
$var wire 1 w1 in1 $end
$var wire 1 w1 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z1 out $end
$var wire 1 x1 in1 $end
$var wire 1 y1 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [. out $end
$var wire 1 z1 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 W. Out [3] $end
$var wire 1 X. Out [2] $end
$var wire 1 Y. Out [1] $end
$var wire 1 Z. Out [0] $end
$var wire 1 {1 S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 K+ InpA [3] $end
$var wire 1 L+ InpA [2] $end
$var wire 1 M+ InpA [1] $end
$var wire 1 N+ InpA [0] $end
$var wire 1 L+ InpB [3] $end
$var wire 1 M+ InpB [2] $end
$var wire 1 N+ InpB [1] $end
$var wire 1 O+ InpB [0] $end
$var wire 1 |1 InpC [3] $end
$var wire 1 }1 InpC [2] $end
$var wire 1 ~1 InpC [1] $end
$var wire 1 !2 InpC [0] $end
$var wire 1 "2 InpD [3] $end
$var wire 1 #2 InpD [2] $end
$var wire 1 $2 InpD [1] $end
$var wire 1 %2 InpD [0] $end
$var wire 1 &2 stage1_1_bit0 $end
$var wire 1 '2 stage1_2_bit0 $end
$var wire 1 (2 stage1_1_bit1 $end
$var wire 1 )2 stage1_2_bit1 $end
$var wire 1 *2 stage1_1_bit2 $end
$var wire 1 +2 stage1_2_bit2 $end
$var wire 1 ,2 stage1_1_bit3 $end
$var wire 1 -2 stage1_2_bit4 $end
$var wire 1 .2 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 &2 Out $end
$var wire 1 j+ S $end
$var wire 1 N+ InpA $end
$var wire 1 O+ InpB $end
$var wire 1 /2 notS $end
$var wire 1 02 nand1 $end
$var wire 1 12 nand2 $end
$var wire 1 22 inputA $end
$var wire 1 32 inputB $end
$var wire 1 42 final_not $end

$scope module S_not $end
$var wire 1 /2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 02 out $end
$var wire 1 /2 in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 22 out $end
$var wire 1 02 in1 $end
$var wire 1 02 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 12 out $end
$var wire 1 j+ in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 32 out $end
$var wire 1 12 in1 $end
$var wire 1 12 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 42 out $end
$var wire 1 22 in1 $end
$var wire 1 32 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &2 out $end
$var wire 1 42 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 (2 Out $end
$var wire 1 j+ S $end
$var wire 1 M+ InpA $end
$var wire 1 N+ InpB $end
$var wire 1 52 notS $end
$var wire 1 62 nand1 $end
$var wire 1 72 nand2 $end
$var wire 1 82 inputA $end
$var wire 1 92 inputB $end
$var wire 1 :2 final_not $end

$scope module S_not $end
$var wire 1 52 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 62 out $end
$var wire 1 52 in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 82 out $end
$var wire 1 62 in1 $end
$var wire 1 62 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 72 out $end
$var wire 1 j+ in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 92 out $end
$var wire 1 72 in1 $end
$var wire 1 72 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :2 out $end
$var wire 1 82 in1 $end
$var wire 1 92 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (2 out $end
$var wire 1 :2 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 *2 Out $end
$var wire 1 j+ S $end
$var wire 1 L+ InpA $end
$var wire 1 M+ InpB $end
$var wire 1 ;2 notS $end
$var wire 1 <2 nand1 $end
$var wire 1 =2 nand2 $end
$var wire 1 >2 inputA $end
$var wire 1 ?2 inputB $end
$var wire 1 @2 final_not $end

$scope module S_not $end
$var wire 1 ;2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <2 out $end
$var wire 1 ;2 in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >2 out $end
$var wire 1 <2 in1 $end
$var wire 1 <2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =2 out $end
$var wire 1 j+ in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?2 out $end
$var wire 1 =2 in1 $end
$var wire 1 =2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @2 out $end
$var wire 1 >2 in1 $end
$var wire 1 ?2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *2 out $end
$var wire 1 @2 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ,2 Out $end
$var wire 1 j+ S $end
$var wire 1 K+ InpA $end
$var wire 1 L+ InpB $end
$var wire 1 A2 notS $end
$var wire 1 B2 nand1 $end
$var wire 1 C2 nand2 $end
$var wire 1 D2 inputA $end
$var wire 1 E2 inputB $end
$var wire 1 F2 final_not $end

$scope module S_not $end
$var wire 1 A2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B2 out $end
$var wire 1 A2 in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D2 out $end
$var wire 1 B2 in1 $end
$var wire 1 B2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C2 out $end
$var wire 1 j+ in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E2 out $end
$var wire 1 C2 in1 $end
$var wire 1 C2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F2 out $end
$var wire 1 D2 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,2 out $end
$var wire 1 F2 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 '2 Out $end
$var wire 1 j+ S $end
$var wire 1 !2 InpA $end
$var wire 1 %2 InpB $end
$var wire 1 G2 notS $end
$var wire 1 H2 nand1 $end
$var wire 1 I2 nand2 $end
$var wire 1 J2 inputA $end
$var wire 1 K2 inputB $end
$var wire 1 L2 final_not $end

$scope module S_not $end
$var wire 1 G2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H2 out $end
$var wire 1 G2 in1 $end
$var wire 1 !2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J2 out $end
$var wire 1 H2 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I2 out $end
$var wire 1 j+ in1 $end
$var wire 1 %2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K2 out $end
$var wire 1 I2 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L2 out $end
$var wire 1 J2 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '2 out $end
$var wire 1 L2 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 )2 Out $end
$var wire 1 j+ S $end
$var wire 1 ~1 InpA $end
$var wire 1 $2 InpB $end
$var wire 1 M2 notS $end
$var wire 1 N2 nand1 $end
$var wire 1 O2 nand2 $end
$var wire 1 P2 inputA $end
$var wire 1 Q2 inputB $end
$var wire 1 R2 final_not $end

$scope module S_not $end
$var wire 1 M2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N2 out $end
$var wire 1 M2 in1 $end
$var wire 1 ~1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P2 out $end
$var wire 1 N2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O2 out $end
$var wire 1 j+ in1 $end
$var wire 1 $2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q2 out $end
$var wire 1 O2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R2 out $end
$var wire 1 P2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )2 out $end
$var wire 1 R2 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 +2 Out $end
$var wire 1 j+ S $end
$var wire 1 }1 InpA $end
$var wire 1 #2 InpB $end
$var wire 1 S2 notS $end
$var wire 1 T2 nand1 $end
$var wire 1 U2 nand2 $end
$var wire 1 V2 inputA $end
$var wire 1 W2 inputB $end
$var wire 1 X2 final_not $end

$scope module S_not $end
$var wire 1 S2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T2 out $end
$var wire 1 S2 in1 $end
$var wire 1 }1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V2 out $end
$var wire 1 T2 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U2 out $end
$var wire 1 j+ in1 $end
$var wire 1 #2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W2 out $end
$var wire 1 U2 in1 $end
$var wire 1 U2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X2 out $end
$var wire 1 V2 in1 $end
$var wire 1 W2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +2 out $end
$var wire 1 X2 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 .2 Out $end
$var wire 1 j+ S $end
$var wire 1 |1 InpA $end
$var wire 1 "2 InpB $end
$var wire 1 Y2 notS $end
$var wire 1 Z2 nand1 $end
$var wire 1 [2 nand2 $end
$var wire 1 \2 inputA $end
$var wire 1 ]2 inputB $end
$var wire 1 ^2 final_not $end

$scope module S_not $end
$var wire 1 Y2 out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z2 out $end
$var wire 1 Y2 in1 $end
$var wire 1 |1 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \2 out $end
$var wire 1 Z2 in1 $end
$var wire 1 Z2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [2 out $end
$var wire 1 j+ in1 $end
$var wire 1 "2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]2 out $end
$var wire 1 [2 in1 $end
$var wire 1 [2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^2 out $end
$var wire 1 \2 in1 $end
$var wire 1 ]2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .2 out $end
$var wire 1 ^2 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Z. Out $end
$var wire 1 {1 S $end
$var wire 1 &2 InpA $end
$var wire 1 '2 InpB $end
$var wire 1 _2 notS $end
$var wire 1 `2 nand1 $end
$var wire 1 a2 nand2 $end
$var wire 1 b2 inputA $end
$var wire 1 c2 inputB $end
$var wire 1 d2 final_not $end

$scope module S_not $end
$var wire 1 _2 out $end
$var wire 1 {1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `2 out $end
$var wire 1 _2 in1 $end
$var wire 1 &2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b2 out $end
$var wire 1 `2 in1 $end
$var wire 1 `2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a2 out $end
$var wire 1 {1 in1 $end
$var wire 1 '2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c2 out $end
$var wire 1 a2 in1 $end
$var wire 1 a2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d2 out $end
$var wire 1 b2 in1 $end
$var wire 1 c2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z. out $end
$var wire 1 d2 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Y. Out $end
$var wire 1 {1 S $end
$var wire 1 (2 InpA $end
$var wire 1 )2 InpB $end
$var wire 1 e2 notS $end
$var wire 1 f2 nand1 $end
$var wire 1 g2 nand2 $end
$var wire 1 h2 inputA $end
$var wire 1 i2 inputB $end
$var wire 1 j2 final_not $end

$scope module S_not $end
$var wire 1 e2 out $end
$var wire 1 {1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f2 out $end
$var wire 1 e2 in1 $end
$var wire 1 (2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h2 out $end
$var wire 1 f2 in1 $end
$var wire 1 f2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g2 out $end
$var wire 1 {1 in1 $end
$var wire 1 )2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i2 out $end
$var wire 1 g2 in1 $end
$var wire 1 g2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j2 out $end
$var wire 1 h2 in1 $end
$var wire 1 i2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y. out $end
$var wire 1 j2 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 X. Out $end
$var wire 1 {1 S $end
$var wire 1 *2 InpA $end
$var wire 1 +2 InpB $end
$var wire 1 k2 notS $end
$var wire 1 l2 nand1 $end
$var wire 1 m2 nand2 $end
$var wire 1 n2 inputA $end
$var wire 1 o2 inputB $end
$var wire 1 p2 final_not $end

$scope module S_not $end
$var wire 1 k2 out $end
$var wire 1 {1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l2 out $end
$var wire 1 k2 in1 $end
$var wire 1 *2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n2 out $end
$var wire 1 l2 in1 $end
$var wire 1 l2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m2 out $end
$var wire 1 {1 in1 $end
$var wire 1 +2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o2 out $end
$var wire 1 m2 in1 $end
$var wire 1 m2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p2 out $end
$var wire 1 n2 in1 $end
$var wire 1 o2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X. out $end
$var wire 1 p2 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 W. Out $end
$var wire 1 {1 S $end
$var wire 1 ,2 InpA $end
$var wire 1 .2 InpB $end
$var wire 1 q2 notS $end
$var wire 1 r2 nand1 $end
$var wire 1 s2 nand2 $end
$var wire 1 t2 inputA $end
$var wire 1 u2 inputB $end
$var wire 1 v2 final_not $end

$scope module S_not $end
$var wire 1 q2 out $end
$var wire 1 {1 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r2 out $end
$var wire 1 q2 in1 $end
$var wire 1 ,2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t2 out $end
$var wire 1 r2 in1 $end
$var wire 1 r2 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s2 out $end
$var wire 1 {1 in1 $end
$var wire 1 .2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u2 out $end
$var wire 1 s2 in1 $end
$var wire 1 s2 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v2 out $end
$var wire 1 t2 in1 $end
$var wire 1 u2 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W. out $end
$var wire 1 v2 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 s. Out [3] $end
$var wire 1 t. Out [2] $end
$var wire 1 u. Out [1] $end
$var wire 1 v. Out [0] $end
$var wire 1 w2 S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 c. InpA [3] $end
$var wire 1 d. InpA [2] $end
$var wire 1 e. InpA [1] $end
$var wire 1 f. InpA [0] $end
$var wire 1 e. InpB [3] $end
$var wire 1 f. InpB [2] $end
$var wire 1 W. InpB [1] $end
$var wire 1 X. InpB [0] $end
$var wire 1 x2 InpC [3] $end
$var wire 1 y2 InpC [2] $end
$var wire 1 z2 InpC [1] $end
$var wire 1 {2 InpC [0] $end
$var wire 1 |2 InpD [3] $end
$var wire 1 }2 InpD [2] $end
$var wire 1 ~2 InpD [1] $end
$var wire 1 !3 InpD [0] $end
$var wire 1 "3 stage1_1_bit0 $end
$var wire 1 #3 stage1_2_bit0 $end
$var wire 1 $3 stage1_1_bit1 $end
$var wire 1 %3 stage1_2_bit1 $end
$var wire 1 &3 stage1_1_bit2 $end
$var wire 1 '3 stage1_2_bit2 $end
$var wire 1 (3 stage1_1_bit3 $end
$var wire 1 )3 stage1_2_bit4 $end
$var wire 1 *3 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 "3 Out $end
$var wire 1 i+ S $end
$var wire 1 f. InpA $end
$var wire 1 X. InpB $end
$var wire 1 +3 notS $end
$var wire 1 ,3 nand1 $end
$var wire 1 -3 nand2 $end
$var wire 1 .3 inputA $end
$var wire 1 /3 inputB $end
$var wire 1 03 final_not $end

$scope module S_not $end
$var wire 1 +3 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,3 out $end
$var wire 1 +3 in1 $end
$var wire 1 f. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .3 out $end
$var wire 1 ,3 in1 $end
$var wire 1 ,3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -3 out $end
$var wire 1 i+ in1 $end
$var wire 1 X. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /3 out $end
$var wire 1 -3 in1 $end
$var wire 1 -3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 03 out $end
$var wire 1 .3 in1 $end
$var wire 1 /3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "3 out $end
$var wire 1 03 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 $3 Out $end
$var wire 1 i+ S $end
$var wire 1 e. InpA $end
$var wire 1 W. InpB $end
$var wire 1 13 notS $end
$var wire 1 23 nand1 $end
$var wire 1 33 nand2 $end
$var wire 1 43 inputA $end
$var wire 1 53 inputB $end
$var wire 1 63 final_not $end

$scope module S_not $end
$var wire 1 13 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 23 out $end
$var wire 1 13 in1 $end
$var wire 1 e. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 43 out $end
$var wire 1 23 in1 $end
$var wire 1 23 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 33 out $end
$var wire 1 i+ in1 $end
$var wire 1 W. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 53 out $end
$var wire 1 33 in1 $end
$var wire 1 33 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 63 out $end
$var wire 1 43 in1 $end
$var wire 1 53 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $3 out $end
$var wire 1 63 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 &3 Out $end
$var wire 1 i+ S $end
$var wire 1 d. InpA $end
$var wire 1 f. InpB $end
$var wire 1 73 notS $end
$var wire 1 83 nand1 $end
$var wire 1 93 nand2 $end
$var wire 1 :3 inputA $end
$var wire 1 ;3 inputB $end
$var wire 1 <3 final_not $end

$scope module S_not $end
$var wire 1 73 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 83 out $end
$var wire 1 73 in1 $end
$var wire 1 d. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :3 out $end
$var wire 1 83 in1 $end
$var wire 1 83 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 93 out $end
$var wire 1 i+ in1 $end
$var wire 1 f. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;3 out $end
$var wire 1 93 in1 $end
$var wire 1 93 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <3 out $end
$var wire 1 :3 in1 $end
$var wire 1 ;3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &3 out $end
$var wire 1 <3 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 (3 Out $end
$var wire 1 i+ S $end
$var wire 1 c. InpA $end
$var wire 1 e. InpB $end
$var wire 1 =3 notS $end
$var wire 1 >3 nand1 $end
$var wire 1 ?3 nand2 $end
$var wire 1 @3 inputA $end
$var wire 1 A3 inputB $end
$var wire 1 B3 final_not $end

$scope module S_not $end
$var wire 1 =3 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >3 out $end
$var wire 1 =3 in1 $end
$var wire 1 c. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @3 out $end
$var wire 1 >3 in1 $end
$var wire 1 >3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?3 out $end
$var wire 1 i+ in1 $end
$var wire 1 e. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A3 out $end
$var wire 1 ?3 in1 $end
$var wire 1 ?3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B3 out $end
$var wire 1 @3 in1 $end
$var wire 1 A3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (3 out $end
$var wire 1 B3 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 #3 Out $end
$var wire 1 i+ S $end
$var wire 1 {2 InpA $end
$var wire 1 !3 InpB $end
$var wire 1 C3 notS $end
$var wire 1 D3 nand1 $end
$var wire 1 E3 nand2 $end
$var wire 1 F3 inputA $end
$var wire 1 G3 inputB $end
$var wire 1 H3 final_not $end

$scope module S_not $end
$var wire 1 C3 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D3 out $end
$var wire 1 C3 in1 $end
$var wire 1 {2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F3 out $end
$var wire 1 D3 in1 $end
$var wire 1 D3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E3 out $end
$var wire 1 i+ in1 $end
$var wire 1 !3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G3 out $end
$var wire 1 E3 in1 $end
$var wire 1 E3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H3 out $end
$var wire 1 F3 in1 $end
$var wire 1 G3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #3 out $end
$var wire 1 H3 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 %3 Out $end
$var wire 1 i+ S $end
$var wire 1 z2 InpA $end
$var wire 1 ~2 InpB $end
$var wire 1 I3 notS $end
$var wire 1 J3 nand1 $end
$var wire 1 K3 nand2 $end
$var wire 1 L3 inputA $end
$var wire 1 M3 inputB $end
$var wire 1 N3 final_not $end

$scope module S_not $end
$var wire 1 I3 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J3 out $end
$var wire 1 I3 in1 $end
$var wire 1 z2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L3 out $end
$var wire 1 J3 in1 $end
$var wire 1 J3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K3 out $end
$var wire 1 i+ in1 $end
$var wire 1 ~2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M3 out $end
$var wire 1 K3 in1 $end
$var wire 1 K3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N3 out $end
$var wire 1 L3 in1 $end
$var wire 1 M3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %3 out $end
$var wire 1 N3 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 '3 Out $end
$var wire 1 i+ S $end
$var wire 1 y2 InpA $end
$var wire 1 }2 InpB $end
$var wire 1 O3 notS $end
$var wire 1 P3 nand1 $end
$var wire 1 Q3 nand2 $end
$var wire 1 R3 inputA $end
$var wire 1 S3 inputB $end
$var wire 1 T3 final_not $end

$scope module S_not $end
$var wire 1 O3 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P3 out $end
$var wire 1 O3 in1 $end
$var wire 1 y2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R3 out $end
$var wire 1 P3 in1 $end
$var wire 1 P3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q3 out $end
$var wire 1 i+ in1 $end
$var wire 1 }2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S3 out $end
$var wire 1 Q3 in1 $end
$var wire 1 Q3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T3 out $end
$var wire 1 R3 in1 $end
$var wire 1 S3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '3 out $end
$var wire 1 T3 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 *3 Out $end
$var wire 1 i+ S $end
$var wire 1 x2 InpA $end
$var wire 1 |2 InpB $end
$var wire 1 U3 notS $end
$var wire 1 V3 nand1 $end
$var wire 1 W3 nand2 $end
$var wire 1 X3 inputA $end
$var wire 1 Y3 inputB $end
$var wire 1 Z3 final_not $end

$scope module S_not $end
$var wire 1 U3 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V3 out $end
$var wire 1 U3 in1 $end
$var wire 1 x2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X3 out $end
$var wire 1 V3 in1 $end
$var wire 1 V3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W3 out $end
$var wire 1 i+ in1 $end
$var wire 1 |2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y3 out $end
$var wire 1 W3 in1 $end
$var wire 1 W3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z3 out $end
$var wire 1 X3 in1 $end
$var wire 1 Y3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *3 out $end
$var wire 1 Z3 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 v. Out $end
$var wire 1 w2 S $end
$var wire 1 "3 InpA $end
$var wire 1 #3 InpB $end
$var wire 1 [3 notS $end
$var wire 1 \3 nand1 $end
$var wire 1 ]3 nand2 $end
$var wire 1 ^3 inputA $end
$var wire 1 _3 inputB $end
$var wire 1 `3 final_not $end

$scope module S_not $end
$var wire 1 [3 out $end
$var wire 1 w2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \3 out $end
$var wire 1 [3 in1 $end
$var wire 1 "3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^3 out $end
$var wire 1 \3 in1 $end
$var wire 1 \3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]3 out $end
$var wire 1 w2 in1 $end
$var wire 1 #3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _3 out $end
$var wire 1 ]3 in1 $end
$var wire 1 ]3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `3 out $end
$var wire 1 ^3 in1 $end
$var wire 1 _3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v. out $end
$var wire 1 `3 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 u. Out $end
$var wire 1 w2 S $end
$var wire 1 $3 InpA $end
$var wire 1 %3 InpB $end
$var wire 1 a3 notS $end
$var wire 1 b3 nand1 $end
$var wire 1 c3 nand2 $end
$var wire 1 d3 inputA $end
$var wire 1 e3 inputB $end
$var wire 1 f3 final_not $end

$scope module S_not $end
$var wire 1 a3 out $end
$var wire 1 w2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b3 out $end
$var wire 1 a3 in1 $end
$var wire 1 $3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d3 out $end
$var wire 1 b3 in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c3 out $end
$var wire 1 w2 in1 $end
$var wire 1 %3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e3 out $end
$var wire 1 c3 in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f3 out $end
$var wire 1 d3 in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u. out $end
$var wire 1 f3 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 t. Out $end
$var wire 1 w2 S $end
$var wire 1 &3 InpA $end
$var wire 1 '3 InpB $end
$var wire 1 g3 notS $end
$var wire 1 h3 nand1 $end
$var wire 1 i3 nand2 $end
$var wire 1 j3 inputA $end
$var wire 1 k3 inputB $end
$var wire 1 l3 final_not $end

$scope module S_not $end
$var wire 1 g3 out $end
$var wire 1 w2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h3 out $end
$var wire 1 g3 in1 $end
$var wire 1 &3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j3 out $end
$var wire 1 h3 in1 $end
$var wire 1 h3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i3 out $end
$var wire 1 w2 in1 $end
$var wire 1 '3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k3 out $end
$var wire 1 i3 in1 $end
$var wire 1 i3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l3 out $end
$var wire 1 j3 in1 $end
$var wire 1 k3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t. out $end
$var wire 1 l3 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 s. Out $end
$var wire 1 w2 S $end
$var wire 1 (3 InpA $end
$var wire 1 *3 InpB $end
$var wire 1 m3 notS $end
$var wire 1 n3 nand1 $end
$var wire 1 o3 nand2 $end
$var wire 1 p3 inputA $end
$var wire 1 q3 inputB $end
$var wire 1 r3 final_not $end

$scope module S_not $end
$var wire 1 m3 out $end
$var wire 1 w2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n3 out $end
$var wire 1 m3 in1 $end
$var wire 1 (3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p3 out $end
$var wire 1 n3 in1 $end
$var wire 1 n3 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o3 out $end
$var wire 1 w2 in1 $end
$var wire 1 *3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q3 out $end
$var wire 1 o3 in1 $end
$var wire 1 o3 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r3 out $end
$var wire 1 p3 in1 $end
$var wire 1 q3 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s. out $end
$var wire 1 r3 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 o. Out [3] $end
$var wire 1 p. Out [2] $end
$var wire 1 q. Out [1] $end
$var wire 1 r. Out [0] $end
$var wire 1 s3 S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 _. InpA [3] $end
$var wire 1 `. InpA [2] $end
$var wire 1 a. InpA [1] $end
$var wire 1 b. InpA [0] $end
$var wire 1 a. InpB [3] $end
$var wire 1 b. InpB [2] $end
$var wire 1 c. InpB [1] $end
$var wire 1 d. InpB [0] $end
$var wire 1 t3 InpC [3] $end
$var wire 1 u3 InpC [2] $end
$var wire 1 v3 InpC [1] $end
$var wire 1 w3 InpC [0] $end
$var wire 1 x3 InpD [3] $end
$var wire 1 y3 InpD [2] $end
$var wire 1 z3 InpD [1] $end
$var wire 1 {3 InpD [0] $end
$var wire 1 |3 stage1_1_bit0 $end
$var wire 1 }3 stage1_2_bit0 $end
$var wire 1 ~3 stage1_1_bit1 $end
$var wire 1 !4 stage1_2_bit1 $end
$var wire 1 "4 stage1_1_bit2 $end
$var wire 1 #4 stage1_2_bit2 $end
$var wire 1 $4 stage1_1_bit3 $end
$var wire 1 %4 stage1_2_bit4 $end
$var wire 1 &4 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 |3 Out $end
$var wire 1 i+ S $end
$var wire 1 b. InpA $end
$var wire 1 d. InpB $end
$var wire 1 '4 notS $end
$var wire 1 (4 nand1 $end
$var wire 1 )4 nand2 $end
$var wire 1 *4 inputA $end
$var wire 1 +4 inputB $end
$var wire 1 ,4 final_not $end

$scope module S_not $end
$var wire 1 '4 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (4 out $end
$var wire 1 '4 in1 $end
$var wire 1 b. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *4 out $end
$var wire 1 (4 in1 $end
$var wire 1 (4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )4 out $end
$var wire 1 i+ in1 $end
$var wire 1 d. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +4 out $end
$var wire 1 )4 in1 $end
$var wire 1 )4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,4 out $end
$var wire 1 *4 in1 $end
$var wire 1 +4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |3 out $end
$var wire 1 ,4 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ~3 Out $end
$var wire 1 i+ S $end
$var wire 1 a. InpA $end
$var wire 1 c. InpB $end
$var wire 1 -4 notS $end
$var wire 1 .4 nand1 $end
$var wire 1 /4 nand2 $end
$var wire 1 04 inputA $end
$var wire 1 14 inputB $end
$var wire 1 24 final_not $end

$scope module S_not $end
$var wire 1 -4 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .4 out $end
$var wire 1 -4 in1 $end
$var wire 1 a. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 04 out $end
$var wire 1 .4 in1 $end
$var wire 1 .4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /4 out $end
$var wire 1 i+ in1 $end
$var wire 1 c. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 14 out $end
$var wire 1 /4 in1 $end
$var wire 1 /4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 24 out $end
$var wire 1 04 in1 $end
$var wire 1 14 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~3 out $end
$var wire 1 24 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 "4 Out $end
$var wire 1 i+ S $end
$var wire 1 `. InpA $end
$var wire 1 b. InpB $end
$var wire 1 34 notS $end
$var wire 1 44 nand1 $end
$var wire 1 54 nand2 $end
$var wire 1 64 inputA $end
$var wire 1 74 inputB $end
$var wire 1 84 final_not $end

$scope module S_not $end
$var wire 1 34 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 44 out $end
$var wire 1 34 in1 $end
$var wire 1 `. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 64 out $end
$var wire 1 44 in1 $end
$var wire 1 44 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 54 out $end
$var wire 1 i+ in1 $end
$var wire 1 b. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 74 out $end
$var wire 1 54 in1 $end
$var wire 1 54 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 84 out $end
$var wire 1 64 in1 $end
$var wire 1 74 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "4 out $end
$var wire 1 84 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 $4 Out $end
$var wire 1 i+ S $end
$var wire 1 _. InpA $end
$var wire 1 a. InpB $end
$var wire 1 94 notS $end
$var wire 1 :4 nand1 $end
$var wire 1 ;4 nand2 $end
$var wire 1 <4 inputA $end
$var wire 1 =4 inputB $end
$var wire 1 >4 final_not $end

$scope module S_not $end
$var wire 1 94 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :4 out $end
$var wire 1 94 in1 $end
$var wire 1 _. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <4 out $end
$var wire 1 :4 in1 $end
$var wire 1 :4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;4 out $end
$var wire 1 i+ in1 $end
$var wire 1 a. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =4 out $end
$var wire 1 ;4 in1 $end
$var wire 1 ;4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >4 out $end
$var wire 1 <4 in1 $end
$var wire 1 =4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $4 out $end
$var wire 1 >4 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 }3 Out $end
$var wire 1 i+ S $end
$var wire 1 w3 InpA $end
$var wire 1 {3 InpB $end
$var wire 1 ?4 notS $end
$var wire 1 @4 nand1 $end
$var wire 1 A4 nand2 $end
$var wire 1 B4 inputA $end
$var wire 1 C4 inputB $end
$var wire 1 D4 final_not $end

$scope module S_not $end
$var wire 1 ?4 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @4 out $end
$var wire 1 ?4 in1 $end
$var wire 1 w3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B4 out $end
$var wire 1 @4 in1 $end
$var wire 1 @4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A4 out $end
$var wire 1 i+ in1 $end
$var wire 1 {3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C4 out $end
$var wire 1 A4 in1 $end
$var wire 1 A4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D4 out $end
$var wire 1 B4 in1 $end
$var wire 1 C4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }3 out $end
$var wire 1 D4 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 !4 Out $end
$var wire 1 i+ S $end
$var wire 1 v3 InpA $end
$var wire 1 z3 InpB $end
$var wire 1 E4 notS $end
$var wire 1 F4 nand1 $end
$var wire 1 G4 nand2 $end
$var wire 1 H4 inputA $end
$var wire 1 I4 inputB $end
$var wire 1 J4 final_not $end

$scope module S_not $end
$var wire 1 E4 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F4 out $end
$var wire 1 E4 in1 $end
$var wire 1 v3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H4 out $end
$var wire 1 F4 in1 $end
$var wire 1 F4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G4 out $end
$var wire 1 i+ in1 $end
$var wire 1 z3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I4 out $end
$var wire 1 G4 in1 $end
$var wire 1 G4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J4 out $end
$var wire 1 H4 in1 $end
$var wire 1 I4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !4 out $end
$var wire 1 J4 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 #4 Out $end
$var wire 1 i+ S $end
$var wire 1 u3 InpA $end
$var wire 1 y3 InpB $end
$var wire 1 K4 notS $end
$var wire 1 L4 nand1 $end
$var wire 1 M4 nand2 $end
$var wire 1 N4 inputA $end
$var wire 1 O4 inputB $end
$var wire 1 P4 final_not $end

$scope module S_not $end
$var wire 1 K4 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L4 out $end
$var wire 1 K4 in1 $end
$var wire 1 u3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N4 out $end
$var wire 1 L4 in1 $end
$var wire 1 L4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M4 out $end
$var wire 1 i+ in1 $end
$var wire 1 y3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O4 out $end
$var wire 1 M4 in1 $end
$var wire 1 M4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P4 out $end
$var wire 1 N4 in1 $end
$var wire 1 O4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #4 out $end
$var wire 1 P4 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 &4 Out $end
$var wire 1 i+ S $end
$var wire 1 t3 InpA $end
$var wire 1 x3 InpB $end
$var wire 1 Q4 notS $end
$var wire 1 R4 nand1 $end
$var wire 1 S4 nand2 $end
$var wire 1 T4 inputA $end
$var wire 1 U4 inputB $end
$var wire 1 V4 final_not $end

$scope module S_not $end
$var wire 1 Q4 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R4 out $end
$var wire 1 Q4 in1 $end
$var wire 1 t3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T4 out $end
$var wire 1 R4 in1 $end
$var wire 1 R4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S4 out $end
$var wire 1 i+ in1 $end
$var wire 1 x3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U4 out $end
$var wire 1 S4 in1 $end
$var wire 1 S4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V4 out $end
$var wire 1 T4 in1 $end
$var wire 1 U4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &4 out $end
$var wire 1 V4 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 r. Out $end
$var wire 1 s3 S $end
$var wire 1 |3 InpA $end
$var wire 1 }3 InpB $end
$var wire 1 W4 notS $end
$var wire 1 X4 nand1 $end
$var wire 1 Y4 nand2 $end
$var wire 1 Z4 inputA $end
$var wire 1 [4 inputB $end
$var wire 1 \4 final_not $end

$scope module S_not $end
$var wire 1 W4 out $end
$var wire 1 s3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X4 out $end
$var wire 1 W4 in1 $end
$var wire 1 |3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z4 out $end
$var wire 1 X4 in1 $end
$var wire 1 X4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y4 out $end
$var wire 1 s3 in1 $end
$var wire 1 }3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [4 out $end
$var wire 1 Y4 in1 $end
$var wire 1 Y4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \4 out $end
$var wire 1 Z4 in1 $end
$var wire 1 [4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r. out $end
$var wire 1 \4 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 q. Out $end
$var wire 1 s3 S $end
$var wire 1 ~3 InpA $end
$var wire 1 !4 InpB $end
$var wire 1 ]4 notS $end
$var wire 1 ^4 nand1 $end
$var wire 1 _4 nand2 $end
$var wire 1 `4 inputA $end
$var wire 1 a4 inputB $end
$var wire 1 b4 final_not $end

$scope module S_not $end
$var wire 1 ]4 out $end
$var wire 1 s3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^4 out $end
$var wire 1 ]4 in1 $end
$var wire 1 ~3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `4 out $end
$var wire 1 ^4 in1 $end
$var wire 1 ^4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _4 out $end
$var wire 1 s3 in1 $end
$var wire 1 !4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a4 out $end
$var wire 1 _4 in1 $end
$var wire 1 _4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b4 out $end
$var wire 1 `4 in1 $end
$var wire 1 a4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q. out $end
$var wire 1 b4 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 p. Out $end
$var wire 1 s3 S $end
$var wire 1 "4 InpA $end
$var wire 1 #4 InpB $end
$var wire 1 c4 notS $end
$var wire 1 d4 nand1 $end
$var wire 1 e4 nand2 $end
$var wire 1 f4 inputA $end
$var wire 1 g4 inputB $end
$var wire 1 h4 final_not $end

$scope module S_not $end
$var wire 1 c4 out $end
$var wire 1 s3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d4 out $end
$var wire 1 c4 in1 $end
$var wire 1 "4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f4 out $end
$var wire 1 d4 in1 $end
$var wire 1 d4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e4 out $end
$var wire 1 s3 in1 $end
$var wire 1 #4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g4 out $end
$var wire 1 e4 in1 $end
$var wire 1 e4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h4 out $end
$var wire 1 f4 in1 $end
$var wire 1 g4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p. out $end
$var wire 1 h4 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 o. Out $end
$var wire 1 s3 S $end
$var wire 1 $4 InpA $end
$var wire 1 &4 InpB $end
$var wire 1 i4 notS $end
$var wire 1 j4 nand1 $end
$var wire 1 k4 nand2 $end
$var wire 1 l4 inputA $end
$var wire 1 m4 inputB $end
$var wire 1 n4 final_not $end

$scope module S_not $end
$var wire 1 i4 out $end
$var wire 1 s3 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j4 out $end
$var wire 1 i4 in1 $end
$var wire 1 $4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l4 out $end
$var wire 1 j4 in1 $end
$var wire 1 j4 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k4 out $end
$var wire 1 s3 in1 $end
$var wire 1 &4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m4 out $end
$var wire 1 k4 in1 $end
$var wire 1 k4 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n4 out $end
$var wire 1 l4 in1 $end
$var wire 1 m4 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o. out $end
$var wire 1 n4 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 k. Out [3] $end
$var wire 1 l. Out [2] $end
$var wire 1 m. Out [1] $end
$var wire 1 n. Out [0] $end
$var wire 1 o4 S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 [. InpA [3] $end
$var wire 1 \. InpA [2] $end
$var wire 1 ]. InpA [1] $end
$var wire 1 ^. InpA [0] $end
$var wire 1 ]. InpB [3] $end
$var wire 1 ^. InpB [2] $end
$var wire 1 _. InpB [1] $end
$var wire 1 `. InpB [0] $end
$var wire 1 p4 InpC [3] $end
$var wire 1 q4 InpC [2] $end
$var wire 1 r4 InpC [1] $end
$var wire 1 s4 InpC [0] $end
$var wire 1 t4 InpD [3] $end
$var wire 1 u4 InpD [2] $end
$var wire 1 v4 InpD [1] $end
$var wire 1 w4 InpD [0] $end
$var wire 1 x4 stage1_1_bit0 $end
$var wire 1 y4 stage1_2_bit0 $end
$var wire 1 z4 stage1_1_bit1 $end
$var wire 1 {4 stage1_2_bit1 $end
$var wire 1 |4 stage1_1_bit2 $end
$var wire 1 }4 stage1_2_bit2 $end
$var wire 1 ~4 stage1_1_bit3 $end
$var wire 1 !5 stage1_2_bit4 $end
$var wire 1 "5 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 x4 Out $end
$var wire 1 i+ S $end
$var wire 1 ^. InpA $end
$var wire 1 `. InpB $end
$var wire 1 #5 notS $end
$var wire 1 $5 nand1 $end
$var wire 1 %5 nand2 $end
$var wire 1 &5 inputA $end
$var wire 1 '5 inputB $end
$var wire 1 (5 final_not $end

$scope module S_not $end
$var wire 1 #5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $5 out $end
$var wire 1 #5 in1 $end
$var wire 1 ^. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &5 out $end
$var wire 1 $5 in1 $end
$var wire 1 $5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %5 out $end
$var wire 1 i+ in1 $end
$var wire 1 `. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '5 out $end
$var wire 1 %5 in1 $end
$var wire 1 %5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (5 out $end
$var wire 1 &5 in1 $end
$var wire 1 '5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x4 out $end
$var wire 1 (5 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 z4 Out $end
$var wire 1 i+ S $end
$var wire 1 ]. InpA $end
$var wire 1 _. InpB $end
$var wire 1 )5 notS $end
$var wire 1 *5 nand1 $end
$var wire 1 +5 nand2 $end
$var wire 1 ,5 inputA $end
$var wire 1 -5 inputB $end
$var wire 1 .5 final_not $end

$scope module S_not $end
$var wire 1 )5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *5 out $end
$var wire 1 )5 in1 $end
$var wire 1 ]. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,5 out $end
$var wire 1 *5 in1 $end
$var wire 1 *5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +5 out $end
$var wire 1 i+ in1 $end
$var wire 1 _. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -5 out $end
$var wire 1 +5 in1 $end
$var wire 1 +5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .5 out $end
$var wire 1 ,5 in1 $end
$var wire 1 -5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z4 out $end
$var wire 1 .5 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 |4 Out $end
$var wire 1 i+ S $end
$var wire 1 \. InpA $end
$var wire 1 ^. InpB $end
$var wire 1 /5 notS $end
$var wire 1 05 nand1 $end
$var wire 1 15 nand2 $end
$var wire 1 25 inputA $end
$var wire 1 35 inputB $end
$var wire 1 45 final_not $end

$scope module S_not $end
$var wire 1 /5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 05 out $end
$var wire 1 /5 in1 $end
$var wire 1 \. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 25 out $end
$var wire 1 05 in1 $end
$var wire 1 05 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 15 out $end
$var wire 1 i+ in1 $end
$var wire 1 ^. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 35 out $end
$var wire 1 15 in1 $end
$var wire 1 15 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 45 out $end
$var wire 1 25 in1 $end
$var wire 1 35 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |4 out $end
$var wire 1 45 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ~4 Out $end
$var wire 1 i+ S $end
$var wire 1 [. InpA $end
$var wire 1 ]. InpB $end
$var wire 1 55 notS $end
$var wire 1 65 nand1 $end
$var wire 1 75 nand2 $end
$var wire 1 85 inputA $end
$var wire 1 95 inputB $end
$var wire 1 :5 final_not $end

$scope module S_not $end
$var wire 1 55 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 65 out $end
$var wire 1 55 in1 $end
$var wire 1 [. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 85 out $end
$var wire 1 65 in1 $end
$var wire 1 65 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 75 out $end
$var wire 1 i+ in1 $end
$var wire 1 ]. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 95 out $end
$var wire 1 75 in1 $end
$var wire 1 75 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :5 out $end
$var wire 1 85 in1 $end
$var wire 1 95 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~4 out $end
$var wire 1 :5 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 y4 Out $end
$var wire 1 i+ S $end
$var wire 1 s4 InpA $end
$var wire 1 w4 InpB $end
$var wire 1 ;5 notS $end
$var wire 1 <5 nand1 $end
$var wire 1 =5 nand2 $end
$var wire 1 >5 inputA $end
$var wire 1 ?5 inputB $end
$var wire 1 @5 final_not $end

$scope module S_not $end
$var wire 1 ;5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <5 out $end
$var wire 1 ;5 in1 $end
$var wire 1 s4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >5 out $end
$var wire 1 <5 in1 $end
$var wire 1 <5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =5 out $end
$var wire 1 i+ in1 $end
$var wire 1 w4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?5 out $end
$var wire 1 =5 in1 $end
$var wire 1 =5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @5 out $end
$var wire 1 >5 in1 $end
$var wire 1 ?5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y4 out $end
$var wire 1 @5 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 {4 Out $end
$var wire 1 i+ S $end
$var wire 1 r4 InpA $end
$var wire 1 v4 InpB $end
$var wire 1 A5 notS $end
$var wire 1 B5 nand1 $end
$var wire 1 C5 nand2 $end
$var wire 1 D5 inputA $end
$var wire 1 E5 inputB $end
$var wire 1 F5 final_not $end

$scope module S_not $end
$var wire 1 A5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B5 out $end
$var wire 1 A5 in1 $end
$var wire 1 r4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D5 out $end
$var wire 1 B5 in1 $end
$var wire 1 B5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C5 out $end
$var wire 1 i+ in1 $end
$var wire 1 v4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E5 out $end
$var wire 1 C5 in1 $end
$var wire 1 C5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F5 out $end
$var wire 1 D5 in1 $end
$var wire 1 E5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {4 out $end
$var wire 1 F5 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 }4 Out $end
$var wire 1 i+ S $end
$var wire 1 q4 InpA $end
$var wire 1 u4 InpB $end
$var wire 1 G5 notS $end
$var wire 1 H5 nand1 $end
$var wire 1 I5 nand2 $end
$var wire 1 J5 inputA $end
$var wire 1 K5 inputB $end
$var wire 1 L5 final_not $end

$scope module S_not $end
$var wire 1 G5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H5 out $end
$var wire 1 G5 in1 $end
$var wire 1 q4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J5 out $end
$var wire 1 H5 in1 $end
$var wire 1 H5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I5 out $end
$var wire 1 i+ in1 $end
$var wire 1 u4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K5 out $end
$var wire 1 I5 in1 $end
$var wire 1 I5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L5 out $end
$var wire 1 J5 in1 $end
$var wire 1 K5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }4 out $end
$var wire 1 L5 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 "5 Out $end
$var wire 1 i+ S $end
$var wire 1 p4 InpA $end
$var wire 1 t4 InpB $end
$var wire 1 M5 notS $end
$var wire 1 N5 nand1 $end
$var wire 1 O5 nand2 $end
$var wire 1 P5 inputA $end
$var wire 1 Q5 inputB $end
$var wire 1 R5 final_not $end

$scope module S_not $end
$var wire 1 M5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N5 out $end
$var wire 1 M5 in1 $end
$var wire 1 p4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P5 out $end
$var wire 1 N5 in1 $end
$var wire 1 N5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O5 out $end
$var wire 1 i+ in1 $end
$var wire 1 t4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q5 out $end
$var wire 1 O5 in1 $end
$var wire 1 O5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R5 out $end
$var wire 1 P5 in1 $end
$var wire 1 Q5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "5 out $end
$var wire 1 R5 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 n. Out $end
$var wire 1 o4 S $end
$var wire 1 x4 InpA $end
$var wire 1 y4 InpB $end
$var wire 1 S5 notS $end
$var wire 1 T5 nand1 $end
$var wire 1 U5 nand2 $end
$var wire 1 V5 inputA $end
$var wire 1 W5 inputB $end
$var wire 1 X5 final_not $end

$scope module S_not $end
$var wire 1 S5 out $end
$var wire 1 o4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T5 out $end
$var wire 1 S5 in1 $end
$var wire 1 x4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V5 out $end
$var wire 1 T5 in1 $end
$var wire 1 T5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U5 out $end
$var wire 1 o4 in1 $end
$var wire 1 y4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W5 out $end
$var wire 1 U5 in1 $end
$var wire 1 U5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X5 out $end
$var wire 1 V5 in1 $end
$var wire 1 W5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n. out $end
$var wire 1 X5 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 m. Out $end
$var wire 1 o4 S $end
$var wire 1 z4 InpA $end
$var wire 1 {4 InpB $end
$var wire 1 Y5 notS $end
$var wire 1 Z5 nand1 $end
$var wire 1 [5 nand2 $end
$var wire 1 \5 inputA $end
$var wire 1 ]5 inputB $end
$var wire 1 ^5 final_not $end

$scope module S_not $end
$var wire 1 Y5 out $end
$var wire 1 o4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z5 out $end
$var wire 1 Y5 in1 $end
$var wire 1 z4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \5 out $end
$var wire 1 Z5 in1 $end
$var wire 1 Z5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [5 out $end
$var wire 1 o4 in1 $end
$var wire 1 {4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]5 out $end
$var wire 1 [5 in1 $end
$var wire 1 [5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^5 out $end
$var wire 1 \5 in1 $end
$var wire 1 ]5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m. out $end
$var wire 1 ^5 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 l. Out $end
$var wire 1 o4 S $end
$var wire 1 |4 InpA $end
$var wire 1 }4 InpB $end
$var wire 1 _5 notS $end
$var wire 1 `5 nand1 $end
$var wire 1 a5 nand2 $end
$var wire 1 b5 inputA $end
$var wire 1 c5 inputB $end
$var wire 1 d5 final_not $end

$scope module S_not $end
$var wire 1 _5 out $end
$var wire 1 o4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `5 out $end
$var wire 1 _5 in1 $end
$var wire 1 |4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b5 out $end
$var wire 1 `5 in1 $end
$var wire 1 `5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a5 out $end
$var wire 1 o4 in1 $end
$var wire 1 }4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c5 out $end
$var wire 1 a5 in1 $end
$var wire 1 a5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d5 out $end
$var wire 1 b5 in1 $end
$var wire 1 c5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l. out $end
$var wire 1 d5 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 k. Out $end
$var wire 1 o4 S $end
$var wire 1 ~4 InpA $end
$var wire 1 "5 InpB $end
$var wire 1 e5 notS $end
$var wire 1 f5 nand1 $end
$var wire 1 g5 nand2 $end
$var wire 1 h5 inputA $end
$var wire 1 i5 inputB $end
$var wire 1 j5 final_not $end

$scope module S_not $end
$var wire 1 e5 out $end
$var wire 1 o4 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f5 out $end
$var wire 1 e5 in1 $end
$var wire 1 ~4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h5 out $end
$var wire 1 f5 in1 $end
$var wire 1 f5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g5 out $end
$var wire 1 o4 in1 $end
$var wire 1 "5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i5 out $end
$var wire 1 g5 in1 $end
$var wire 1 g5 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j5 out $end
$var wire 1 h5 in1 $end
$var wire 1 i5 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k. out $end
$var wire 1 j5 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 g. Out [3] $end
$var wire 1 h. Out [2] $end
$var wire 1 i. Out [1] $end
$var wire 1 j. Out [0] $end
$var wire 1 k5 S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 W. InpA [3] $end
$var wire 1 X. InpA [2] $end
$var wire 1 Y. InpA [1] $end
$var wire 1 Z. InpA [0] $end
$var wire 1 Y. InpB [3] $end
$var wire 1 Z. InpB [2] $end
$var wire 1 [. InpB [1] $end
$var wire 1 \. InpB [0] $end
$var wire 1 l5 InpC [3] $end
$var wire 1 m5 InpC [2] $end
$var wire 1 n5 InpC [1] $end
$var wire 1 o5 InpC [0] $end
$var wire 1 p5 InpD [3] $end
$var wire 1 q5 InpD [2] $end
$var wire 1 r5 InpD [1] $end
$var wire 1 s5 InpD [0] $end
$var wire 1 t5 stage1_1_bit0 $end
$var wire 1 u5 stage1_2_bit0 $end
$var wire 1 v5 stage1_1_bit1 $end
$var wire 1 w5 stage1_2_bit1 $end
$var wire 1 x5 stage1_1_bit2 $end
$var wire 1 y5 stage1_2_bit2 $end
$var wire 1 z5 stage1_1_bit3 $end
$var wire 1 {5 stage1_2_bit4 $end
$var wire 1 |5 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 t5 Out $end
$var wire 1 i+ S $end
$var wire 1 Z. InpA $end
$var wire 1 \. InpB $end
$var wire 1 }5 notS $end
$var wire 1 ~5 nand1 $end
$var wire 1 !6 nand2 $end
$var wire 1 "6 inputA $end
$var wire 1 #6 inputB $end
$var wire 1 $6 final_not $end

$scope module S_not $end
$var wire 1 }5 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~5 out $end
$var wire 1 }5 in1 $end
$var wire 1 Z. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "6 out $end
$var wire 1 ~5 in1 $end
$var wire 1 ~5 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !6 out $end
$var wire 1 i+ in1 $end
$var wire 1 \. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #6 out $end
$var wire 1 !6 in1 $end
$var wire 1 !6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $6 out $end
$var wire 1 "6 in1 $end
$var wire 1 #6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t5 out $end
$var wire 1 $6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 v5 Out $end
$var wire 1 i+ S $end
$var wire 1 Y. InpA $end
$var wire 1 [. InpB $end
$var wire 1 %6 notS $end
$var wire 1 &6 nand1 $end
$var wire 1 '6 nand2 $end
$var wire 1 (6 inputA $end
$var wire 1 )6 inputB $end
$var wire 1 *6 final_not $end

$scope module S_not $end
$var wire 1 %6 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &6 out $end
$var wire 1 %6 in1 $end
$var wire 1 Y. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (6 out $end
$var wire 1 &6 in1 $end
$var wire 1 &6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '6 out $end
$var wire 1 i+ in1 $end
$var wire 1 [. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )6 out $end
$var wire 1 '6 in1 $end
$var wire 1 '6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *6 out $end
$var wire 1 (6 in1 $end
$var wire 1 )6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v5 out $end
$var wire 1 *6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 x5 Out $end
$var wire 1 i+ S $end
$var wire 1 X. InpA $end
$var wire 1 Z. InpB $end
$var wire 1 +6 notS $end
$var wire 1 ,6 nand1 $end
$var wire 1 -6 nand2 $end
$var wire 1 .6 inputA $end
$var wire 1 /6 inputB $end
$var wire 1 06 final_not $end

$scope module S_not $end
$var wire 1 +6 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,6 out $end
$var wire 1 +6 in1 $end
$var wire 1 X. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .6 out $end
$var wire 1 ,6 in1 $end
$var wire 1 ,6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -6 out $end
$var wire 1 i+ in1 $end
$var wire 1 Z. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /6 out $end
$var wire 1 -6 in1 $end
$var wire 1 -6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 06 out $end
$var wire 1 .6 in1 $end
$var wire 1 /6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x5 out $end
$var wire 1 06 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 z5 Out $end
$var wire 1 i+ S $end
$var wire 1 W. InpA $end
$var wire 1 Y. InpB $end
$var wire 1 16 notS $end
$var wire 1 26 nand1 $end
$var wire 1 36 nand2 $end
$var wire 1 46 inputA $end
$var wire 1 56 inputB $end
$var wire 1 66 final_not $end

$scope module S_not $end
$var wire 1 16 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 26 out $end
$var wire 1 16 in1 $end
$var wire 1 W. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 46 out $end
$var wire 1 26 in1 $end
$var wire 1 26 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 36 out $end
$var wire 1 i+ in1 $end
$var wire 1 Y. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 56 out $end
$var wire 1 36 in1 $end
$var wire 1 36 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 66 out $end
$var wire 1 46 in1 $end
$var wire 1 56 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z5 out $end
$var wire 1 66 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 u5 Out $end
$var wire 1 i+ S $end
$var wire 1 o5 InpA $end
$var wire 1 s5 InpB $end
$var wire 1 76 notS $end
$var wire 1 86 nand1 $end
$var wire 1 96 nand2 $end
$var wire 1 :6 inputA $end
$var wire 1 ;6 inputB $end
$var wire 1 <6 final_not $end

$scope module S_not $end
$var wire 1 76 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 86 out $end
$var wire 1 76 in1 $end
$var wire 1 o5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :6 out $end
$var wire 1 86 in1 $end
$var wire 1 86 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 96 out $end
$var wire 1 i+ in1 $end
$var wire 1 s5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;6 out $end
$var wire 1 96 in1 $end
$var wire 1 96 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <6 out $end
$var wire 1 :6 in1 $end
$var wire 1 ;6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u5 out $end
$var wire 1 <6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 w5 Out $end
$var wire 1 i+ S $end
$var wire 1 n5 InpA $end
$var wire 1 r5 InpB $end
$var wire 1 =6 notS $end
$var wire 1 >6 nand1 $end
$var wire 1 ?6 nand2 $end
$var wire 1 @6 inputA $end
$var wire 1 A6 inputB $end
$var wire 1 B6 final_not $end

$scope module S_not $end
$var wire 1 =6 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >6 out $end
$var wire 1 =6 in1 $end
$var wire 1 n5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @6 out $end
$var wire 1 >6 in1 $end
$var wire 1 >6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?6 out $end
$var wire 1 i+ in1 $end
$var wire 1 r5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A6 out $end
$var wire 1 ?6 in1 $end
$var wire 1 ?6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B6 out $end
$var wire 1 @6 in1 $end
$var wire 1 A6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w5 out $end
$var wire 1 B6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 y5 Out $end
$var wire 1 i+ S $end
$var wire 1 m5 InpA $end
$var wire 1 q5 InpB $end
$var wire 1 C6 notS $end
$var wire 1 D6 nand1 $end
$var wire 1 E6 nand2 $end
$var wire 1 F6 inputA $end
$var wire 1 G6 inputB $end
$var wire 1 H6 final_not $end

$scope module S_not $end
$var wire 1 C6 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D6 out $end
$var wire 1 C6 in1 $end
$var wire 1 m5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F6 out $end
$var wire 1 D6 in1 $end
$var wire 1 D6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E6 out $end
$var wire 1 i+ in1 $end
$var wire 1 q5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G6 out $end
$var wire 1 E6 in1 $end
$var wire 1 E6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H6 out $end
$var wire 1 F6 in1 $end
$var wire 1 G6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y5 out $end
$var wire 1 H6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 |5 Out $end
$var wire 1 i+ S $end
$var wire 1 l5 InpA $end
$var wire 1 p5 InpB $end
$var wire 1 I6 notS $end
$var wire 1 J6 nand1 $end
$var wire 1 K6 nand2 $end
$var wire 1 L6 inputA $end
$var wire 1 M6 inputB $end
$var wire 1 N6 final_not $end

$scope module S_not $end
$var wire 1 I6 out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J6 out $end
$var wire 1 I6 in1 $end
$var wire 1 l5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L6 out $end
$var wire 1 J6 in1 $end
$var wire 1 J6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K6 out $end
$var wire 1 i+ in1 $end
$var wire 1 p5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M6 out $end
$var wire 1 K6 in1 $end
$var wire 1 K6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N6 out $end
$var wire 1 L6 in1 $end
$var wire 1 M6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |5 out $end
$var wire 1 N6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 j. Out $end
$var wire 1 k5 S $end
$var wire 1 t5 InpA $end
$var wire 1 u5 InpB $end
$var wire 1 O6 notS $end
$var wire 1 P6 nand1 $end
$var wire 1 Q6 nand2 $end
$var wire 1 R6 inputA $end
$var wire 1 S6 inputB $end
$var wire 1 T6 final_not $end

$scope module S_not $end
$var wire 1 O6 out $end
$var wire 1 k5 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P6 out $end
$var wire 1 O6 in1 $end
$var wire 1 t5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R6 out $end
$var wire 1 P6 in1 $end
$var wire 1 P6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q6 out $end
$var wire 1 k5 in1 $end
$var wire 1 u5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S6 out $end
$var wire 1 Q6 in1 $end
$var wire 1 Q6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T6 out $end
$var wire 1 R6 in1 $end
$var wire 1 S6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j. out $end
$var wire 1 T6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 i. Out $end
$var wire 1 k5 S $end
$var wire 1 v5 InpA $end
$var wire 1 w5 InpB $end
$var wire 1 U6 notS $end
$var wire 1 V6 nand1 $end
$var wire 1 W6 nand2 $end
$var wire 1 X6 inputA $end
$var wire 1 Y6 inputB $end
$var wire 1 Z6 final_not $end

$scope module S_not $end
$var wire 1 U6 out $end
$var wire 1 k5 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V6 out $end
$var wire 1 U6 in1 $end
$var wire 1 v5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X6 out $end
$var wire 1 V6 in1 $end
$var wire 1 V6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W6 out $end
$var wire 1 k5 in1 $end
$var wire 1 w5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y6 out $end
$var wire 1 W6 in1 $end
$var wire 1 W6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z6 out $end
$var wire 1 X6 in1 $end
$var wire 1 Y6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i. out $end
$var wire 1 Z6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 h. Out $end
$var wire 1 k5 S $end
$var wire 1 x5 InpA $end
$var wire 1 y5 InpB $end
$var wire 1 [6 notS $end
$var wire 1 \6 nand1 $end
$var wire 1 ]6 nand2 $end
$var wire 1 ^6 inputA $end
$var wire 1 _6 inputB $end
$var wire 1 `6 final_not $end

$scope module S_not $end
$var wire 1 [6 out $end
$var wire 1 k5 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \6 out $end
$var wire 1 [6 in1 $end
$var wire 1 x5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^6 out $end
$var wire 1 \6 in1 $end
$var wire 1 \6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]6 out $end
$var wire 1 k5 in1 $end
$var wire 1 y5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _6 out $end
$var wire 1 ]6 in1 $end
$var wire 1 ]6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `6 out $end
$var wire 1 ^6 in1 $end
$var wire 1 _6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h. out $end
$var wire 1 `6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 g. Out $end
$var wire 1 k5 S $end
$var wire 1 z5 InpA $end
$var wire 1 |5 InpB $end
$var wire 1 a6 notS $end
$var wire 1 b6 nand1 $end
$var wire 1 c6 nand2 $end
$var wire 1 d6 inputA $end
$var wire 1 e6 inputB $end
$var wire 1 f6 final_not $end

$scope module S_not $end
$var wire 1 a6 out $end
$var wire 1 k5 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b6 out $end
$var wire 1 a6 in1 $end
$var wire 1 z5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d6 out $end
$var wire 1 b6 in1 $end
$var wire 1 b6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c6 out $end
$var wire 1 k5 in1 $end
$var wire 1 |5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e6 out $end
$var wire 1 c6 in1 $end
$var wire 1 c6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f6 out $end
$var wire 1 d6 in1 $end
$var wire 1 e6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g. out $end
$var wire 1 f6 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 %/ Out [3] $end
$var wire 1 &/ Out [2] $end
$var wire 1 '/ Out [1] $end
$var wire 1 (/ Out [0] $end
$var wire 1 g6 S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 s. InpA [3] $end
$var wire 1 t. InpA [2] $end
$var wire 1 u. InpA [1] $end
$var wire 1 v. InpA [0] $end
$var wire 1 g. InpB [3] $end
$var wire 1 h. InpB [2] $end
$var wire 1 i. InpB [1] $end
$var wire 1 j. InpB [0] $end
$var wire 1 h6 InpC [3] $end
$var wire 1 i6 InpC [2] $end
$var wire 1 j6 InpC [1] $end
$var wire 1 k6 InpC [0] $end
$var wire 1 l6 InpD [3] $end
$var wire 1 m6 InpD [2] $end
$var wire 1 n6 InpD [1] $end
$var wire 1 o6 InpD [0] $end
$var wire 1 p6 stage1_1_bit0 $end
$var wire 1 q6 stage1_2_bit0 $end
$var wire 1 r6 stage1_1_bit1 $end
$var wire 1 s6 stage1_2_bit1 $end
$var wire 1 t6 stage1_1_bit2 $end
$var wire 1 u6 stage1_2_bit2 $end
$var wire 1 v6 stage1_1_bit3 $end
$var wire 1 w6 stage1_2_bit4 $end
$var wire 1 x6 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 p6 Out $end
$var wire 1 h+ S $end
$var wire 1 v. InpA $end
$var wire 1 j. InpB $end
$var wire 1 y6 notS $end
$var wire 1 z6 nand1 $end
$var wire 1 {6 nand2 $end
$var wire 1 |6 inputA $end
$var wire 1 }6 inputB $end
$var wire 1 ~6 final_not $end

$scope module S_not $end
$var wire 1 y6 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z6 out $end
$var wire 1 y6 in1 $end
$var wire 1 v. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |6 out $end
$var wire 1 z6 in1 $end
$var wire 1 z6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {6 out $end
$var wire 1 h+ in1 $end
$var wire 1 j. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }6 out $end
$var wire 1 {6 in1 $end
$var wire 1 {6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~6 out $end
$var wire 1 |6 in1 $end
$var wire 1 }6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p6 out $end
$var wire 1 ~6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 r6 Out $end
$var wire 1 h+ S $end
$var wire 1 u. InpA $end
$var wire 1 i. InpB $end
$var wire 1 !7 notS $end
$var wire 1 "7 nand1 $end
$var wire 1 #7 nand2 $end
$var wire 1 $7 inputA $end
$var wire 1 %7 inputB $end
$var wire 1 &7 final_not $end

$scope module S_not $end
$var wire 1 !7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "7 out $end
$var wire 1 !7 in1 $end
$var wire 1 u. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $7 out $end
$var wire 1 "7 in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #7 out $end
$var wire 1 h+ in1 $end
$var wire 1 i. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %7 out $end
$var wire 1 #7 in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &7 out $end
$var wire 1 $7 in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r6 out $end
$var wire 1 &7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 t6 Out $end
$var wire 1 h+ S $end
$var wire 1 t. InpA $end
$var wire 1 h. InpB $end
$var wire 1 '7 notS $end
$var wire 1 (7 nand1 $end
$var wire 1 )7 nand2 $end
$var wire 1 *7 inputA $end
$var wire 1 +7 inputB $end
$var wire 1 ,7 final_not $end

$scope module S_not $end
$var wire 1 '7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (7 out $end
$var wire 1 '7 in1 $end
$var wire 1 t. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *7 out $end
$var wire 1 (7 in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )7 out $end
$var wire 1 h+ in1 $end
$var wire 1 h. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +7 out $end
$var wire 1 )7 in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,7 out $end
$var wire 1 *7 in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t6 out $end
$var wire 1 ,7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 v6 Out $end
$var wire 1 h+ S $end
$var wire 1 s. InpA $end
$var wire 1 g. InpB $end
$var wire 1 -7 notS $end
$var wire 1 .7 nand1 $end
$var wire 1 /7 nand2 $end
$var wire 1 07 inputA $end
$var wire 1 17 inputB $end
$var wire 1 27 final_not $end

$scope module S_not $end
$var wire 1 -7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .7 out $end
$var wire 1 -7 in1 $end
$var wire 1 s. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 07 out $end
$var wire 1 .7 in1 $end
$var wire 1 .7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /7 out $end
$var wire 1 h+ in1 $end
$var wire 1 g. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 17 out $end
$var wire 1 /7 in1 $end
$var wire 1 /7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 27 out $end
$var wire 1 07 in1 $end
$var wire 1 17 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v6 out $end
$var wire 1 27 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 q6 Out $end
$var wire 1 h+ S $end
$var wire 1 k6 InpA $end
$var wire 1 o6 InpB $end
$var wire 1 37 notS $end
$var wire 1 47 nand1 $end
$var wire 1 57 nand2 $end
$var wire 1 67 inputA $end
$var wire 1 77 inputB $end
$var wire 1 87 final_not $end

$scope module S_not $end
$var wire 1 37 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 47 out $end
$var wire 1 37 in1 $end
$var wire 1 k6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 67 out $end
$var wire 1 47 in1 $end
$var wire 1 47 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 57 out $end
$var wire 1 h+ in1 $end
$var wire 1 o6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 77 out $end
$var wire 1 57 in1 $end
$var wire 1 57 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 87 out $end
$var wire 1 67 in1 $end
$var wire 1 77 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q6 out $end
$var wire 1 87 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 s6 Out $end
$var wire 1 h+ S $end
$var wire 1 j6 InpA $end
$var wire 1 n6 InpB $end
$var wire 1 97 notS $end
$var wire 1 :7 nand1 $end
$var wire 1 ;7 nand2 $end
$var wire 1 <7 inputA $end
$var wire 1 =7 inputB $end
$var wire 1 >7 final_not $end

$scope module S_not $end
$var wire 1 97 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :7 out $end
$var wire 1 97 in1 $end
$var wire 1 j6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <7 out $end
$var wire 1 :7 in1 $end
$var wire 1 :7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;7 out $end
$var wire 1 h+ in1 $end
$var wire 1 n6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =7 out $end
$var wire 1 ;7 in1 $end
$var wire 1 ;7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >7 out $end
$var wire 1 <7 in1 $end
$var wire 1 =7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s6 out $end
$var wire 1 >7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 u6 Out $end
$var wire 1 h+ S $end
$var wire 1 i6 InpA $end
$var wire 1 m6 InpB $end
$var wire 1 ?7 notS $end
$var wire 1 @7 nand1 $end
$var wire 1 A7 nand2 $end
$var wire 1 B7 inputA $end
$var wire 1 C7 inputB $end
$var wire 1 D7 final_not $end

$scope module S_not $end
$var wire 1 ?7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @7 out $end
$var wire 1 ?7 in1 $end
$var wire 1 i6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B7 out $end
$var wire 1 @7 in1 $end
$var wire 1 @7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A7 out $end
$var wire 1 h+ in1 $end
$var wire 1 m6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C7 out $end
$var wire 1 A7 in1 $end
$var wire 1 A7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D7 out $end
$var wire 1 B7 in1 $end
$var wire 1 C7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u6 out $end
$var wire 1 D7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 x6 Out $end
$var wire 1 h+ S $end
$var wire 1 h6 InpA $end
$var wire 1 l6 InpB $end
$var wire 1 E7 notS $end
$var wire 1 F7 nand1 $end
$var wire 1 G7 nand2 $end
$var wire 1 H7 inputA $end
$var wire 1 I7 inputB $end
$var wire 1 J7 final_not $end

$scope module S_not $end
$var wire 1 E7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F7 out $end
$var wire 1 E7 in1 $end
$var wire 1 h6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H7 out $end
$var wire 1 F7 in1 $end
$var wire 1 F7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G7 out $end
$var wire 1 h+ in1 $end
$var wire 1 l6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I7 out $end
$var wire 1 G7 in1 $end
$var wire 1 G7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J7 out $end
$var wire 1 H7 in1 $end
$var wire 1 I7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x6 out $end
$var wire 1 J7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 (/ Out $end
$var wire 1 g6 S $end
$var wire 1 p6 InpA $end
$var wire 1 q6 InpB $end
$var wire 1 K7 notS $end
$var wire 1 L7 nand1 $end
$var wire 1 M7 nand2 $end
$var wire 1 N7 inputA $end
$var wire 1 O7 inputB $end
$var wire 1 P7 final_not $end

$scope module S_not $end
$var wire 1 K7 out $end
$var wire 1 g6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L7 out $end
$var wire 1 K7 in1 $end
$var wire 1 p6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N7 out $end
$var wire 1 L7 in1 $end
$var wire 1 L7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M7 out $end
$var wire 1 g6 in1 $end
$var wire 1 q6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O7 out $end
$var wire 1 M7 in1 $end
$var wire 1 M7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P7 out $end
$var wire 1 N7 in1 $end
$var wire 1 O7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (/ out $end
$var wire 1 P7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 '/ Out $end
$var wire 1 g6 S $end
$var wire 1 r6 InpA $end
$var wire 1 s6 InpB $end
$var wire 1 Q7 notS $end
$var wire 1 R7 nand1 $end
$var wire 1 S7 nand2 $end
$var wire 1 T7 inputA $end
$var wire 1 U7 inputB $end
$var wire 1 V7 final_not $end

$scope module S_not $end
$var wire 1 Q7 out $end
$var wire 1 g6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R7 out $end
$var wire 1 Q7 in1 $end
$var wire 1 r6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T7 out $end
$var wire 1 R7 in1 $end
$var wire 1 R7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S7 out $end
$var wire 1 g6 in1 $end
$var wire 1 s6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U7 out $end
$var wire 1 S7 in1 $end
$var wire 1 S7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V7 out $end
$var wire 1 T7 in1 $end
$var wire 1 U7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '/ out $end
$var wire 1 V7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 &/ Out $end
$var wire 1 g6 S $end
$var wire 1 t6 InpA $end
$var wire 1 u6 InpB $end
$var wire 1 W7 notS $end
$var wire 1 X7 nand1 $end
$var wire 1 Y7 nand2 $end
$var wire 1 Z7 inputA $end
$var wire 1 [7 inputB $end
$var wire 1 \7 final_not $end

$scope module S_not $end
$var wire 1 W7 out $end
$var wire 1 g6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X7 out $end
$var wire 1 W7 in1 $end
$var wire 1 t6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z7 out $end
$var wire 1 X7 in1 $end
$var wire 1 X7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y7 out $end
$var wire 1 g6 in1 $end
$var wire 1 u6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [7 out $end
$var wire 1 Y7 in1 $end
$var wire 1 Y7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \7 out $end
$var wire 1 Z7 in1 $end
$var wire 1 [7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &/ out $end
$var wire 1 \7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 %/ Out $end
$var wire 1 g6 S $end
$var wire 1 v6 InpA $end
$var wire 1 x6 InpB $end
$var wire 1 ]7 notS $end
$var wire 1 ^7 nand1 $end
$var wire 1 _7 nand2 $end
$var wire 1 `7 inputA $end
$var wire 1 a7 inputB $end
$var wire 1 b7 final_not $end

$scope module S_not $end
$var wire 1 ]7 out $end
$var wire 1 g6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^7 out $end
$var wire 1 ]7 in1 $end
$var wire 1 v6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `7 out $end
$var wire 1 ^7 in1 $end
$var wire 1 ^7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _7 out $end
$var wire 1 g6 in1 $end
$var wire 1 x6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a7 out $end
$var wire 1 _7 in1 $end
$var wire 1 _7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b7 out $end
$var wire 1 `7 in1 $end
$var wire 1 a7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %/ out $end
$var wire 1 b7 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 !/ Out [3] $end
$var wire 1 "/ Out [2] $end
$var wire 1 #/ Out [1] $end
$var wire 1 $/ Out [0] $end
$var wire 1 c7 S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 o. InpA [3] $end
$var wire 1 p. InpA [2] $end
$var wire 1 q. InpA [1] $end
$var wire 1 r. InpA [0] $end
$var wire 1 s. InpB [3] $end
$var wire 1 t. InpB [2] $end
$var wire 1 u. InpB [1] $end
$var wire 1 v. InpB [0] $end
$var wire 1 d7 InpC [3] $end
$var wire 1 e7 InpC [2] $end
$var wire 1 f7 InpC [1] $end
$var wire 1 g7 InpC [0] $end
$var wire 1 h7 InpD [3] $end
$var wire 1 i7 InpD [2] $end
$var wire 1 j7 InpD [1] $end
$var wire 1 k7 InpD [0] $end
$var wire 1 l7 stage1_1_bit0 $end
$var wire 1 m7 stage1_2_bit0 $end
$var wire 1 n7 stage1_1_bit1 $end
$var wire 1 o7 stage1_2_bit1 $end
$var wire 1 p7 stage1_1_bit2 $end
$var wire 1 q7 stage1_2_bit2 $end
$var wire 1 r7 stage1_1_bit3 $end
$var wire 1 s7 stage1_2_bit4 $end
$var wire 1 t7 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 l7 Out $end
$var wire 1 h+ S $end
$var wire 1 r. InpA $end
$var wire 1 v. InpB $end
$var wire 1 u7 notS $end
$var wire 1 v7 nand1 $end
$var wire 1 w7 nand2 $end
$var wire 1 x7 inputA $end
$var wire 1 y7 inputB $end
$var wire 1 z7 final_not $end

$scope module S_not $end
$var wire 1 u7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v7 out $end
$var wire 1 u7 in1 $end
$var wire 1 r. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x7 out $end
$var wire 1 v7 in1 $end
$var wire 1 v7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w7 out $end
$var wire 1 h+ in1 $end
$var wire 1 v. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y7 out $end
$var wire 1 w7 in1 $end
$var wire 1 w7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z7 out $end
$var wire 1 x7 in1 $end
$var wire 1 y7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l7 out $end
$var wire 1 z7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 n7 Out $end
$var wire 1 h+ S $end
$var wire 1 q. InpA $end
$var wire 1 u. InpB $end
$var wire 1 {7 notS $end
$var wire 1 |7 nand1 $end
$var wire 1 }7 nand2 $end
$var wire 1 ~7 inputA $end
$var wire 1 !8 inputB $end
$var wire 1 "8 final_not $end

$scope module S_not $end
$var wire 1 {7 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |7 out $end
$var wire 1 {7 in1 $end
$var wire 1 q. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~7 out $end
$var wire 1 |7 in1 $end
$var wire 1 |7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }7 out $end
$var wire 1 h+ in1 $end
$var wire 1 u. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !8 out $end
$var wire 1 }7 in1 $end
$var wire 1 }7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "8 out $end
$var wire 1 ~7 in1 $end
$var wire 1 !8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n7 out $end
$var wire 1 "8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 p7 Out $end
$var wire 1 h+ S $end
$var wire 1 p. InpA $end
$var wire 1 t. InpB $end
$var wire 1 #8 notS $end
$var wire 1 $8 nand1 $end
$var wire 1 %8 nand2 $end
$var wire 1 &8 inputA $end
$var wire 1 '8 inputB $end
$var wire 1 (8 final_not $end

$scope module S_not $end
$var wire 1 #8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $8 out $end
$var wire 1 #8 in1 $end
$var wire 1 p. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &8 out $end
$var wire 1 $8 in1 $end
$var wire 1 $8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %8 out $end
$var wire 1 h+ in1 $end
$var wire 1 t. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '8 out $end
$var wire 1 %8 in1 $end
$var wire 1 %8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (8 out $end
$var wire 1 &8 in1 $end
$var wire 1 '8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p7 out $end
$var wire 1 (8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 r7 Out $end
$var wire 1 h+ S $end
$var wire 1 o. InpA $end
$var wire 1 s. InpB $end
$var wire 1 )8 notS $end
$var wire 1 *8 nand1 $end
$var wire 1 +8 nand2 $end
$var wire 1 ,8 inputA $end
$var wire 1 -8 inputB $end
$var wire 1 .8 final_not $end

$scope module S_not $end
$var wire 1 )8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *8 out $end
$var wire 1 )8 in1 $end
$var wire 1 o. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,8 out $end
$var wire 1 *8 in1 $end
$var wire 1 *8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +8 out $end
$var wire 1 h+ in1 $end
$var wire 1 s. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -8 out $end
$var wire 1 +8 in1 $end
$var wire 1 +8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .8 out $end
$var wire 1 ,8 in1 $end
$var wire 1 -8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r7 out $end
$var wire 1 .8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 m7 Out $end
$var wire 1 h+ S $end
$var wire 1 g7 InpA $end
$var wire 1 k7 InpB $end
$var wire 1 /8 notS $end
$var wire 1 08 nand1 $end
$var wire 1 18 nand2 $end
$var wire 1 28 inputA $end
$var wire 1 38 inputB $end
$var wire 1 48 final_not $end

$scope module S_not $end
$var wire 1 /8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 08 out $end
$var wire 1 /8 in1 $end
$var wire 1 g7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 28 out $end
$var wire 1 08 in1 $end
$var wire 1 08 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 18 out $end
$var wire 1 h+ in1 $end
$var wire 1 k7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 38 out $end
$var wire 1 18 in1 $end
$var wire 1 18 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 48 out $end
$var wire 1 28 in1 $end
$var wire 1 38 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m7 out $end
$var wire 1 48 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 o7 Out $end
$var wire 1 h+ S $end
$var wire 1 f7 InpA $end
$var wire 1 j7 InpB $end
$var wire 1 58 notS $end
$var wire 1 68 nand1 $end
$var wire 1 78 nand2 $end
$var wire 1 88 inputA $end
$var wire 1 98 inputB $end
$var wire 1 :8 final_not $end

$scope module S_not $end
$var wire 1 58 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 68 out $end
$var wire 1 58 in1 $end
$var wire 1 f7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 88 out $end
$var wire 1 68 in1 $end
$var wire 1 68 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 78 out $end
$var wire 1 h+ in1 $end
$var wire 1 j7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 98 out $end
$var wire 1 78 in1 $end
$var wire 1 78 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :8 out $end
$var wire 1 88 in1 $end
$var wire 1 98 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o7 out $end
$var wire 1 :8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 q7 Out $end
$var wire 1 h+ S $end
$var wire 1 e7 InpA $end
$var wire 1 i7 InpB $end
$var wire 1 ;8 notS $end
$var wire 1 <8 nand1 $end
$var wire 1 =8 nand2 $end
$var wire 1 >8 inputA $end
$var wire 1 ?8 inputB $end
$var wire 1 @8 final_not $end

$scope module S_not $end
$var wire 1 ;8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <8 out $end
$var wire 1 ;8 in1 $end
$var wire 1 e7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >8 out $end
$var wire 1 <8 in1 $end
$var wire 1 <8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =8 out $end
$var wire 1 h+ in1 $end
$var wire 1 i7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?8 out $end
$var wire 1 =8 in1 $end
$var wire 1 =8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @8 out $end
$var wire 1 >8 in1 $end
$var wire 1 ?8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q7 out $end
$var wire 1 @8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 t7 Out $end
$var wire 1 h+ S $end
$var wire 1 d7 InpA $end
$var wire 1 h7 InpB $end
$var wire 1 A8 notS $end
$var wire 1 B8 nand1 $end
$var wire 1 C8 nand2 $end
$var wire 1 D8 inputA $end
$var wire 1 E8 inputB $end
$var wire 1 F8 final_not $end

$scope module S_not $end
$var wire 1 A8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B8 out $end
$var wire 1 A8 in1 $end
$var wire 1 d7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D8 out $end
$var wire 1 B8 in1 $end
$var wire 1 B8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C8 out $end
$var wire 1 h+ in1 $end
$var wire 1 h7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E8 out $end
$var wire 1 C8 in1 $end
$var wire 1 C8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F8 out $end
$var wire 1 D8 in1 $end
$var wire 1 E8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t7 out $end
$var wire 1 F8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 $/ Out $end
$var wire 1 c7 S $end
$var wire 1 l7 InpA $end
$var wire 1 m7 InpB $end
$var wire 1 G8 notS $end
$var wire 1 H8 nand1 $end
$var wire 1 I8 nand2 $end
$var wire 1 J8 inputA $end
$var wire 1 K8 inputB $end
$var wire 1 L8 final_not $end

$scope module S_not $end
$var wire 1 G8 out $end
$var wire 1 c7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H8 out $end
$var wire 1 G8 in1 $end
$var wire 1 l7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J8 out $end
$var wire 1 H8 in1 $end
$var wire 1 H8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I8 out $end
$var wire 1 c7 in1 $end
$var wire 1 m7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K8 out $end
$var wire 1 I8 in1 $end
$var wire 1 I8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L8 out $end
$var wire 1 J8 in1 $end
$var wire 1 K8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $/ out $end
$var wire 1 L8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 #/ Out $end
$var wire 1 c7 S $end
$var wire 1 n7 InpA $end
$var wire 1 o7 InpB $end
$var wire 1 M8 notS $end
$var wire 1 N8 nand1 $end
$var wire 1 O8 nand2 $end
$var wire 1 P8 inputA $end
$var wire 1 Q8 inputB $end
$var wire 1 R8 final_not $end

$scope module S_not $end
$var wire 1 M8 out $end
$var wire 1 c7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N8 out $end
$var wire 1 M8 in1 $end
$var wire 1 n7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P8 out $end
$var wire 1 N8 in1 $end
$var wire 1 N8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O8 out $end
$var wire 1 c7 in1 $end
$var wire 1 o7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q8 out $end
$var wire 1 O8 in1 $end
$var wire 1 O8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R8 out $end
$var wire 1 P8 in1 $end
$var wire 1 Q8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #/ out $end
$var wire 1 R8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 "/ Out $end
$var wire 1 c7 S $end
$var wire 1 p7 InpA $end
$var wire 1 q7 InpB $end
$var wire 1 S8 notS $end
$var wire 1 T8 nand1 $end
$var wire 1 U8 nand2 $end
$var wire 1 V8 inputA $end
$var wire 1 W8 inputB $end
$var wire 1 X8 final_not $end

$scope module S_not $end
$var wire 1 S8 out $end
$var wire 1 c7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T8 out $end
$var wire 1 S8 in1 $end
$var wire 1 p7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V8 out $end
$var wire 1 T8 in1 $end
$var wire 1 T8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U8 out $end
$var wire 1 c7 in1 $end
$var wire 1 q7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W8 out $end
$var wire 1 U8 in1 $end
$var wire 1 U8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X8 out $end
$var wire 1 V8 in1 $end
$var wire 1 W8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "/ out $end
$var wire 1 X8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 !/ Out $end
$var wire 1 c7 S $end
$var wire 1 r7 InpA $end
$var wire 1 t7 InpB $end
$var wire 1 Y8 notS $end
$var wire 1 Z8 nand1 $end
$var wire 1 [8 nand2 $end
$var wire 1 \8 inputA $end
$var wire 1 ]8 inputB $end
$var wire 1 ^8 final_not $end

$scope module S_not $end
$var wire 1 Y8 out $end
$var wire 1 c7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z8 out $end
$var wire 1 Y8 in1 $end
$var wire 1 r7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \8 out $end
$var wire 1 Z8 in1 $end
$var wire 1 Z8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [8 out $end
$var wire 1 c7 in1 $end
$var wire 1 t7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]8 out $end
$var wire 1 [8 in1 $end
$var wire 1 [8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^8 out $end
$var wire 1 \8 in1 $end
$var wire 1 ]8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !/ out $end
$var wire 1 ^8 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 {. Out [3] $end
$var wire 1 |. Out [2] $end
$var wire 1 }. Out [1] $end
$var wire 1 ~. Out [0] $end
$var wire 1 _8 S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 k. InpA [3] $end
$var wire 1 l. InpA [2] $end
$var wire 1 m. InpA [1] $end
$var wire 1 n. InpA [0] $end
$var wire 1 o. InpB [3] $end
$var wire 1 p. InpB [2] $end
$var wire 1 q. InpB [1] $end
$var wire 1 r. InpB [0] $end
$var wire 1 `8 InpC [3] $end
$var wire 1 a8 InpC [2] $end
$var wire 1 b8 InpC [1] $end
$var wire 1 c8 InpC [0] $end
$var wire 1 d8 InpD [3] $end
$var wire 1 e8 InpD [2] $end
$var wire 1 f8 InpD [1] $end
$var wire 1 g8 InpD [0] $end
$var wire 1 h8 stage1_1_bit0 $end
$var wire 1 i8 stage1_2_bit0 $end
$var wire 1 j8 stage1_1_bit1 $end
$var wire 1 k8 stage1_2_bit1 $end
$var wire 1 l8 stage1_1_bit2 $end
$var wire 1 m8 stage1_2_bit2 $end
$var wire 1 n8 stage1_1_bit3 $end
$var wire 1 o8 stage1_2_bit4 $end
$var wire 1 p8 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 h8 Out $end
$var wire 1 h+ S $end
$var wire 1 n. InpA $end
$var wire 1 r. InpB $end
$var wire 1 q8 notS $end
$var wire 1 r8 nand1 $end
$var wire 1 s8 nand2 $end
$var wire 1 t8 inputA $end
$var wire 1 u8 inputB $end
$var wire 1 v8 final_not $end

$scope module S_not $end
$var wire 1 q8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r8 out $end
$var wire 1 q8 in1 $end
$var wire 1 n. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t8 out $end
$var wire 1 r8 in1 $end
$var wire 1 r8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s8 out $end
$var wire 1 h+ in1 $end
$var wire 1 r. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u8 out $end
$var wire 1 s8 in1 $end
$var wire 1 s8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v8 out $end
$var wire 1 t8 in1 $end
$var wire 1 u8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h8 out $end
$var wire 1 v8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 j8 Out $end
$var wire 1 h+ S $end
$var wire 1 m. InpA $end
$var wire 1 q. InpB $end
$var wire 1 w8 notS $end
$var wire 1 x8 nand1 $end
$var wire 1 y8 nand2 $end
$var wire 1 z8 inputA $end
$var wire 1 {8 inputB $end
$var wire 1 |8 final_not $end

$scope module S_not $end
$var wire 1 w8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x8 out $end
$var wire 1 w8 in1 $end
$var wire 1 m. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z8 out $end
$var wire 1 x8 in1 $end
$var wire 1 x8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y8 out $end
$var wire 1 h+ in1 $end
$var wire 1 q. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {8 out $end
$var wire 1 y8 in1 $end
$var wire 1 y8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |8 out $end
$var wire 1 z8 in1 $end
$var wire 1 {8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j8 out $end
$var wire 1 |8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 l8 Out $end
$var wire 1 h+ S $end
$var wire 1 l. InpA $end
$var wire 1 p. InpB $end
$var wire 1 }8 notS $end
$var wire 1 ~8 nand1 $end
$var wire 1 !9 nand2 $end
$var wire 1 "9 inputA $end
$var wire 1 #9 inputB $end
$var wire 1 $9 final_not $end

$scope module S_not $end
$var wire 1 }8 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~8 out $end
$var wire 1 }8 in1 $end
$var wire 1 l. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "9 out $end
$var wire 1 ~8 in1 $end
$var wire 1 ~8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !9 out $end
$var wire 1 h+ in1 $end
$var wire 1 p. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #9 out $end
$var wire 1 !9 in1 $end
$var wire 1 !9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $9 out $end
$var wire 1 "9 in1 $end
$var wire 1 #9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l8 out $end
$var wire 1 $9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 n8 Out $end
$var wire 1 h+ S $end
$var wire 1 k. InpA $end
$var wire 1 o. InpB $end
$var wire 1 %9 notS $end
$var wire 1 &9 nand1 $end
$var wire 1 '9 nand2 $end
$var wire 1 (9 inputA $end
$var wire 1 )9 inputB $end
$var wire 1 *9 final_not $end

$scope module S_not $end
$var wire 1 %9 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &9 out $end
$var wire 1 %9 in1 $end
$var wire 1 k. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (9 out $end
$var wire 1 &9 in1 $end
$var wire 1 &9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '9 out $end
$var wire 1 h+ in1 $end
$var wire 1 o. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )9 out $end
$var wire 1 '9 in1 $end
$var wire 1 '9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *9 out $end
$var wire 1 (9 in1 $end
$var wire 1 )9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n8 out $end
$var wire 1 *9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 i8 Out $end
$var wire 1 h+ S $end
$var wire 1 c8 InpA $end
$var wire 1 g8 InpB $end
$var wire 1 +9 notS $end
$var wire 1 ,9 nand1 $end
$var wire 1 -9 nand2 $end
$var wire 1 .9 inputA $end
$var wire 1 /9 inputB $end
$var wire 1 09 final_not $end

$scope module S_not $end
$var wire 1 +9 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,9 out $end
$var wire 1 +9 in1 $end
$var wire 1 c8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .9 out $end
$var wire 1 ,9 in1 $end
$var wire 1 ,9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -9 out $end
$var wire 1 h+ in1 $end
$var wire 1 g8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /9 out $end
$var wire 1 -9 in1 $end
$var wire 1 -9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 09 out $end
$var wire 1 .9 in1 $end
$var wire 1 /9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i8 out $end
$var wire 1 09 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 k8 Out $end
$var wire 1 h+ S $end
$var wire 1 b8 InpA $end
$var wire 1 f8 InpB $end
$var wire 1 19 notS $end
$var wire 1 29 nand1 $end
$var wire 1 39 nand2 $end
$var wire 1 49 inputA $end
$var wire 1 59 inputB $end
$var wire 1 69 final_not $end

$scope module S_not $end
$var wire 1 19 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 29 out $end
$var wire 1 19 in1 $end
$var wire 1 b8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 49 out $end
$var wire 1 29 in1 $end
$var wire 1 29 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 39 out $end
$var wire 1 h+ in1 $end
$var wire 1 f8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 59 out $end
$var wire 1 39 in1 $end
$var wire 1 39 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 69 out $end
$var wire 1 49 in1 $end
$var wire 1 59 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k8 out $end
$var wire 1 69 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 m8 Out $end
$var wire 1 h+ S $end
$var wire 1 a8 InpA $end
$var wire 1 e8 InpB $end
$var wire 1 79 notS $end
$var wire 1 89 nand1 $end
$var wire 1 99 nand2 $end
$var wire 1 :9 inputA $end
$var wire 1 ;9 inputB $end
$var wire 1 <9 final_not $end

$scope module S_not $end
$var wire 1 79 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 89 out $end
$var wire 1 79 in1 $end
$var wire 1 a8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :9 out $end
$var wire 1 89 in1 $end
$var wire 1 89 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 99 out $end
$var wire 1 h+ in1 $end
$var wire 1 e8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;9 out $end
$var wire 1 99 in1 $end
$var wire 1 99 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <9 out $end
$var wire 1 :9 in1 $end
$var wire 1 ;9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m8 out $end
$var wire 1 <9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 p8 Out $end
$var wire 1 h+ S $end
$var wire 1 `8 InpA $end
$var wire 1 d8 InpB $end
$var wire 1 =9 notS $end
$var wire 1 >9 nand1 $end
$var wire 1 ?9 nand2 $end
$var wire 1 @9 inputA $end
$var wire 1 A9 inputB $end
$var wire 1 B9 final_not $end

$scope module S_not $end
$var wire 1 =9 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >9 out $end
$var wire 1 =9 in1 $end
$var wire 1 `8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @9 out $end
$var wire 1 >9 in1 $end
$var wire 1 >9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?9 out $end
$var wire 1 h+ in1 $end
$var wire 1 d8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A9 out $end
$var wire 1 ?9 in1 $end
$var wire 1 ?9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B9 out $end
$var wire 1 @9 in1 $end
$var wire 1 A9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p8 out $end
$var wire 1 B9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ~. Out $end
$var wire 1 _8 S $end
$var wire 1 h8 InpA $end
$var wire 1 i8 InpB $end
$var wire 1 C9 notS $end
$var wire 1 D9 nand1 $end
$var wire 1 E9 nand2 $end
$var wire 1 F9 inputA $end
$var wire 1 G9 inputB $end
$var wire 1 H9 final_not $end

$scope module S_not $end
$var wire 1 C9 out $end
$var wire 1 _8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D9 out $end
$var wire 1 C9 in1 $end
$var wire 1 h8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F9 out $end
$var wire 1 D9 in1 $end
$var wire 1 D9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E9 out $end
$var wire 1 _8 in1 $end
$var wire 1 i8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G9 out $end
$var wire 1 E9 in1 $end
$var wire 1 E9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H9 out $end
$var wire 1 F9 in1 $end
$var wire 1 G9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~. out $end
$var wire 1 H9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 }. Out $end
$var wire 1 _8 S $end
$var wire 1 j8 InpA $end
$var wire 1 k8 InpB $end
$var wire 1 I9 notS $end
$var wire 1 J9 nand1 $end
$var wire 1 K9 nand2 $end
$var wire 1 L9 inputA $end
$var wire 1 M9 inputB $end
$var wire 1 N9 final_not $end

$scope module S_not $end
$var wire 1 I9 out $end
$var wire 1 _8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J9 out $end
$var wire 1 I9 in1 $end
$var wire 1 j8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L9 out $end
$var wire 1 J9 in1 $end
$var wire 1 J9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K9 out $end
$var wire 1 _8 in1 $end
$var wire 1 k8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M9 out $end
$var wire 1 K9 in1 $end
$var wire 1 K9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N9 out $end
$var wire 1 L9 in1 $end
$var wire 1 M9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }. out $end
$var wire 1 N9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 |. Out $end
$var wire 1 _8 S $end
$var wire 1 l8 InpA $end
$var wire 1 m8 InpB $end
$var wire 1 O9 notS $end
$var wire 1 P9 nand1 $end
$var wire 1 Q9 nand2 $end
$var wire 1 R9 inputA $end
$var wire 1 S9 inputB $end
$var wire 1 T9 final_not $end

$scope module S_not $end
$var wire 1 O9 out $end
$var wire 1 _8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P9 out $end
$var wire 1 O9 in1 $end
$var wire 1 l8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R9 out $end
$var wire 1 P9 in1 $end
$var wire 1 P9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q9 out $end
$var wire 1 _8 in1 $end
$var wire 1 m8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S9 out $end
$var wire 1 Q9 in1 $end
$var wire 1 Q9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T9 out $end
$var wire 1 R9 in1 $end
$var wire 1 S9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |. out $end
$var wire 1 T9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 {. Out $end
$var wire 1 _8 S $end
$var wire 1 n8 InpA $end
$var wire 1 p8 InpB $end
$var wire 1 U9 notS $end
$var wire 1 V9 nand1 $end
$var wire 1 W9 nand2 $end
$var wire 1 X9 inputA $end
$var wire 1 Y9 inputB $end
$var wire 1 Z9 final_not $end

$scope module S_not $end
$var wire 1 U9 out $end
$var wire 1 _8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V9 out $end
$var wire 1 U9 in1 $end
$var wire 1 n8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X9 out $end
$var wire 1 V9 in1 $end
$var wire 1 V9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W9 out $end
$var wire 1 _8 in1 $end
$var wire 1 p8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y9 out $end
$var wire 1 W9 in1 $end
$var wire 1 W9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z9 out $end
$var wire 1 X9 in1 $end
$var wire 1 Y9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {. out $end
$var wire 1 Z9 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 w. Out [3] $end
$var wire 1 x. Out [2] $end
$var wire 1 y. Out [1] $end
$var wire 1 z. Out [0] $end
$var wire 1 [9 S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 g. InpA [3] $end
$var wire 1 h. InpA [2] $end
$var wire 1 i. InpA [1] $end
$var wire 1 j. InpA [0] $end
$var wire 1 k. InpB [3] $end
$var wire 1 l. InpB [2] $end
$var wire 1 m. InpB [1] $end
$var wire 1 n. InpB [0] $end
$var wire 1 \9 InpC [3] $end
$var wire 1 ]9 InpC [2] $end
$var wire 1 ^9 InpC [1] $end
$var wire 1 _9 InpC [0] $end
$var wire 1 `9 InpD [3] $end
$var wire 1 a9 InpD [2] $end
$var wire 1 b9 InpD [1] $end
$var wire 1 c9 InpD [0] $end
$var wire 1 d9 stage1_1_bit0 $end
$var wire 1 e9 stage1_2_bit0 $end
$var wire 1 f9 stage1_1_bit1 $end
$var wire 1 g9 stage1_2_bit1 $end
$var wire 1 h9 stage1_1_bit2 $end
$var wire 1 i9 stage1_2_bit2 $end
$var wire 1 j9 stage1_1_bit3 $end
$var wire 1 k9 stage1_2_bit4 $end
$var wire 1 l9 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 d9 Out $end
$var wire 1 h+ S $end
$var wire 1 j. InpA $end
$var wire 1 n. InpB $end
$var wire 1 m9 notS $end
$var wire 1 n9 nand1 $end
$var wire 1 o9 nand2 $end
$var wire 1 p9 inputA $end
$var wire 1 q9 inputB $end
$var wire 1 r9 final_not $end

$scope module S_not $end
$var wire 1 m9 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n9 out $end
$var wire 1 m9 in1 $end
$var wire 1 j. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p9 out $end
$var wire 1 n9 in1 $end
$var wire 1 n9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o9 out $end
$var wire 1 h+ in1 $end
$var wire 1 n. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q9 out $end
$var wire 1 o9 in1 $end
$var wire 1 o9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r9 out $end
$var wire 1 p9 in1 $end
$var wire 1 q9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d9 out $end
$var wire 1 r9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 f9 Out $end
$var wire 1 h+ S $end
$var wire 1 i. InpA $end
$var wire 1 m. InpB $end
$var wire 1 s9 notS $end
$var wire 1 t9 nand1 $end
$var wire 1 u9 nand2 $end
$var wire 1 v9 inputA $end
$var wire 1 w9 inputB $end
$var wire 1 x9 final_not $end

$scope module S_not $end
$var wire 1 s9 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t9 out $end
$var wire 1 s9 in1 $end
$var wire 1 i. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v9 out $end
$var wire 1 t9 in1 $end
$var wire 1 t9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u9 out $end
$var wire 1 h+ in1 $end
$var wire 1 m. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w9 out $end
$var wire 1 u9 in1 $end
$var wire 1 u9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x9 out $end
$var wire 1 v9 in1 $end
$var wire 1 w9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f9 out $end
$var wire 1 x9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 h9 Out $end
$var wire 1 h+ S $end
$var wire 1 h. InpA $end
$var wire 1 l. InpB $end
$var wire 1 y9 notS $end
$var wire 1 z9 nand1 $end
$var wire 1 {9 nand2 $end
$var wire 1 |9 inputA $end
$var wire 1 }9 inputB $end
$var wire 1 ~9 final_not $end

$scope module S_not $end
$var wire 1 y9 out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z9 out $end
$var wire 1 y9 in1 $end
$var wire 1 h. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |9 out $end
$var wire 1 z9 in1 $end
$var wire 1 z9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {9 out $end
$var wire 1 h+ in1 $end
$var wire 1 l. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }9 out $end
$var wire 1 {9 in1 $end
$var wire 1 {9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~9 out $end
$var wire 1 |9 in1 $end
$var wire 1 }9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h9 out $end
$var wire 1 ~9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 j9 Out $end
$var wire 1 h+ S $end
$var wire 1 g. InpA $end
$var wire 1 k. InpB $end
$var wire 1 !: notS $end
$var wire 1 ": nand1 $end
$var wire 1 #: nand2 $end
$var wire 1 $: inputA $end
$var wire 1 %: inputB $end
$var wire 1 &: final_not $end

$scope module S_not $end
$var wire 1 !: out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ": out $end
$var wire 1 !: in1 $end
$var wire 1 g. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $: out $end
$var wire 1 ": in1 $end
$var wire 1 ": in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #: out $end
$var wire 1 h+ in1 $end
$var wire 1 k. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %: out $end
$var wire 1 #: in1 $end
$var wire 1 #: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &: out $end
$var wire 1 $: in1 $end
$var wire 1 %: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j9 out $end
$var wire 1 &: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 e9 Out $end
$var wire 1 h+ S $end
$var wire 1 _9 InpA $end
$var wire 1 c9 InpB $end
$var wire 1 ': notS $end
$var wire 1 (: nand1 $end
$var wire 1 ): nand2 $end
$var wire 1 *: inputA $end
$var wire 1 +: inputB $end
$var wire 1 ,: final_not $end

$scope module S_not $end
$var wire 1 ': out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (: out $end
$var wire 1 ': in1 $end
$var wire 1 _9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *: out $end
$var wire 1 (: in1 $end
$var wire 1 (: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ): out $end
$var wire 1 h+ in1 $end
$var wire 1 c9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +: out $end
$var wire 1 ): in1 $end
$var wire 1 ): in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,: out $end
$var wire 1 *: in1 $end
$var wire 1 +: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e9 out $end
$var wire 1 ,: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 g9 Out $end
$var wire 1 h+ S $end
$var wire 1 ^9 InpA $end
$var wire 1 b9 InpB $end
$var wire 1 -: notS $end
$var wire 1 .: nand1 $end
$var wire 1 /: nand2 $end
$var wire 1 0: inputA $end
$var wire 1 1: inputB $end
$var wire 1 2: final_not $end

$scope module S_not $end
$var wire 1 -: out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .: out $end
$var wire 1 -: in1 $end
$var wire 1 ^9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0: out $end
$var wire 1 .: in1 $end
$var wire 1 .: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /: out $end
$var wire 1 h+ in1 $end
$var wire 1 b9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1: out $end
$var wire 1 /: in1 $end
$var wire 1 /: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2: out $end
$var wire 1 0: in1 $end
$var wire 1 1: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g9 out $end
$var wire 1 2: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 i9 Out $end
$var wire 1 h+ S $end
$var wire 1 ]9 InpA $end
$var wire 1 a9 InpB $end
$var wire 1 3: notS $end
$var wire 1 4: nand1 $end
$var wire 1 5: nand2 $end
$var wire 1 6: inputA $end
$var wire 1 7: inputB $end
$var wire 1 8: final_not $end

$scope module S_not $end
$var wire 1 3: out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4: out $end
$var wire 1 3: in1 $end
$var wire 1 ]9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6: out $end
$var wire 1 4: in1 $end
$var wire 1 4: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5: out $end
$var wire 1 h+ in1 $end
$var wire 1 a9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7: out $end
$var wire 1 5: in1 $end
$var wire 1 5: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8: out $end
$var wire 1 6: in1 $end
$var wire 1 7: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i9 out $end
$var wire 1 8: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 l9 Out $end
$var wire 1 h+ S $end
$var wire 1 \9 InpA $end
$var wire 1 `9 InpB $end
$var wire 1 9: notS $end
$var wire 1 :: nand1 $end
$var wire 1 ;: nand2 $end
$var wire 1 <: inputA $end
$var wire 1 =: inputB $end
$var wire 1 >: final_not $end

$scope module S_not $end
$var wire 1 9: out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :: out $end
$var wire 1 9: in1 $end
$var wire 1 \9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <: out $end
$var wire 1 :: in1 $end
$var wire 1 :: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;: out $end
$var wire 1 h+ in1 $end
$var wire 1 `9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =: out $end
$var wire 1 ;: in1 $end
$var wire 1 ;: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >: out $end
$var wire 1 <: in1 $end
$var wire 1 =: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l9 out $end
$var wire 1 >: in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 z. Out $end
$var wire 1 [9 S $end
$var wire 1 d9 InpA $end
$var wire 1 e9 InpB $end
$var wire 1 ?: notS $end
$var wire 1 @: nand1 $end
$var wire 1 A: nand2 $end
$var wire 1 B: inputA $end
$var wire 1 C: inputB $end
$var wire 1 D: final_not $end

$scope module S_not $end
$var wire 1 ?: out $end
$var wire 1 [9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @: out $end
$var wire 1 ?: in1 $end
$var wire 1 d9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B: out $end
$var wire 1 @: in1 $end
$var wire 1 @: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A: out $end
$var wire 1 [9 in1 $end
$var wire 1 e9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C: out $end
$var wire 1 A: in1 $end
$var wire 1 A: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D: out $end
$var wire 1 B: in1 $end
$var wire 1 C: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z. out $end
$var wire 1 D: in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 y. Out $end
$var wire 1 [9 S $end
$var wire 1 f9 InpA $end
$var wire 1 g9 InpB $end
$var wire 1 E: notS $end
$var wire 1 F: nand1 $end
$var wire 1 G: nand2 $end
$var wire 1 H: inputA $end
$var wire 1 I: inputB $end
$var wire 1 J: final_not $end

$scope module S_not $end
$var wire 1 E: out $end
$var wire 1 [9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F: out $end
$var wire 1 E: in1 $end
$var wire 1 f9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H: out $end
$var wire 1 F: in1 $end
$var wire 1 F: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G: out $end
$var wire 1 [9 in1 $end
$var wire 1 g9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I: out $end
$var wire 1 G: in1 $end
$var wire 1 G: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J: out $end
$var wire 1 H: in1 $end
$var wire 1 I: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y. out $end
$var wire 1 J: in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 x. Out $end
$var wire 1 [9 S $end
$var wire 1 h9 InpA $end
$var wire 1 i9 InpB $end
$var wire 1 K: notS $end
$var wire 1 L: nand1 $end
$var wire 1 M: nand2 $end
$var wire 1 N: inputA $end
$var wire 1 O: inputB $end
$var wire 1 P: final_not $end

$scope module S_not $end
$var wire 1 K: out $end
$var wire 1 [9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L: out $end
$var wire 1 K: in1 $end
$var wire 1 h9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N: out $end
$var wire 1 L: in1 $end
$var wire 1 L: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M: out $end
$var wire 1 [9 in1 $end
$var wire 1 i9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O: out $end
$var wire 1 M: in1 $end
$var wire 1 M: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P: out $end
$var wire 1 N: in1 $end
$var wire 1 O: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x. out $end
$var wire 1 P: in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 w. Out $end
$var wire 1 [9 S $end
$var wire 1 j9 InpA $end
$var wire 1 l9 InpB $end
$var wire 1 Q: notS $end
$var wire 1 R: nand1 $end
$var wire 1 S: nand2 $end
$var wire 1 T: inputA $end
$var wire 1 U: inputB $end
$var wire 1 V: final_not $end

$scope module S_not $end
$var wire 1 Q: out $end
$var wire 1 [9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R: out $end
$var wire 1 Q: in1 $end
$var wire 1 j9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T: out $end
$var wire 1 R: in1 $end
$var wire 1 R: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S: out $end
$var wire 1 [9 in1 $end
$var wire 1 l9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U: out $end
$var wire 1 S: in1 $end
$var wire 1 S: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V: out $end
$var wire 1 T: in1 $end
$var wire 1 U: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w. out $end
$var wire 1 V: in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 ~- Out [3] $end
$var wire 1 !. Out [2] $end
$var wire 1 ". Out [1] $end
$var wire 1 #. Out [0] $end
$var wire 1 W: S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 %/ InpA [3] $end
$var wire 1 &/ InpA [2] $end
$var wire 1 '/ InpA [1] $end
$var wire 1 (/ InpA [0] $end
$var wire 1 {. InpB [3] $end
$var wire 1 |. InpB [2] $end
$var wire 1 }. InpB [1] $end
$var wire 1 ~. InpB [0] $end
$var wire 1 X: InpC [3] $end
$var wire 1 Y: InpC [2] $end
$var wire 1 Z: InpC [1] $end
$var wire 1 [: InpC [0] $end
$var wire 1 \: InpD [3] $end
$var wire 1 ]: InpD [2] $end
$var wire 1 ^: InpD [1] $end
$var wire 1 _: InpD [0] $end
$var wire 1 `: stage1_1_bit0 $end
$var wire 1 a: stage1_2_bit0 $end
$var wire 1 b: stage1_1_bit1 $end
$var wire 1 c: stage1_2_bit1 $end
$var wire 1 d: stage1_1_bit2 $end
$var wire 1 e: stage1_2_bit2 $end
$var wire 1 f: stage1_1_bit3 $end
$var wire 1 g: stage1_2_bit4 $end
$var wire 1 h: stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 `: Out $end
$var wire 1 g+ S $end
$var wire 1 (/ InpA $end
$var wire 1 ~. InpB $end
$var wire 1 i: notS $end
$var wire 1 j: nand1 $end
$var wire 1 k: nand2 $end
$var wire 1 l: inputA $end
$var wire 1 m: inputB $end
$var wire 1 n: final_not $end

$scope module S_not $end
$var wire 1 i: out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j: out $end
$var wire 1 i: in1 $end
$var wire 1 (/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l: out $end
$var wire 1 j: in1 $end
$var wire 1 j: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k: out $end
$var wire 1 g+ in1 $end
$var wire 1 ~. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m: out $end
$var wire 1 k: in1 $end
$var wire 1 k: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n: out $end
$var wire 1 l: in1 $end
$var wire 1 m: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `: out $end
$var wire 1 n: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 b: Out $end
$var wire 1 g+ S $end
$var wire 1 '/ InpA $end
$var wire 1 }. InpB $end
$var wire 1 o: notS $end
$var wire 1 p: nand1 $end
$var wire 1 q: nand2 $end
$var wire 1 r: inputA $end
$var wire 1 s: inputB $end
$var wire 1 t: final_not $end

$scope module S_not $end
$var wire 1 o: out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p: out $end
$var wire 1 o: in1 $end
$var wire 1 '/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r: out $end
$var wire 1 p: in1 $end
$var wire 1 p: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q: out $end
$var wire 1 g+ in1 $end
$var wire 1 }. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s: out $end
$var wire 1 q: in1 $end
$var wire 1 q: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t: out $end
$var wire 1 r: in1 $end
$var wire 1 s: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b: out $end
$var wire 1 t: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 d: Out $end
$var wire 1 g+ S $end
$var wire 1 &/ InpA $end
$var wire 1 |. InpB $end
$var wire 1 u: notS $end
$var wire 1 v: nand1 $end
$var wire 1 w: nand2 $end
$var wire 1 x: inputA $end
$var wire 1 y: inputB $end
$var wire 1 z: final_not $end

$scope module S_not $end
$var wire 1 u: out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v: out $end
$var wire 1 u: in1 $end
$var wire 1 &/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x: out $end
$var wire 1 v: in1 $end
$var wire 1 v: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w: out $end
$var wire 1 g+ in1 $end
$var wire 1 |. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y: out $end
$var wire 1 w: in1 $end
$var wire 1 w: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z: out $end
$var wire 1 x: in1 $end
$var wire 1 y: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d: out $end
$var wire 1 z: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 f: Out $end
$var wire 1 g+ S $end
$var wire 1 %/ InpA $end
$var wire 1 {. InpB $end
$var wire 1 {: notS $end
$var wire 1 |: nand1 $end
$var wire 1 }: nand2 $end
$var wire 1 ~: inputA $end
$var wire 1 !; inputB $end
$var wire 1 "; final_not $end

$scope module S_not $end
$var wire 1 {: out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |: out $end
$var wire 1 {: in1 $end
$var wire 1 %/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~: out $end
$var wire 1 |: in1 $end
$var wire 1 |: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }: out $end
$var wire 1 g+ in1 $end
$var wire 1 {. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !; out $end
$var wire 1 }: in1 $end
$var wire 1 }: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "; out $end
$var wire 1 ~: in1 $end
$var wire 1 !; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f: out $end
$var wire 1 "; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 a: Out $end
$var wire 1 g+ S $end
$var wire 1 [: InpA $end
$var wire 1 _: InpB $end
$var wire 1 #; notS $end
$var wire 1 $; nand1 $end
$var wire 1 %; nand2 $end
$var wire 1 &; inputA $end
$var wire 1 '; inputB $end
$var wire 1 (; final_not $end

$scope module S_not $end
$var wire 1 #; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $; out $end
$var wire 1 #; in1 $end
$var wire 1 [: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &; out $end
$var wire 1 $; in1 $end
$var wire 1 $; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %; out $end
$var wire 1 g+ in1 $end
$var wire 1 _: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '; out $end
$var wire 1 %; in1 $end
$var wire 1 %; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (; out $end
$var wire 1 &; in1 $end
$var wire 1 '; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a: out $end
$var wire 1 (; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 c: Out $end
$var wire 1 g+ S $end
$var wire 1 Z: InpA $end
$var wire 1 ^: InpB $end
$var wire 1 ); notS $end
$var wire 1 *; nand1 $end
$var wire 1 +; nand2 $end
$var wire 1 ,; inputA $end
$var wire 1 -; inputB $end
$var wire 1 .; final_not $end

$scope module S_not $end
$var wire 1 ); out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *; out $end
$var wire 1 ); in1 $end
$var wire 1 Z: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,; out $end
$var wire 1 *; in1 $end
$var wire 1 *; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +; out $end
$var wire 1 g+ in1 $end
$var wire 1 ^: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -; out $end
$var wire 1 +; in1 $end
$var wire 1 +; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .; out $end
$var wire 1 ,; in1 $end
$var wire 1 -; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c: out $end
$var wire 1 .; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 e: Out $end
$var wire 1 g+ S $end
$var wire 1 Y: InpA $end
$var wire 1 ]: InpB $end
$var wire 1 /; notS $end
$var wire 1 0; nand1 $end
$var wire 1 1; nand2 $end
$var wire 1 2; inputA $end
$var wire 1 3; inputB $end
$var wire 1 4; final_not $end

$scope module S_not $end
$var wire 1 /; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0; out $end
$var wire 1 /; in1 $end
$var wire 1 Y: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2; out $end
$var wire 1 0; in1 $end
$var wire 1 0; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1; out $end
$var wire 1 g+ in1 $end
$var wire 1 ]: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3; out $end
$var wire 1 1; in1 $end
$var wire 1 1; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4; out $end
$var wire 1 2; in1 $end
$var wire 1 3; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e: out $end
$var wire 1 4; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 h: Out $end
$var wire 1 g+ S $end
$var wire 1 X: InpA $end
$var wire 1 \: InpB $end
$var wire 1 5; notS $end
$var wire 1 6; nand1 $end
$var wire 1 7; nand2 $end
$var wire 1 8; inputA $end
$var wire 1 9; inputB $end
$var wire 1 :; final_not $end

$scope module S_not $end
$var wire 1 5; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6; out $end
$var wire 1 5; in1 $end
$var wire 1 X: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8; out $end
$var wire 1 6; in1 $end
$var wire 1 6; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7; out $end
$var wire 1 g+ in1 $end
$var wire 1 \: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9; out $end
$var wire 1 7; in1 $end
$var wire 1 7; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :; out $end
$var wire 1 8; in1 $end
$var wire 1 9; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h: out $end
$var wire 1 :; in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 #. Out $end
$var wire 1 W: S $end
$var wire 1 `: InpA $end
$var wire 1 a: InpB $end
$var wire 1 ;; notS $end
$var wire 1 <; nand1 $end
$var wire 1 =; nand2 $end
$var wire 1 >; inputA $end
$var wire 1 ?; inputB $end
$var wire 1 @; final_not $end

$scope module S_not $end
$var wire 1 ;; out $end
$var wire 1 W: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <; out $end
$var wire 1 ;; in1 $end
$var wire 1 `: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >; out $end
$var wire 1 <; in1 $end
$var wire 1 <; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =; out $end
$var wire 1 W: in1 $end
$var wire 1 a: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?; out $end
$var wire 1 =; in1 $end
$var wire 1 =; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @; out $end
$var wire 1 >; in1 $end
$var wire 1 ?; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #. out $end
$var wire 1 @; in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ". Out $end
$var wire 1 W: S $end
$var wire 1 b: InpA $end
$var wire 1 c: InpB $end
$var wire 1 A; notS $end
$var wire 1 B; nand1 $end
$var wire 1 C; nand2 $end
$var wire 1 D; inputA $end
$var wire 1 E; inputB $end
$var wire 1 F; final_not $end

$scope module S_not $end
$var wire 1 A; out $end
$var wire 1 W: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B; out $end
$var wire 1 A; in1 $end
$var wire 1 b: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D; out $end
$var wire 1 B; in1 $end
$var wire 1 B; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C; out $end
$var wire 1 W: in1 $end
$var wire 1 c: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E; out $end
$var wire 1 C; in1 $end
$var wire 1 C; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F; out $end
$var wire 1 D; in1 $end
$var wire 1 E; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ". out $end
$var wire 1 F; in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 !. Out $end
$var wire 1 W: S $end
$var wire 1 d: InpA $end
$var wire 1 e: InpB $end
$var wire 1 G; notS $end
$var wire 1 H; nand1 $end
$var wire 1 I; nand2 $end
$var wire 1 J; inputA $end
$var wire 1 K; inputB $end
$var wire 1 L; final_not $end

$scope module S_not $end
$var wire 1 G; out $end
$var wire 1 W: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H; out $end
$var wire 1 G; in1 $end
$var wire 1 d: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J; out $end
$var wire 1 H; in1 $end
$var wire 1 H; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I; out $end
$var wire 1 W: in1 $end
$var wire 1 e: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K; out $end
$var wire 1 I; in1 $end
$var wire 1 I; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L; out $end
$var wire 1 J; in1 $end
$var wire 1 K; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !. out $end
$var wire 1 L; in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ~- Out $end
$var wire 1 W: S $end
$var wire 1 f: InpA $end
$var wire 1 h: InpB $end
$var wire 1 M; notS $end
$var wire 1 N; nand1 $end
$var wire 1 O; nand2 $end
$var wire 1 P; inputA $end
$var wire 1 Q; inputB $end
$var wire 1 R; final_not $end

$scope module S_not $end
$var wire 1 M; out $end
$var wire 1 W: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N; out $end
$var wire 1 M; in1 $end
$var wire 1 f: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P; out $end
$var wire 1 N; in1 $end
$var wire 1 N; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O; out $end
$var wire 1 W: in1 $end
$var wire 1 h: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q; out $end
$var wire 1 O; in1 $end
$var wire 1 O; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R; out $end
$var wire 1 P; in1 $end
$var wire 1 Q; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~- out $end
$var wire 1 R; in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 z- Out [3] $end
$var wire 1 {- Out [2] $end
$var wire 1 |- Out [1] $end
$var wire 1 }- Out [0] $end
$var wire 1 S; S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 !/ InpA [3] $end
$var wire 1 "/ InpA [2] $end
$var wire 1 #/ InpA [1] $end
$var wire 1 $/ InpA [0] $end
$var wire 1 w. InpB [3] $end
$var wire 1 x. InpB [2] $end
$var wire 1 y. InpB [1] $end
$var wire 1 z. InpB [0] $end
$var wire 1 T; InpC [3] $end
$var wire 1 U; InpC [2] $end
$var wire 1 V; InpC [1] $end
$var wire 1 W; InpC [0] $end
$var wire 1 X; InpD [3] $end
$var wire 1 Y; InpD [2] $end
$var wire 1 Z; InpD [1] $end
$var wire 1 [; InpD [0] $end
$var wire 1 \; stage1_1_bit0 $end
$var wire 1 ]; stage1_2_bit0 $end
$var wire 1 ^; stage1_1_bit1 $end
$var wire 1 _; stage1_2_bit1 $end
$var wire 1 `; stage1_1_bit2 $end
$var wire 1 a; stage1_2_bit2 $end
$var wire 1 b; stage1_1_bit3 $end
$var wire 1 c; stage1_2_bit4 $end
$var wire 1 d; stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 \; Out $end
$var wire 1 g+ S $end
$var wire 1 $/ InpA $end
$var wire 1 z. InpB $end
$var wire 1 e; notS $end
$var wire 1 f; nand1 $end
$var wire 1 g; nand2 $end
$var wire 1 h; inputA $end
$var wire 1 i; inputB $end
$var wire 1 j; final_not $end

$scope module S_not $end
$var wire 1 e; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f; out $end
$var wire 1 e; in1 $end
$var wire 1 $/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h; out $end
$var wire 1 f; in1 $end
$var wire 1 f; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g; out $end
$var wire 1 g+ in1 $end
$var wire 1 z. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i; out $end
$var wire 1 g; in1 $end
$var wire 1 g; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j; out $end
$var wire 1 h; in1 $end
$var wire 1 i; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \; out $end
$var wire 1 j; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ^; Out $end
$var wire 1 g+ S $end
$var wire 1 #/ InpA $end
$var wire 1 y. InpB $end
$var wire 1 k; notS $end
$var wire 1 l; nand1 $end
$var wire 1 m; nand2 $end
$var wire 1 n; inputA $end
$var wire 1 o; inputB $end
$var wire 1 p; final_not $end

$scope module S_not $end
$var wire 1 k; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l; out $end
$var wire 1 k; in1 $end
$var wire 1 #/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n; out $end
$var wire 1 l; in1 $end
$var wire 1 l; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m; out $end
$var wire 1 g+ in1 $end
$var wire 1 y. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o; out $end
$var wire 1 m; in1 $end
$var wire 1 m; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p; out $end
$var wire 1 n; in1 $end
$var wire 1 o; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^; out $end
$var wire 1 p; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 `; Out $end
$var wire 1 g+ S $end
$var wire 1 "/ InpA $end
$var wire 1 x. InpB $end
$var wire 1 q; notS $end
$var wire 1 r; nand1 $end
$var wire 1 s; nand2 $end
$var wire 1 t; inputA $end
$var wire 1 u; inputB $end
$var wire 1 v; final_not $end

$scope module S_not $end
$var wire 1 q; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r; out $end
$var wire 1 q; in1 $end
$var wire 1 "/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t; out $end
$var wire 1 r; in1 $end
$var wire 1 r; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s; out $end
$var wire 1 g+ in1 $end
$var wire 1 x. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u; out $end
$var wire 1 s; in1 $end
$var wire 1 s; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v; out $end
$var wire 1 t; in1 $end
$var wire 1 u; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `; out $end
$var wire 1 v; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 b; Out $end
$var wire 1 g+ S $end
$var wire 1 !/ InpA $end
$var wire 1 w. InpB $end
$var wire 1 w; notS $end
$var wire 1 x; nand1 $end
$var wire 1 y; nand2 $end
$var wire 1 z; inputA $end
$var wire 1 {; inputB $end
$var wire 1 |; final_not $end

$scope module S_not $end
$var wire 1 w; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x; out $end
$var wire 1 w; in1 $end
$var wire 1 !/ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z; out $end
$var wire 1 x; in1 $end
$var wire 1 x; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y; out $end
$var wire 1 g+ in1 $end
$var wire 1 w. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {; out $end
$var wire 1 y; in1 $end
$var wire 1 y; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |; out $end
$var wire 1 z; in1 $end
$var wire 1 {; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b; out $end
$var wire 1 |; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ]; Out $end
$var wire 1 g+ S $end
$var wire 1 W; InpA $end
$var wire 1 [; InpB $end
$var wire 1 }; notS $end
$var wire 1 ~; nand1 $end
$var wire 1 !< nand2 $end
$var wire 1 "< inputA $end
$var wire 1 #< inputB $end
$var wire 1 $< final_not $end

$scope module S_not $end
$var wire 1 }; out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~; out $end
$var wire 1 }; in1 $end
$var wire 1 W; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "< out $end
$var wire 1 ~; in1 $end
$var wire 1 ~; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !< out $end
$var wire 1 g+ in1 $end
$var wire 1 [; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #< out $end
$var wire 1 !< in1 $end
$var wire 1 !< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $< out $end
$var wire 1 "< in1 $end
$var wire 1 #< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]; out $end
$var wire 1 $< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 _; Out $end
$var wire 1 g+ S $end
$var wire 1 V; InpA $end
$var wire 1 Z; InpB $end
$var wire 1 %< notS $end
$var wire 1 &< nand1 $end
$var wire 1 '< nand2 $end
$var wire 1 (< inputA $end
$var wire 1 )< inputB $end
$var wire 1 *< final_not $end

$scope module S_not $end
$var wire 1 %< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &< out $end
$var wire 1 %< in1 $end
$var wire 1 V; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (< out $end
$var wire 1 &< in1 $end
$var wire 1 &< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '< out $end
$var wire 1 g+ in1 $end
$var wire 1 Z; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )< out $end
$var wire 1 '< in1 $end
$var wire 1 '< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *< out $end
$var wire 1 (< in1 $end
$var wire 1 )< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _; out $end
$var wire 1 *< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 a; Out $end
$var wire 1 g+ S $end
$var wire 1 U; InpA $end
$var wire 1 Y; InpB $end
$var wire 1 +< notS $end
$var wire 1 ,< nand1 $end
$var wire 1 -< nand2 $end
$var wire 1 .< inputA $end
$var wire 1 /< inputB $end
$var wire 1 0< final_not $end

$scope module S_not $end
$var wire 1 +< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,< out $end
$var wire 1 +< in1 $end
$var wire 1 U; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .< out $end
$var wire 1 ,< in1 $end
$var wire 1 ,< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -< out $end
$var wire 1 g+ in1 $end
$var wire 1 Y; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /< out $end
$var wire 1 -< in1 $end
$var wire 1 -< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0< out $end
$var wire 1 .< in1 $end
$var wire 1 /< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a; out $end
$var wire 1 0< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 d; Out $end
$var wire 1 g+ S $end
$var wire 1 T; InpA $end
$var wire 1 X; InpB $end
$var wire 1 1< notS $end
$var wire 1 2< nand1 $end
$var wire 1 3< nand2 $end
$var wire 1 4< inputA $end
$var wire 1 5< inputB $end
$var wire 1 6< final_not $end

$scope module S_not $end
$var wire 1 1< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2< out $end
$var wire 1 1< in1 $end
$var wire 1 T; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4< out $end
$var wire 1 2< in1 $end
$var wire 1 2< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3< out $end
$var wire 1 g+ in1 $end
$var wire 1 X; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5< out $end
$var wire 1 3< in1 $end
$var wire 1 3< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6< out $end
$var wire 1 4< in1 $end
$var wire 1 5< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d; out $end
$var wire 1 6< in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 }- Out $end
$var wire 1 S; S $end
$var wire 1 \; InpA $end
$var wire 1 ]; InpB $end
$var wire 1 7< notS $end
$var wire 1 8< nand1 $end
$var wire 1 9< nand2 $end
$var wire 1 :< inputA $end
$var wire 1 ;< inputB $end
$var wire 1 << final_not $end

$scope module S_not $end
$var wire 1 7< out $end
$var wire 1 S; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8< out $end
$var wire 1 7< in1 $end
$var wire 1 \; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :< out $end
$var wire 1 8< in1 $end
$var wire 1 8< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9< out $end
$var wire 1 S; in1 $end
$var wire 1 ]; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;< out $end
$var wire 1 9< in1 $end
$var wire 1 9< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 << out $end
$var wire 1 :< in1 $end
$var wire 1 ;< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }- out $end
$var wire 1 << in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 |- Out $end
$var wire 1 S; S $end
$var wire 1 ^; InpA $end
$var wire 1 _; InpB $end
$var wire 1 =< notS $end
$var wire 1 >< nand1 $end
$var wire 1 ?< nand2 $end
$var wire 1 @< inputA $end
$var wire 1 A< inputB $end
$var wire 1 B< final_not $end

$scope module S_not $end
$var wire 1 =< out $end
$var wire 1 S; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >< out $end
$var wire 1 =< in1 $end
$var wire 1 ^; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @< out $end
$var wire 1 >< in1 $end
$var wire 1 >< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?< out $end
$var wire 1 S; in1 $end
$var wire 1 _; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A< out $end
$var wire 1 ?< in1 $end
$var wire 1 ?< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B< out $end
$var wire 1 @< in1 $end
$var wire 1 A< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |- out $end
$var wire 1 B< in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 {- Out $end
$var wire 1 S; S $end
$var wire 1 `; InpA $end
$var wire 1 a; InpB $end
$var wire 1 C< notS $end
$var wire 1 D< nand1 $end
$var wire 1 E< nand2 $end
$var wire 1 F< inputA $end
$var wire 1 G< inputB $end
$var wire 1 H< final_not $end

$scope module S_not $end
$var wire 1 C< out $end
$var wire 1 S; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D< out $end
$var wire 1 C< in1 $end
$var wire 1 `; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F< out $end
$var wire 1 D< in1 $end
$var wire 1 D< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E< out $end
$var wire 1 S; in1 $end
$var wire 1 a; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G< out $end
$var wire 1 E< in1 $end
$var wire 1 E< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H< out $end
$var wire 1 F< in1 $end
$var wire 1 G< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {- out $end
$var wire 1 H< in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 z- Out $end
$var wire 1 S; S $end
$var wire 1 b; InpA $end
$var wire 1 d; InpB $end
$var wire 1 I< notS $end
$var wire 1 J< nand1 $end
$var wire 1 K< nand2 $end
$var wire 1 L< inputA $end
$var wire 1 M< inputB $end
$var wire 1 N< final_not $end

$scope module S_not $end
$var wire 1 I< out $end
$var wire 1 S; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J< out $end
$var wire 1 I< in1 $end
$var wire 1 b; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L< out $end
$var wire 1 J< in1 $end
$var wire 1 J< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K< out $end
$var wire 1 S; in1 $end
$var wire 1 d; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M< out $end
$var wire 1 K< in1 $end
$var wire 1 K< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N< out $end
$var wire 1 L< in1 $end
$var wire 1 M< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z- out $end
$var wire 1 N< in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 v- Out [3] $end
$var wire 1 w- Out [2] $end
$var wire 1 x- Out [1] $end
$var wire 1 y- Out [0] $end
$var wire 1 O< S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 {. InpA [3] $end
$var wire 1 |. InpA [2] $end
$var wire 1 }. InpA [1] $end
$var wire 1 ~. InpA [0] $end
$var wire 1 %/ InpB [3] $end
$var wire 1 &/ InpB [2] $end
$var wire 1 '/ InpB [1] $end
$var wire 1 (/ InpB [0] $end
$var wire 1 P< InpC [3] $end
$var wire 1 Q< InpC [2] $end
$var wire 1 R< InpC [1] $end
$var wire 1 S< InpC [0] $end
$var wire 1 T< InpD [3] $end
$var wire 1 U< InpD [2] $end
$var wire 1 V< InpD [1] $end
$var wire 1 W< InpD [0] $end
$var wire 1 X< stage1_1_bit0 $end
$var wire 1 Y< stage1_2_bit0 $end
$var wire 1 Z< stage1_1_bit1 $end
$var wire 1 [< stage1_2_bit1 $end
$var wire 1 \< stage1_1_bit2 $end
$var wire 1 ]< stage1_2_bit2 $end
$var wire 1 ^< stage1_1_bit3 $end
$var wire 1 _< stage1_2_bit4 $end
$var wire 1 `< stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 X< Out $end
$var wire 1 g+ S $end
$var wire 1 ~. InpA $end
$var wire 1 (/ InpB $end
$var wire 1 a< notS $end
$var wire 1 b< nand1 $end
$var wire 1 c< nand2 $end
$var wire 1 d< inputA $end
$var wire 1 e< inputB $end
$var wire 1 f< final_not $end

$scope module S_not $end
$var wire 1 a< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b< out $end
$var wire 1 a< in1 $end
$var wire 1 ~. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d< out $end
$var wire 1 b< in1 $end
$var wire 1 b< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c< out $end
$var wire 1 g+ in1 $end
$var wire 1 (/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e< out $end
$var wire 1 c< in1 $end
$var wire 1 c< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f< out $end
$var wire 1 d< in1 $end
$var wire 1 e< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X< out $end
$var wire 1 f< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Z< Out $end
$var wire 1 g+ S $end
$var wire 1 }. InpA $end
$var wire 1 '/ InpB $end
$var wire 1 g< notS $end
$var wire 1 h< nand1 $end
$var wire 1 i< nand2 $end
$var wire 1 j< inputA $end
$var wire 1 k< inputB $end
$var wire 1 l< final_not $end

$scope module S_not $end
$var wire 1 g< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h< out $end
$var wire 1 g< in1 $end
$var wire 1 }. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j< out $end
$var wire 1 h< in1 $end
$var wire 1 h< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i< out $end
$var wire 1 g+ in1 $end
$var wire 1 '/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k< out $end
$var wire 1 i< in1 $end
$var wire 1 i< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l< out $end
$var wire 1 j< in1 $end
$var wire 1 k< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z< out $end
$var wire 1 l< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 \< Out $end
$var wire 1 g+ S $end
$var wire 1 |. InpA $end
$var wire 1 &/ InpB $end
$var wire 1 m< notS $end
$var wire 1 n< nand1 $end
$var wire 1 o< nand2 $end
$var wire 1 p< inputA $end
$var wire 1 q< inputB $end
$var wire 1 r< final_not $end

$scope module S_not $end
$var wire 1 m< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n< out $end
$var wire 1 m< in1 $end
$var wire 1 |. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p< out $end
$var wire 1 n< in1 $end
$var wire 1 n< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o< out $end
$var wire 1 g+ in1 $end
$var wire 1 &/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q< out $end
$var wire 1 o< in1 $end
$var wire 1 o< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r< out $end
$var wire 1 p< in1 $end
$var wire 1 q< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \< out $end
$var wire 1 r< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ^< Out $end
$var wire 1 g+ S $end
$var wire 1 {. InpA $end
$var wire 1 %/ InpB $end
$var wire 1 s< notS $end
$var wire 1 t< nand1 $end
$var wire 1 u< nand2 $end
$var wire 1 v< inputA $end
$var wire 1 w< inputB $end
$var wire 1 x< final_not $end

$scope module S_not $end
$var wire 1 s< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t< out $end
$var wire 1 s< in1 $end
$var wire 1 {. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v< out $end
$var wire 1 t< in1 $end
$var wire 1 t< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u< out $end
$var wire 1 g+ in1 $end
$var wire 1 %/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w< out $end
$var wire 1 u< in1 $end
$var wire 1 u< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x< out $end
$var wire 1 v< in1 $end
$var wire 1 w< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^< out $end
$var wire 1 x< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Y< Out $end
$var wire 1 g+ S $end
$var wire 1 S< InpA $end
$var wire 1 W< InpB $end
$var wire 1 y< notS $end
$var wire 1 z< nand1 $end
$var wire 1 {< nand2 $end
$var wire 1 |< inputA $end
$var wire 1 }< inputB $end
$var wire 1 ~< final_not $end

$scope module S_not $end
$var wire 1 y< out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z< out $end
$var wire 1 y< in1 $end
$var wire 1 S< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |< out $end
$var wire 1 z< in1 $end
$var wire 1 z< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {< out $end
$var wire 1 g+ in1 $end
$var wire 1 W< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }< out $end
$var wire 1 {< in1 $end
$var wire 1 {< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~< out $end
$var wire 1 |< in1 $end
$var wire 1 }< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y< out $end
$var wire 1 ~< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 [< Out $end
$var wire 1 g+ S $end
$var wire 1 R< InpA $end
$var wire 1 V< InpB $end
$var wire 1 != notS $end
$var wire 1 "= nand1 $end
$var wire 1 #= nand2 $end
$var wire 1 $= inputA $end
$var wire 1 %= inputB $end
$var wire 1 &= final_not $end

$scope module S_not $end
$var wire 1 != out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "= out $end
$var wire 1 != in1 $end
$var wire 1 R< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $= out $end
$var wire 1 "= in1 $end
$var wire 1 "= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #= out $end
$var wire 1 g+ in1 $end
$var wire 1 V< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %= out $end
$var wire 1 #= in1 $end
$var wire 1 #= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &= out $end
$var wire 1 $= in1 $end
$var wire 1 %= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [< out $end
$var wire 1 &= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ]< Out $end
$var wire 1 g+ S $end
$var wire 1 Q< InpA $end
$var wire 1 U< InpB $end
$var wire 1 '= notS $end
$var wire 1 (= nand1 $end
$var wire 1 )= nand2 $end
$var wire 1 *= inputA $end
$var wire 1 += inputB $end
$var wire 1 ,= final_not $end

$scope module S_not $end
$var wire 1 '= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (= out $end
$var wire 1 '= in1 $end
$var wire 1 Q< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *= out $end
$var wire 1 (= in1 $end
$var wire 1 (= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )= out $end
$var wire 1 g+ in1 $end
$var wire 1 U< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 += out $end
$var wire 1 )= in1 $end
$var wire 1 )= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,= out $end
$var wire 1 *= in1 $end
$var wire 1 += in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]< out $end
$var wire 1 ,= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 `< Out $end
$var wire 1 g+ S $end
$var wire 1 P< InpA $end
$var wire 1 T< InpB $end
$var wire 1 -= notS $end
$var wire 1 .= nand1 $end
$var wire 1 /= nand2 $end
$var wire 1 0= inputA $end
$var wire 1 1= inputB $end
$var wire 1 2= final_not $end

$scope module S_not $end
$var wire 1 -= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .= out $end
$var wire 1 -= in1 $end
$var wire 1 P< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0= out $end
$var wire 1 .= in1 $end
$var wire 1 .= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /= out $end
$var wire 1 g+ in1 $end
$var wire 1 T< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1= out $end
$var wire 1 /= in1 $end
$var wire 1 /= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2= out $end
$var wire 1 0= in1 $end
$var wire 1 1= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `< out $end
$var wire 1 2= in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 y- Out $end
$var wire 1 O< S $end
$var wire 1 X< InpA $end
$var wire 1 Y< InpB $end
$var wire 1 3= notS $end
$var wire 1 4= nand1 $end
$var wire 1 5= nand2 $end
$var wire 1 6= inputA $end
$var wire 1 7= inputB $end
$var wire 1 8= final_not $end

$scope module S_not $end
$var wire 1 3= out $end
$var wire 1 O< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4= out $end
$var wire 1 3= in1 $end
$var wire 1 X< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6= out $end
$var wire 1 4= in1 $end
$var wire 1 4= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5= out $end
$var wire 1 O< in1 $end
$var wire 1 Y< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7= out $end
$var wire 1 5= in1 $end
$var wire 1 5= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8= out $end
$var wire 1 6= in1 $end
$var wire 1 7= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y- out $end
$var wire 1 8= in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 x- Out $end
$var wire 1 O< S $end
$var wire 1 Z< InpA $end
$var wire 1 [< InpB $end
$var wire 1 9= notS $end
$var wire 1 := nand1 $end
$var wire 1 ;= nand2 $end
$var wire 1 <= inputA $end
$var wire 1 == inputB $end
$var wire 1 >= final_not $end

$scope module S_not $end
$var wire 1 9= out $end
$var wire 1 O< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 := out $end
$var wire 1 9= in1 $end
$var wire 1 Z< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <= out $end
$var wire 1 := in1 $end
$var wire 1 := in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;= out $end
$var wire 1 O< in1 $end
$var wire 1 [< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 == out $end
$var wire 1 ;= in1 $end
$var wire 1 ;= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >= out $end
$var wire 1 <= in1 $end
$var wire 1 == in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x- out $end
$var wire 1 >= in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 w- Out $end
$var wire 1 O< S $end
$var wire 1 \< InpA $end
$var wire 1 ]< InpB $end
$var wire 1 ?= notS $end
$var wire 1 @= nand1 $end
$var wire 1 A= nand2 $end
$var wire 1 B= inputA $end
$var wire 1 C= inputB $end
$var wire 1 D= final_not $end

$scope module S_not $end
$var wire 1 ?= out $end
$var wire 1 O< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @= out $end
$var wire 1 ?= in1 $end
$var wire 1 \< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B= out $end
$var wire 1 @= in1 $end
$var wire 1 @= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A= out $end
$var wire 1 O< in1 $end
$var wire 1 ]< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C= out $end
$var wire 1 A= in1 $end
$var wire 1 A= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D= out $end
$var wire 1 B= in1 $end
$var wire 1 C= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w- out $end
$var wire 1 D= in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 v- Out $end
$var wire 1 O< S $end
$var wire 1 ^< InpA $end
$var wire 1 `< InpB $end
$var wire 1 E= notS $end
$var wire 1 F= nand1 $end
$var wire 1 G= nand2 $end
$var wire 1 H= inputA $end
$var wire 1 I= inputB $end
$var wire 1 J= final_not $end

$scope module S_not $end
$var wire 1 E= out $end
$var wire 1 O< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F= out $end
$var wire 1 E= in1 $end
$var wire 1 ^< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H= out $end
$var wire 1 F= in1 $end
$var wire 1 F= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G= out $end
$var wire 1 O< in1 $end
$var wire 1 `< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I= out $end
$var wire 1 G= in1 $end
$var wire 1 G= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J= out $end
$var wire 1 H= in1 $end
$var wire 1 I= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v- out $end
$var wire 1 J= in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 r- Out [3] $end
$var wire 1 s- Out [2] $end
$var wire 1 t- Out [1] $end
$var wire 1 u- Out [0] $end
$var wire 1 K= S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 w. InpA [3] $end
$var wire 1 x. InpA [2] $end
$var wire 1 y. InpA [1] $end
$var wire 1 z. InpA [0] $end
$var wire 1 !/ InpB [3] $end
$var wire 1 "/ InpB [2] $end
$var wire 1 #/ InpB [1] $end
$var wire 1 $/ InpB [0] $end
$var wire 1 L= InpC [3] $end
$var wire 1 M= InpC [2] $end
$var wire 1 N= InpC [1] $end
$var wire 1 O= InpC [0] $end
$var wire 1 P= InpD [3] $end
$var wire 1 Q= InpD [2] $end
$var wire 1 R= InpD [1] $end
$var wire 1 S= InpD [0] $end
$var wire 1 T= stage1_1_bit0 $end
$var wire 1 U= stage1_2_bit0 $end
$var wire 1 V= stage1_1_bit1 $end
$var wire 1 W= stage1_2_bit1 $end
$var wire 1 X= stage1_1_bit2 $end
$var wire 1 Y= stage1_2_bit2 $end
$var wire 1 Z= stage1_1_bit3 $end
$var wire 1 [= stage1_2_bit4 $end
$var wire 1 \= stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 T= Out $end
$var wire 1 g+ S $end
$var wire 1 z. InpA $end
$var wire 1 $/ InpB $end
$var wire 1 ]= notS $end
$var wire 1 ^= nand1 $end
$var wire 1 _= nand2 $end
$var wire 1 `= inputA $end
$var wire 1 a= inputB $end
$var wire 1 b= final_not $end

$scope module S_not $end
$var wire 1 ]= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^= out $end
$var wire 1 ]= in1 $end
$var wire 1 z. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `= out $end
$var wire 1 ^= in1 $end
$var wire 1 ^= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _= out $end
$var wire 1 g+ in1 $end
$var wire 1 $/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a= out $end
$var wire 1 _= in1 $end
$var wire 1 _= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b= out $end
$var wire 1 `= in1 $end
$var wire 1 a= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T= out $end
$var wire 1 b= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 V= Out $end
$var wire 1 g+ S $end
$var wire 1 y. InpA $end
$var wire 1 #/ InpB $end
$var wire 1 c= notS $end
$var wire 1 d= nand1 $end
$var wire 1 e= nand2 $end
$var wire 1 f= inputA $end
$var wire 1 g= inputB $end
$var wire 1 h= final_not $end

$scope module S_not $end
$var wire 1 c= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d= out $end
$var wire 1 c= in1 $end
$var wire 1 y. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f= out $end
$var wire 1 d= in1 $end
$var wire 1 d= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e= out $end
$var wire 1 g+ in1 $end
$var wire 1 #/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g= out $end
$var wire 1 e= in1 $end
$var wire 1 e= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h= out $end
$var wire 1 f= in1 $end
$var wire 1 g= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V= out $end
$var wire 1 h= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 X= Out $end
$var wire 1 g+ S $end
$var wire 1 x. InpA $end
$var wire 1 "/ InpB $end
$var wire 1 i= notS $end
$var wire 1 j= nand1 $end
$var wire 1 k= nand2 $end
$var wire 1 l= inputA $end
$var wire 1 m= inputB $end
$var wire 1 n= final_not $end

$scope module S_not $end
$var wire 1 i= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j= out $end
$var wire 1 i= in1 $end
$var wire 1 x. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l= out $end
$var wire 1 j= in1 $end
$var wire 1 j= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k= out $end
$var wire 1 g+ in1 $end
$var wire 1 "/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m= out $end
$var wire 1 k= in1 $end
$var wire 1 k= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n= out $end
$var wire 1 l= in1 $end
$var wire 1 m= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X= out $end
$var wire 1 n= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Z= Out $end
$var wire 1 g+ S $end
$var wire 1 w. InpA $end
$var wire 1 !/ InpB $end
$var wire 1 o= notS $end
$var wire 1 p= nand1 $end
$var wire 1 q= nand2 $end
$var wire 1 r= inputA $end
$var wire 1 s= inputB $end
$var wire 1 t= final_not $end

$scope module S_not $end
$var wire 1 o= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p= out $end
$var wire 1 o= in1 $end
$var wire 1 w. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r= out $end
$var wire 1 p= in1 $end
$var wire 1 p= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q= out $end
$var wire 1 g+ in1 $end
$var wire 1 !/ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s= out $end
$var wire 1 q= in1 $end
$var wire 1 q= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t= out $end
$var wire 1 r= in1 $end
$var wire 1 s= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z= out $end
$var wire 1 t= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 U= Out $end
$var wire 1 g+ S $end
$var wire 1 O= InpA $end
$var wire 1 S= InpB $end
$var wire 1 u= notS $end
$var wire 1 v= nand1 $end
$var wire 1 w= nand2 $end
$var wire 1 x= inputA $end
$var wire 1 y= inputB $end
$var wire 1 z= final_not $end

$scope module S_not $end
$var wire 1 u= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v= out $end
$var wire 1 u= in1 $end
$var wire 1 O= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x= out $end
$var wire 1 v= in1 $end
$var wire 1 v= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w= out $end
$var wire 1 g+ in1 $end
$var wire 1 S= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y= out $end
$var wire 1 w= in1 $end
$var wire 1 w= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z= out $end
$var wire 1 x= in1 $end
$var wire 1 y= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U= out $end
$var wire 1 z= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 W= Out $end
$var wire 1 g+ S $end
$var wire 1 N= InpA $end
$var wire 1 R= InpB $end
$var wire 1 {= notS $end
$var wire 1 |= nand1 $end
$var wire 1 }= nand2 $end
$var wire 1 ~= inputA $end
$var wire 1 !> inputB $end
$var wire 1 "> final_not $end

$scope module S_not $end
$var wire 1 {= out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |= out $end
$var wire 1 {= in1 $end
$var wire 1 N= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~= out $end
$var wire 1 |= in1 $end
$var wire 1 |= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }= out $end
$var wire 1 g+ in1 $end
$var wire 1 R= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !> out $end
$var wire 1 }= in1 $end
$var wire 1 }= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "> out $end
$var wire 1 ~= in1 $end
$var wire 1 !> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W= out $end
$var wire 1 "> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Y= Out $end
$var wire 1 g+ S $end
$var wire 1 M= InpA $end
$var wire 1 Q= InpB $end
$var wire 1 #> notS $end
$var wire 1 $> nand1 $end
$var wire 1 %> nand2 $end
$var wire 1 &> inputA $end
$var wire 1 '> inputB $end
$var wire 1 (> final_not $end

$scope module S_not $end
$var wire 1 #> out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $> out $end
$var wire 1 #> in1 $end
$var wire 1 M= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &> out $end
$var wire 1 $> in1 $end
$var wire 1 $> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %> out $end
$var wire 1 g+ in1 $end
$var wire 1 Q= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '> out $end
$var wire 1 %> in1 $end
$var wire 1 %> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (> out $end
$var wire 1 &> in1 $end
$var wire 1 '> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y= out $end
$var wire 1 (> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 \= Out $end
$var wire 1 g+ S $end
$var wire 1 L= InpA $end
$var wire 1 P= InpB $end
$var wire 1 )> notS $end
$var wire 1 *> nand1 $end
$var wire 1 +> nand2 $end
$var wire 1 ,> inputA $end
$var wire 1 -> inputB $end
$var wire 1 .> final_not $end

$scope module S_not $end
$var wire 1 )> out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *> out $end
$var wire 1 )> in1 $end
$var wire 1 L= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,> out $end
$var wire 1 *> in1 $end
$var wire 1 *> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +> out $end
$var wire 1 g+ in1 $end
$var wire 1 P= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -> out $end
$var wire 1 +> in1 $end
$var wire 1 +> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .> out $end
$var wire 1 ,> in1 $end
$var wire 1 -> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \= out $end
$var wire 1 .> in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 u- Out $end
$var wire 1 K= S $end
$var wire 1 T= InpA $end
$var wire 1 U= InpB $end
$var wire 1 /> notS $end
$var wire 1 0> nand1 $end
$var wire 1 1> nand2 $end
$var wire 1 2> inputA $end
$var wire 1 3> inputB $end
$var wire 1 4> final_not $end

$scope module S_not $end
$var wire 1 /> out $end
$var wire 1 K= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0> out $end
$var wire 1 /> in1 $end
$var wire 1 T= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2> out $end
$var wire 1 0> in1 $end
$var wire 1 0> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1> out $end
$var wire 1 K= in1 $end
$var wire 1 U= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3> out $end
$var wire 1 1> in1 $end
$var wire 1 1> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4> out $end
$var wire 1 2> in1 $end
$var wire 1 3> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u- out $end
$var wire 1 4> in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 t- Out $end
$var wire 1 K= S $end
$var wire 1 V= InpA $end
$var wire 1 W= InpB $end
$var wire 1 5> notS $end
$var wire 1 6> nand1 $end
$var wire 1 7> nand2 $end
$var wire 1 8> inputA $end
$var wire 1 9> inputB $end
$var wire 1 :> final_not $end

$scope module S_not $end
$var wire 1 5> out $end
$var wire 1 K= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6> out $end
$var wire 1 5> in1 $end
$var wire 1 V= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8> out $end
$var wire 1 6> in1 $end
$var wire 1 6> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7> out $end
$var wire 1 K= in1 $end
$var wire 1 W= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9> out $end
$var wire 1 7> in1 $end
$var wire 1 7> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :> out $end
$var wire 1 8> in1 $end
$var wire 1 9> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t- out $end
$var wire 1 :> in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 s- Out $end
$var wire 1 K= S $end
$var wire 1 X= InpA $end
$var wire 1 Y= InpB $end
$var wire 1 ;> notS $end
$var wire 1 <> nand1 $end
$var wire 1 => nand2 $end
$var wire 1 >> inputA $end
$var wire 1 ?> inputB $end
$var wire 1 @> final_not $end

$scope module S_not $end
$var wire 1 ;> out $end
$var wire 1 K= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <> out $end
$var wire 1 ;> in1 $end
$var wire 1 X= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >> out $end
$var wire 1 <> in1 $end
$var wire 1 <> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 => out $end
$var wire 1 K= in1 $end
$var wire 1 Y= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?> out $end
$var wire 1 => in1 $end
$var wire 1 => in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @> out $end
$var wire 1 >> in1 $end
$var wire 1 ?> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s- out $end
$var wire 1 @> in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 r- Out $end
$var wire 1 K= S $end
$var wire 1 Z= InpA $end
$var wire 1 \= InpB $end
$var wire 1 A> notS $end
$var wire 1 B> nand1 $end
$var wire 1 C> nand2 $end
$var wire 1 D> inputA $end
$var wire 1 E> inputB $end
$var wire 1 F> final_not $end

$scope module S_not $end
$var wire 1 A> out $end
$var wire 1 K= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B> out $end
$var wire 1 A> in1 $end
$var wire 1 Z= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D> out $end
$var wire 1 B> in1 $end
$var wire 1 B> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C> out $end
$var wire 1 K= in1 $end
$var wire 1 \= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E> out $end
$var wire 1 C> in1 $end
$var wire 1 C> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F> out $end
$var wire 1 D> in1 $end
$var wire 1 E> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r- out $end
$var wire 1 F> in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_1 $end
$var parameter 32 G> OPERAND_WIDTH $end
$var parameter 32 H> SHAMT_WIDTH $end
$var parameter 32 I> NUM_OPERATIONS $end
$var wire 1 K+ in [15] $end
$var wire 1 L+ in [14] $end
$var wire 1 M+ in [13] $end
$var wire 1 N+ in [12] $end
$var wire 1 O+ in [11] $end
$var wire 1 P+ in [10] $end
$var wire 1 Q+ in [9] $end
$var wire 1 R+ in [8] $end
$var wire 1 S+ in [7] $end
$var wire 1 T+ in [6] $end
$var wire 1 U+ in [5] $end
$var wire 1 V+ in [4] $end
$var wire 1 W+ in [3] $end
$var wire 1 X+ in [2] $end
$var wire 1 Y+ in [1] $end
$var wire 1 Z+ in [0] $end
$var wire 1 g+ shamt [3] $end
$var wire 1 h+ shamt [2] $end
$var wire 1 i+ shamt [1] $end
$var wire 1 j+ shamt [0] $end
$var wire 1 $. out [15] $end
$var wire 1 %. out [14] $end
$var wire 1 &. out [13] $end
$var wire 1 '. out [12] $end
$var wire 1 (. out [11] $end
$var wire 1 ). out [10] $end
$var wire 1 *. out [9] $end
$var wire 1 +. out [8] $end
$var wire 1 ,. out [7] $end
$var wire 1 -. out [6] $end
$var wire 1 .. out [5] $end
$var wire 1 /. out [4] $end
$var wire 1 0. out [3] $end
$var wire 1 1. out [2] $end
$var wire 1 2. out [1] $end
$var wire 1 3. out [0] $end
$var wire 1 J> shift1 [15] $end
$var wire 1 K> shift1 [14] $end
$var wire 1 L> shift1 [13] $end
$var wire 1 M> shift1 [12] $end
$var wire 1 N> shift1 [11] $end
$var wire 1 O> shift1 [10] $end
$var wire 1 P> shift1 [9] $end
$var wire 1 Q> shift1 [8] $end
$var wire 1 R> shift1 [7] $end
$var wire 1 S> shift1 [6] $end
$var wire 1 T> shift1 [5] $end
$var wire 1 U> shift1 [4] $end
$var wire 1 V> shift1 [3] $end
$var wire 1 W> shift1 [2] $end
$var wire 1 X> shift1 [1] $end
$var wire 1 Y> shift1 [0] $end
$var wire 1 Z> shift2 [15] $end
$var wire 1 [> shift2 [14] $end
$var wire 1 \> shift2 [13] $end
$var wire 1 ]> shift2 [12] $end
$var wire 1 ^> shift2 [11] $end
$var wire 1 _> shift2 [10] $end
$var wire 1 `> shift2 [9] $end
$var wire 1 a> shift2 [8] $end
$var wire 1 b> shift2 [7] $end
$var wire 1 c> shift2 [6] $end
$var wire 1 d> shift2 [5] $end
$var wire 1 e> shift2 [4] $end
$var wire 1 f> shift2 [3] $end
$var wire 1 g> shift2 [2] $end
$var wire 1 h> shift2 [1] $end
$var wire 1 i> shift2 [0] $end
$var wire 1 j> shift4 [15] $end
$var wire 1 k> shift4 [14] $end
$var wire 1 l> shift4 [13] $end
$var wire 1 m> shift4 [12] $end
$var wire 1 n> shift4 [11] $end
$var wire 1 o> shift4 [10] $end
$var wire 1 p> shift4 [9] $end
$var wire 1 q> shift4 [8] $end
$var wire 1 r> shift4 [7] $end
$var wire 1 s> shift4 [6] $end
$var wire 1 t> shift4 [5] $end
$var wire 1 u> shift4 [4] $end
$var wire 1 v> shift4 [3] $end
$var wire 1 w> shift4 [2] $end
$var wire 1 x> shift4 [1] $end
$var wire 1 y> shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 V> Out [3] $end
$var wire 1 W> Out [2] $end
$var wire 1 X> Out [1] $end
$var wire 1 Y> Out [0] $end
$var wire 1 z> S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 W+ InpA [3] $end
$var wire 1 X+ InpA [2] $end
$var wire 1 Y+ InpA [1] $end
$var wire 1 Z+ InpA [0] $end
$var wire 1 X+ InpB [3] $end
$var wire 1 Y+ InpB [2] $end
$var wire 1 Z+ InpB [1] $end
$var wire 1 {> InpB [0] $end
$var wire 1 |> InpC [3] $end
$var wire 1 }> InpC [2] $end
$var wire 1 ~> InpC [1] $end
$var wire 1 !? InpC [0] $end
$var wire 1 "? InpD [3] $end
$var wire 1 #? InpD [2] $end
$var wire 1 $? InpD [1] $end
$var wire 1 %? InpD [0] $end
$var wire 1 &? stage1_1_bit0 $end
$var wire 1 '? stage1_2_bit0 $end
$var wire 1 (? stage1_1_bit1 $end
$var wire 1 )? stage1_2_bit1 $end
$var wire 1 *? stage1_1_bit2 $end
$var wire 1 +? stage1_2_bit2 $end
$var wire 1 ,? stage1_1_bit3 $end
$var wire 1 -? stage1_2_bit4 $end
$var wire 1 .? stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 &? Out $end
$var wire 1 j+ S $end
$var wire 1 Z+ InpA $end
$var wire 1 {> InpB $end
$var wire 1 /? notS $end
$var wire 1 0? nand1 $end
$var wire 1 1? nand2 $end
$var wire 1 2? inputA $end
$var wire 1 3? inputB $end
$var wire 1 4? final_not $end

$scope module S_not $end
$var wire 1 /? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0? out $end
$var wire 1 /? in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2? out $end
$var wire 1 0? in1 $end
$var wire 1 0? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1? out $end
$var wire 1 j+ in1 $end
$var wire 1 {> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3? out $end
$var wire 1 1? in1 $end
$var wire 1 1? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4? out $end
$var wire 1 2? in1 $end
$var wire 1 3? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &? out $end
$var wire 1 4? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 (? Out $end
$var wire 1 j+ S $end
$var wire 1 Y+ InpA $end
$var wire 1 Z+ InpB $end
$var wire 1 5? notS $end
$var wire 1 6? nand1 $end
$var wire 1 7? nand2 $end
$var wire 1 8? inputA $end
$var wire 1 9? inputB $end
$var wire 1 :? final_not $end

$scope module S_not $end
$var wire 1 5? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6? out $end
$var wire 1 5? in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8? out $end
$var wire 1 6? in1 $end
$var wire 1 6? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7? out $end
$var wire 1 j+ in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9? out $end
$var wire 1 7? in1 $end
$var wire 1 7? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :? out $end
$var wire 1 8? in1 $end
$var wire 1 9? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (? out $end
$var wire 1 :? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 *? Out $end
$var wire 1 j+ S $end
$var wire 1 X+ InpA $end
$var wire 1 Y+ InpB $end
$var wire 1 ;? notS $end
$var wire 1 <? nand1 $end
$var wire 1 =? nand2 $end
$var wire 1 >? inputA $end
$var wire 1 ?? inputB $end
$var wire 1 @? final_not $end

$scope module S_not $end
$var wire 1 ;? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <? out $end
$var wire 1 ;? in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >? out $end
$var wire 1 <? in1 $end
$var wire 1 <? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =? out $end
$var wire 1 j+ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?? out $end
$var wire 1 =? in1 $end
$var wire 1 =? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @? out $end
$var wire 1 >? in1 $end
$var wire 1 ?? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *? out $end
$var wire 1 @? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ,? Out $end
$var wire 1 j+ S $end
$var wire 1 W+ InpA $end
$var wire 1 X+ InpB $end
$var wire 1 A? notS $end
$var wire 1 B? nand1 $end
$var wire 1 C? nand2 $end
$var wire 1 D? inputA $end
$var wire 1 E? inputB $end
$var wire 1 F? final_not $end

$scope module S_not $end
$var wire 1 A? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B? out $end
$var wire 1 A? in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D? out $end
$var wire 1 B? in1 $end
$var wire 1 B? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C? out $end
$var wire 1 j+ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E? out $end
$var wire 1 C? in1 $end
$var wire 1 C? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F? out $end
$var wire 1 D? in1 $end
$var wire 1 E? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,? out $end
$var wire 1 F? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 '? Out $end
$var wire 1 j+ S $end
$var wire 1 !? InpA $end
$var wire 1 %? InpB $end
$var wire 1 G? notS $end
$var wire 1 H? nand1 $end
$var wire 1 I? nand2 $end
$var wire 1 J? inputA $end
$var wire 1 K? inputB $end
$var wire 1 L? final_not $end

$scope module S_not $end
$var wire 1 G? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H? out $end
$var wire 1 G? in1 $end
$var wire 1 !? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J? out $end
$var wire 1 H? in1 $end
$var wire 1 H? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I? out $end
$var wire 1 j+ in1 $end
$var wire 1 %? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K? out $end
$var wire 1 I? in1 $end
$var wire 1 I? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L? out $end
$var wire 1 J? in1 $end
$var wire 1 K? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '? out $end
$var wire 1 L? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 )? Out $end
$var wire 1 j+ S $end
$var wire 1 ~> InpA $end
$var wire 1 $? InpB $end
$var wire 1 M? notS $end
$var wire 1 N? nand1 $end
$var wire 1 O? nand2 $end
$var wire 1 P? inputA $end
$var wire 1 Q? inputB $end
$var wire 1 R? final_not $end

$scope module S_not $end
$var wire 1 M? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N? out $end
$var wire 1 M? in1 $end
$var wire 1 ~> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P? out $end
$var wire 1 N? in1 $end
$var wire 1 N? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O? out $end
$var wire 1 j+ in1 $end
$var wire 1 $? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q? out $end
$var wire 1 O? in1 $end
$var wire 1 O? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R? out $end
$var wire 1 P? in1 $end
$var wire 1 Q? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )? out $end
$var wire 1 R? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 +? Out $end
$var wire 1 j+ S $end
$var wire 1 }> InpA $end
$var wire 1 #? InpB $end
$var wire 1 S? notS $end
$var wire 1 T? nand1 $end
$var wire 1 U? nand2 $end
$var wire 1 V? inputA $end
$var wire 1 W? inputB $end
$var wire 1 X? final_not $end

$scope module S_not $end
$var wire 1 S? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T? out $end
$var wire 1 S? in1 $end
$var wire 1 }> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V? out $end
$var wire 1 T? in1 $end
$var wire 1 T? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U? out $end
$var wire 1 j+ in1 $end
$var wire 1 #? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W? out $end
$var wire 1 U? in1 $end
$var wire 1 U? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X? out $end
$var wire 1 V? in1 $end
$var wire 1 W? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +? out $end
$var wire 1 X? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 .? Out $end
$var wire 1 j+ S $end
$var wire 1 |> InpA $end
$var wire 1 "? InpB $end
$var wire 1 Y? notS $end
$var wire 1 Z? nand1 $end
$var wire 1 [? nand2 $end
$var wire 1 \? inputA $end
$var wire 1 ]? inputB $end
$var wire 1 ^? final_not $end

$scope module S_not $end
$var wire 1 Y? out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z? out $end
$var wire 1 Y? in1 $end
$var wire 1 |> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \? out $end
$var wire 1 Z? in1 $end
$var wire 1 Z? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [? out $end
$var wire 1 j+ in1 $end
$var wire 1 "? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]? out $end
$var wire 1 [? in1 $end
$var wire 1 [? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^? out $end
$var wire 1 \? in1 $end
$var wire 1 ]? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .? out $end
$var wire 1 ^? in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Y> Out $end
$var wire 1 z> S $end
$var wire 1 &? InpA $end
$var wire 1 '? InpB $end
$var wire 1 _? notS $end
$var wire 1 `? nand1 $end
$var wire 1 a? nand2 $end
$var wire 1 b? inputA $end
$var wire 1 c? inputB $end
$var wire 1 d? final_not $end

$scope module S_not $end
$var wire 1 _? out $end
$var wire 1 z> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `? out $end
$var wire 1 _? in1 $end
$var wire 1 &? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b? out $end
$var wire 1 `? in1 $end
$var wire 1 `? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a? out $end
$var wire 1 z> in1 $end
$var wire 1 '? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c? out $end
$var wire 1 a? in1 $end
$var wire 1 a? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d? out $end
$var wire 1 b? in1 $end
$var wire 1 c? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y> out $end
$var wire 1 d? in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 X> Out $end
$var wire 1 z> S $end
$var wire 1 (? InpA $end
$var wire 1 )? InpB $end
$var wire 1 e? notS $end
$var wire 1 f? nand1 $end
$var wire 1 g? nand2 $end
$var wire 1 h? inputA $end
$var wire 1 i? inputB $end
$var wire 1 j? final_not $end

$scope module S_not $end
$var wire 1 e? out $end
$var wire 1 z> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f? out $end
$var wire 1 e? in1 $end
$var wire 1 (? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h? out $end
$var wire 1 f? in1 $end
$var wire 1 f? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g? out $end
$var wire 1 z> in1 $end
$var wire 1 )? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i? out $end
$var wire 1 g? in1 $end
$var wire 1 g? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j? out $end
$var wire 1 h? in1 $end
$var wire 1 i? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X> out $end
$var wire 1 j? in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 W> Out $end
$var wire 1 z> S $end
$var wire 1 *? InpA $end
$var wire 1 +? InpB $end
$var wire 1 k? notS $end
$var wire 1 l? nand1 $end
$var wire 1 m? nand2 $end
$var wire 1 n? inputA $end
$var wire 1 o? inputB $end
$var wire 1 p? final_not $end

$scope module S_not $end
$var wire 1 k? out $end
$var wire 1 z> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l? out $end
$var wire 1 k? in1 $end
$var wire 1 *? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n? out $end
$var wire 1 l? in1 $end
$var wire 1 l? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m? out $end
$var wire 1 z> in1 $end
$var wire 1 +? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o? out $end
$var wire 1 m? in1 $end
$var wire 1 m? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p? out $end
$var wire 1 n? in1 $end
$var wire 1 o? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W> out $end
$var wire 1 p? in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 V> Out $end
$var wire 1 z> S $end
$var wire 1 ,? InpA $end
$var wire 1 .? InpB $end
$var wire 1 q? notS $end
$var wire 1 r? nand1 $end
$var wire 1 s? nand2 $end
$var wire 1 t? inputA $end
$var wire 1 u? inputB $end
$var wire 1 v? final_not $end

$scope module S_not $end
$var wire 1 q? out $end
$var wire 1 z> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r? out $end
$var wire 1 q? in1 $end
$var wire 1 ,? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t? out $end
$var wire 1 r? in1 $end
$var wire 1 r? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s? out $end
$var wire 1 z> in1 $end
$var wire 1 .? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u? out $end
$var wire 1 s? in1 $end
$var wire 1 s? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v? out $end
$var wire 1 t? in1 $end
$var wire 1 u? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V> out $end
$var wire 1 v? in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 R> Out [3] $end
$var wire 1 S> Out [2] $end
$var wire 1 T> Out [1] $end
$var wire 1 U> Out [0] $end
$var wire 1 w? S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 S+ InpA [3] $end
$var wire 1 T+ InpA [2] $end
$var wire 1 U+ InpA [1] $end
$var wire 1 V+ InpA [0] $end
$var wire 1 T+ InpB [3] $end
$var wire 1 U+ InpB [2] $end
$var wire 1 V+ InpB [1] $end
$var wire 1 W+ InpB [0] $end
$var wire 1 x? InpC [3] $end
$var wire 1 y? InpC [2] $end
$var wire 1 z? InpC [1] $end
$var wire 1 {? InpC [0] $end
$var wire 1 |? InpD [3] $end
$var wire 1 }? InpD [2] $end
$var wire 1 ~? InpD [1] $end
$var wire 1 !@ InpD [0] $end
$var wire 1 "@ stage1_1_bit0 $end
$var wire 1 #@ stage1_2_bit0 $end
$var wire 1 $@ stage1_1_bit1 $end
$var wire 1 %@ stage1_2_bit1 $end
$var wire 1 &@ stage1_1_bit2 $end
$var wire 1 '@ stage1_2_bit2 $end
$var wire 1 (@ stage1_1_bit3 $end
$var wire 1 )@ stage1_2_bit4 $end
$var wire 1 *@ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 "@ Out $end
$var wire 1 j+ S $end
$var wire 1 V+ InpA $end
$var wire 1 W+ InpB $end
$var wire 1 +@ notS $end
$var wire 1 ,@ nand1 $end
$var wire 1 -@ nand2 $end
$var wire 1 .@ inputA $end
$var wire 1 /@ inputB $end
$var wire 1 0@ final_not $end

$scope module S_not $end
$var wire 1 +@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,@ out $end
$var wire 1 +@ in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .@ out $end
$var wire 1 ,@ in1 $end
$var wire 1 ,@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -@ out $end
$var wire 1 j+ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /@ out $end
$var wire 1 -@ in1 $end
$var wire 1 -@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0@ out $end
$var wire 1 .@ in1 $end
$var wire 1 /@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "@ out $end
$var wire 1 0@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 $@ Out $end
$var wire 1 j+ S $end
$var wire 1 U+ InpA $end
$var wire 1 V+ InpB $end
$var wire 1 1@ notS $end
$var wire 1 2@ nand1 $end
$var wire 1 3@ nand2 $end
$var wire 1 4@ inputA $end
$var wire 1 5@ inputB $end
$var wire 1 6@ final_not $end

$scope module S_not $end
$var wire 1 1@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2@ out $end
$var wire 1 1@ in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4@ out $end
$var wire 1 2@ in1 $end
$var wire 1 2@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3@ out $end
$var wire 1 j+ in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5@ out $end
$var wire 1 3@ in1 $end
$var wire 1 3@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6@ out $end
$var wire 1 4@ in1 $end
$var wire 1 5@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $@ out $end
$var wire 1 6@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 &@ Out $end
$var wire 1 j+ S $end
$var wire 1 T+ InpA $end
$var wire 1 U+ InpB $end
$var wire 1 7@ notS $end
$var wire 1 8@ nand1 $end
$var wire 1 9@ nand2 $end
$var wire 1 :@ inputA $end
$var wire 1 ;@ inputB $end
$var wire 1 <@ final_not $end

$scope module S_not $end
$var wire 1 7@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8@ out $end
$var wire 1 7@ in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :@ out $end
$var wire 1 8@ in1 $end
$var wire 1 8@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9@ out $end
$var wire 1 j+ in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;@ out $end
$var wire 1 9@ in1 $end
$var wire 1 9@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <@ out $end
$var wire 1 :@ in1 $end
$var wire 1 ;@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &@ out $end
$var wire 1 <@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 (@ Out $end
$var wire 1 j+ S $end
$var wire 1 S+ InpA $end
$var wire 1 T+ InpB $end
$var wire 1 =@ notS $end
$var wire 1 >@ nand1 $end
$var wire 1 ?@ nand2 $end
$var wire 1 @@ inputA $end
$var wire 1 A@ inputB $end
$var wire 1 B@ final_not $end

$scope module S_not $end
$var wire 1 =@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >@ out $end
$var wire 1 =@ in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @@ out $end
$var wire 1 >@ in1 $end
$var wire 1 >@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?@ out $end
$var wire 1 j+ in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A@ out $end
$var wire 1 ?@ in1 $end
$var wire 1 ?@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B@ out $end
$var wire 1 @@ in1 $end
$var wire 1 A@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (@ out $end
$var wire 1 B@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 #@ Out $end
$var wire 1 j+ S $end
$var wire 1 {? InpA $end
$var wire 1 !@ InpB $end
$var wire 1 C@ notS $end
$var wire 1 D@ nand1 $end
$var wire 1 E@ nand2 $end
$var wire 1 F@ inputA $end
$var wire 1 G@ inputB $end
$var wire 1 H@ final_not $end

$scope module S_not $end
$var wire 1 C@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D@ out $end
$var wire 1 C@ in1 $end
$var wire 1 {? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F@ out $end
$var wire 1 D@ in1 $end
$var wire 1 D@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E@ out $end
$var wire 1 j+ in1 $end
$var wire 1 !@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G@ out $end
$var wire 1 E@ in1 $end
$var wire 1 E@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H@ out $end
$var wire 1 F@ in1 $end
$var wire 1 G@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #@ out $end
$var wire 1 H@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 %@ Out $end
$var wire 1 j+ S $end
$var wire 1 z? InpA $end
$var wire 1 ~? InpB $end
$var wire 1 I@ notS $end
$var wire 1 J@ nand1 $end
$var wire 1 K@ nand2 $end
$var wire 1 L@ inputA $end
$var wire 1 M@ inputB $end
$var wire 1 N@ final_not $end

$scope module S_not $end
$var wire 1 I@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J@ out $end
$var wire 1 I@ in1 $end
$var wire 1 z? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L@ out $end
$var wire 1 J@ in1 $end
$var wire 1 J@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K@ out $end
$var wire 1 j+ in1 $end
$var wire 1 ~? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M@ out $end
$var wire 1 K@ in1 $end
$var wire 1 K@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N@ out $end
$var wire 1 L@ in1 $end
$var wire 1 M@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %@ out $end
$var wire 1 N@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 '@ Out $end
$var wire 1 j+ S $end
$var wire 1 y? InpA $end
$var wire 1 }? InpB $end
$var wire 1 O@ notS $end
$var wire 1 P@ nand1 $end
$var wire 1 Q@ nand2 $end
$var wire 1 R@ inputA $end
$var wire 1 S@ inputB $end
$var wire 1 T@ final_not $end

$scope module S_not $end
$var wire 1 O@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P@ out $end
$var wire 1 O@ in1 $end
$var wire 1 y? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R@ out $end
$var wire 1 P@ in1 $end
$var wire 1 P@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q@ out $end
$var wire 1 j+ in1 $end
$var wire 1 }? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S@ out $end
$var wire 1 Q@ in1 $end
$var wire 1 Q@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T@ out $end
$var wire 1 R@ in1 $end
$var wire 1 S@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '@ out $end
$var wire 1 T@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 *@ Out $end
$var wire 1 j+ S $end
$var wire 1 x? InpA $end
$var wire 1 |? InpB $end
$var wire 1 U@ notS $end
$var wire 1 V@ nand1 $end
$var wire 1 W@ nand2 $end
$var wire 1 X@ inputA $end
$var wire 1 Y@ inputB $end
$var wire 1 Z@ final_not $end

$scope module S_not $end
$var wire 1 U@ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V@ out $end
$var wire 1 U@ in1 $end
$var wire 1 x? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X@ out $end
$var wire 1 V@ in1 $end
$var wire 1 V@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W@ out $end
$var wire 1 j+ in1 $end
$var wire 1 |? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y@ out $end
$var wire 1 W@ in1 $end
$var wire 1 W@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z@ out $end
$var wire 1 X@ in1 $end
$var wire 1 Y@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *@ out $end
$var wire 1 Z@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 U> Out $end
$var wire 1 w? S $end
$var wire 1 "@ InpA $end
$var wire 1 #@ InpB $end
$var wire 1 [@ notS $end
$var wire 1 \@ nand1 $end
$var wire 1 ]@ nand2 $end
$var wire 1 ^@ inputA $end
$var wire 1 _@ inputB $end
$var wire 1 `@ final_not $end

$scope module S_not $end
$var wire 1 [@ out $end
$var wire 1 w? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \@ out $end
$var wire 1 [@ in1 $end
$var wire 1 "@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^@ out $end
$var wire 1 \@ in1 $end
$var wire 1 \@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]@ out $end
$var wire 1 w? in1 $end
$var wire 1 #@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _@ out $end
$var wire 1 ]@ in1 $end
$var wire 1 ]@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `@ out $end
$var wire 1 ^@ in1 $end
$var wire 1 _@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U> out $end
$var wire 1 `@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 T> Out $end
$var wire 1 w? S $end
$var wire 1 $@ InpA $end
$var wire 1 %@ InpB $end
$var wire 1 a@ notS $end
$var wire 1 b@ nand1 $end
$var wire 1 c@ nand2 $end
$var wire 1 d@ inputA $end
$var wire 1 e@ inputB $end
$var wire 1 f@ final_not $end

$scope module S_not $end
$var wire 1 a@ out $end
$var wire 1 w? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b@ out $end
$var wire 1 a@ in1 $end
$var wire 1 $@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d@ out $end
$var wire 1 b@ in1 $end
$var wire 1 b@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c@ out $end
$var wire 1 w? in1 $end
$var wire 1 %@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e@ out $end
$var wire 1 c@ in1 $end
$var wire 1 c@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f@ out $end
$var wire 1 d@ in1 $end
$var wire 1 e@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T> out $end
$var wire 1 f@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 S> Out $end
$var wire 1 w? S $end
$var wire 1 &@ InpA $end
$var wire 1 '@ InpB $end
$var wire 1 g@ notS $end
$var wire 1 h@ nand1 $end
$var wire 1 i@ nand2 $end
$var wire 1 j@ inputA $end
$var wire 1 k@ inputB $end
$var wire 1 l@ final_not $end

$scope module S_not $end
$var wire 1 g@ out $end
$var wire 1 w? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h@ out $end
$var wire 1 g@ in1 $end
$var wire 1 &@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j@ out $end
$var wire 1 h@ in1 $end
$var wire 1 h@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i@ out $end
$var wire 1 w? in1 $end
$var wire 1 '@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k@ out $end
$var wire 1 i@ in1 $end
$var wire 1 i@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l@ out $end
$var wire 1 j@ in1 $end
$var wire 1 k@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S> out $end
$var wire 1 l@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 R> Out $end
$var wire 1 w? S $end
$var wire 1 (@ InpA $end
$var wire 1 *@ InpB $end
$var wire 1 m@ notS $end
$var wire 1 n@ nand1 $end
$var wire 1 o@ nand2 $end
$var wire 1 p@ inputA $end
$var wire 1 q@ inputB $end
$var wire 1 r@ final_not $end

$scope module S_not $end
$var wire 1 m@ out $end
$var wire 1 w? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n@ out $end
$var wire 1 m@ in1 $end
$var wire 1 (@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p@ out $end
$var wire 1 n@ in1 $end
$var wire 1 n@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o@ out $end
$var wire 1 w? in1 $end
$var wire 1 *@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q@ out $end
$var wire 1 o@ in1 $end
$var wire 1 o@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r@ out $end
$var wire 1 p@ in1 $end
$var wire 1 q@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R> out $end
$var wire 1 r@ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 N> Out [3] $end
$var wire 1 O> Out [2] $end
$var wire 1 P> Out [1] $end
$var wire 1 Q> Out [0] $end
$var wire 1 s@ S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 O+ InpA [3] $end
$var wire 1 P+ InpA [2] $end
$var wire 1 Q+ InpA [1] $end
$var wire 1 R+ InpA [0] $end
$var wire 1 P+ InpB [3] $end
$var wire 1 Q+ InpB [2] $end
$var wire 1 R+ InpB [1] $end
$var wire 1 S+ InpB [0] $end
$var wire 1 t@ InpC [3] $end
$var wire 1 u@ InpC [2] $end
$var wire 1 v@ InpC [1] $end
$var wire 1 w@ InpC [0] $end
$var wire 1 x@ InpD [3] $end
$var wire 1 y@ InpD [2] $end
$var wire 1 z@ InpD [1] $end
$var wire 1 {@ InpD [0] $end
$var wire 1 |@ stage1_1_bit0 $end
$var wire 1 }@ stage1_2_bit0 $end
$var wire 1 ~@ stage1_1_bit1 $end
$var wire 1 !A stage1_2_bit1 $end
$var wire 1 "A stage1_1_bit2 $end
$var wire 1 #A stage1_2_bit2 $end
$var wire 1 $A stage1_1_bit3 $end
$var wire 1 %A stage1_2_bit4 $end
$var wire 1 &A stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 |@ Out $end
$var wire 1 j+ S $end
$var wire 1 R+ InpA $end
$var wire 1 S+ InpB $end
$var wire 1 'A notS $end
$var wire 1 (A nand1 $end
$var wire 1 )A nand2 $end
$var wire 1 *A inputA $end
$var wire 1 +A inputB $end
$var wire 1 ,A final_not $end

$scope module S_not $end
$var wire 1 'A out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (A out $end
$var wire 1 'A in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *A out $end
$var wire 1 (A in1 $end
$var wire 1 (A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )A out $end
$var wire 1 j+ in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +A out $end
$var wire 1 )A in1 $end
$var wire 1 )A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,A out $end
$var wire 1 *A in1 $end
$var wire 1 +A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |@ out $end
$var wire 1 ,A in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ~@ Out $end
$var wire 1 j+ S $end
$var wire 1 Q+ InpA $end
$var wire 1 R+ InpB $end
$var wire 1 -A notS $end
$var wire 1 .A nand1 $end
$var wire 1 /A nand2 $end
$var wire 1 0A inputA $end
$var wire 1 1A inputB $end
$var wire 1 2A final_not $end

$scope module S_not $end
$var wire 1 -A out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .A out $end
$var wire 1 -A in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0A out $end
$var wire 1 .A in1 $end
$var wire 1 .A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /A out $end
$var wire 1 j+ in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1A out $end
$var wire 1 /A in1 $end
$var wire 1 /A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2A out $end
$var wire 1 0A in1 $end
$var wire 1 1A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~@ out $end
$var wire 1 2A in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 "A Out $end
$var wire 1 j+ S $end
$var wire 1 P+ InpA $end
$var wire 1 Q+ InpB $end
$var wire 1 3A notS $end
$var wire 1 4A nand1 $end
$var wire 1 5A nand2 $end
$var wire 1 6A inputA $end
$var wire 1 7A inputB $end
$var wire 1 8A final_not $end

$scope module S_not $end
$var wire 1 3A out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4A out $end
$var wire 1 3A in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6A out $end
$var wire 1 4A in1 $end
$var wire 1 4A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5A out $end
$var wire 1 j+ in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7A out $end
$var wire 1 5A in1 $end
$var wire 1 5A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8A out $end
$var wire 1 6A in1 $end
$var wire 1 7A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "A out $end
$var wire 1 8A in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 $A Out $end
$var wire 1 j+ S $end
$var wire 1 O+ InpA $end
$var wire 1 P+ InpB $end
$var wire 1 9A notS $end
$var wire 1 :A nand1 $end
$var wire 1 ;A nand2 $end
$var wire 1 <A inputA $end
$var wire 1 =A inputB $end
$var wire 1 >A final_not $end

$scope module S_not $end
$var wire 1 9A out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :A out $end
$var wire 1 9A in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <A out $end
$var wire 1 :A in1 $end
$var wire 1 :A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;A out $end
$var wire 1 j+ in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =A out $end
$var wire 1 ;A in1 $end
$var wire 1 ;A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >A out $end
$var wire 1 <A in1 $end
$var wire 1 =A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $A out $end
$var wire 1 >A in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 }@ Out $end
$var wire 1 j+ S $end
$var wire 1 w@ InpA $end
$var wire 1 {@ InpB $end
$var wire 1 ?A notS $end
$var wire 1 @A nand1 $end
$var wire 1 AA nand2 $end
$var wire 1 BA inputA $end
$var wire 1 CA inputB $end
$var wire 1 DA final_not $end

$scope module S_not $end
$var wire 1 ?A out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @A out $end
$var wire 1 ?A in1 $end
$var wire 1 w@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BA out $end
$var wire 1 @A in1 $end
$var wire 1 @A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AA out $end
$var wire 1 j+ in1 $end
$var wire 1 {@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CA out $end
$var wire 1 AA in1 $end
$var wire 1 AA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DA out $end
$var wire 1 BA in1 $end
$var wire 1 CA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }@ out $end
$var wire 1 DA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 !A Out $end
$var wire 1 j+ S $end
$var wire 1 v@ InpA $end
$var wire 1 z@ InpB $end
$var wire 1 EA notS $end
$var wire 1 FA nand1 $end
$var wire 1 GA nand2 $end
$var wire 1 HA inputA $end
$var wire 1 IA inputB $end
$var wire 1 JA final_not $end

$scope module S_not $end
$var wire 1 EA out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FA out $end
$var wire 1 EA in1 $end
$var wire 1 v@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HA out $end
$var wire 1 FA in1 $end
$var wire 1 FA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GA out $end
$var wire 1 j+ in1 $end
$var wire 1 z@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IA out $end
$var wire 1 GA in1 $end
$var wire 1 GA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JA out $end
$var wire 1 HA in1 $end
$var wire 1 IA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !A out $end
$var wire 1 JA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 #A Out $end
$var wire 1 j+ S $end
$var wire 1 u@ InpA $end
$var wire 1 y@ InpB $end
$var wire 1 KA notS $end
$var wire 1 LA nand1 $end
$var wire 1 MA nand2 $end
$var wire 1 NA inputA $end
$var wire 1 OA inputB $end
$var wire 1 PA final_not $end

$scope module S_not $end
$var wire 1 KA out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LA out $end
$var wire 1 KA in1 $end
$var wire 1 u@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NA out $end
$var wire 1 LA in1 $end
$var wire 1 LA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MA out $end
$var wire 1 j+ in1 $end
$var wire 1 y@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OA out $end
$var wire 1 MA in1 $end
$var wire 1 MA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PA out $end
$var wire 1 NA in1 $end
$var wire 1 OA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #A out $end
$var wire 1 PA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 &A Out $end
$var wire 1 j+ S $end
$var wire 1 t@ InpA $end
$var wire 1 x@ InpB $end
$var wire 1 QA notS $end
$var wire 1 RA nand1 $end
$var wire 1 SA nand2 $end
$var wire 1 TA inputA $end
$var wire 1 UA inputB $end
$var wire 1 VA final_not $end

$scope module S_not $end
$var wire 1 QA out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RA out $end
$var wire 1 QA in1 $end
$var wire 1 t@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TA out $end
$var wire 1 RA in1 $end
$var wire 1 RA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SA out $end
$var wire 1 j+ in1 $end
$var wire 1 x@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UA out $end
$var wire 1 SA in1 $end
$var wire 1 SA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VA out $end
$var wire 1 TA in1 $end
$var wire 1 UA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &A out $end
$var wire 1 VA in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Q> Out $end
$var wire 1 s@ S $end
$var wire 1 |@ InpA $end
$var wire 1 }@ InpB $end
$var wire 1 WA notS $end
$var wire 1 XA nand1 $end
$var wire 1 YA nand2 $end
$var wire 1 ZA inputA $end
$var wire 1 [A inputB $end
$var wire 1 \A final_not $end

$scope module S_not $end
$var wire 1 WA out $end
$var wire 1 s@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XA out $end
$var wire 1 WA in1 $end
$var wire 1 |@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZA out $end
$var wire 1 XA in1 $end
$var wire 1 XA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YA out $end
$var wire 1 s@ in1 $end
$var wire 1 }@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [A out $end
$var wire 1 YA in1 $end
$var wire 1 YA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \A out $end
$var wire 1 ZA in1 $end
$var wire 1 [A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q> out $end
$var wire 1 \A in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 P> Out $end
$var wire 1 s@ S $end
$var wire 1 ~@ InpA $end
$var wire 1 !A InpB $end
$var wire 1 ]A notS $end
$var wire 1 ^A nand1 $end
$var wire 1 _A nand2 $end
$var wire 1 `A inputA $end
$var wire 1 aA inputB $end
$var wire 1 bA final_not $end

$scope module S_not $end
$var wire 1 ]A out $end
$var wire 1 s@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^A out $end
$var wire 1 ]A in1 $end
$var wire 1 ~@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `A out $end
$var wire 1 ^A in1 $end
$var wire 1 ^A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _A out $end
$var wire 1 s@ in1 $end
$var wire 1 !A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aA out $end
$var wire 1 _A in1 $end
$var wire 1 _A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bA out $end
$var wire 1 `A in1 $end
$var wire 1 aA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P> out $end
$var wire 1 bA in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 O> Out $end
$var wire 1 s@ S $end
$var wire 1 "A InpA $end
$var wire 1 #A InpB $end
$var wire 1 cA notS $end
$var wire 1 dA nand1 $end
$var wire 1 eA nand2 $end
$var wire 1 fA inputA $end
$var wire 1 gA inputB $end
$var wire 1 hA final_not $end

$scope module S_not $end
$var wire 1 cA out $end
$var wire 1 s@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dA out $end
$var wire 1 cA in1 $end
$var wire 1 "A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fA out $end
$var wire 1 dA in1 $end
$var wire 1 dA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eA out $end
$var wire 1 s@ in1 $end
$var wire 1 #A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gA out $end
$var wire 1 eA in1 $end
$var wire 1 eA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hA out $end
$var wire 1 fA in1 $end
$var wire 1 gA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O> out $end
$var wire 1 hA in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 N> Out $end
$var wire 1 s@ S $end
$var wire 1 $A InpA $end
$var wire 1 &A InpB $end
$var wire 1 iA notS $end
$var wire 1 jA nand1 $end
$var wire 1 kA nand2 $end
$var wire 1 lA inputA $end
$var wire 1 mA inputB $end
$var wire 1 nA final_not $end

$scope module S_not $end
$var wire 1 iA out $end
$var wire 1 s@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jA out $end
$var wire 1 iA in1 $end
$var wire 1 $A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lA out $end
$var wire 1 jA in1 $end
$var wire 1 jA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kA out $end
$var wire 1 s@ in1 $end
$var wire 1 &A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mA out $end
$var wire 1 kA in1 $end
$var wire 1 kA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nA out $end
$var wire 1 lA in1 $end
$var wire 1 mA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N> out $end
$var wire 1 nA in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 J> Out [3] $end
$var wire 1 K> Out [2] $end
$var wire 1 L> Out [1] $end
$var wire 1 M> Out [0] $end
$var wire 1 oA S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 K+ InpA [3] $end
$var wire 1 L+ InpA [2] $end
$var wire 1 M+ InpA [1] $end
$var wire 1 N+ InpA [0] $end
$var wire 1 L+ InpB [3] $end
$var wire 1 M+ InpB [2] $end
$var wire 1 N+ InpB [1] $end
$var wire 1 O+ InpB [0] $end
$var wire 1 pA InpC [3] $end
$var wire 1 qA InpC [2] $end
$var wire 1 rA InpC [1] $end
$var wire 1 sA InpC [0] $end
$var wire 1 tA InpD [3] $end
$var wire 1 uA InpD [2] $end
$var wire 1 vA InpD [1] $end
$var wire 1 wA InpD [0] $end
$var wire 1 xA stage1_1_bit0 $end
$var wire 1 yA stage1_2_bit0 $end
$var wire 1 zA stage1_1_bit1 $end
$var wire 1 {A stage1_2_bit1 $end
$var wire 1 |A stage1_1_bit2 $end
$var wire 1 }A stage1_2_bit2 $end
$var wire 1 ~A stage1_1_bit3 $end
$var wire 1 !B stage1_2_bit4 $end
$var wire 1 "B stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 xA Out $end
$var wire 1 j+ S $end
$var wire 1 N+ InpA $end
$var wire 1 O+ InpB $end
$var wire 1 #B notS $end
$var wire 1 $B nand1 $end
$var wire 1 %B nand2 $end
$var wire 1 &B inputA $end
$var wire 1 'B inputB $end
$var wire 1 (B final_not $end

$scope module S_not $end
$var wire 1 #B out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $B out $end
$var wire 1 #B in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &B out $end
$var wire 1 $B in1 $end
$var wire 1 $B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %B out $end
$var wire 1 j+ in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'B out $end
$var wire 1 %B in1 $end
$var wire 1 %B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (B out $end
$var wire 1 &B in1 $end
$var wire 1 'B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xA out $end
$var wire 1 (B in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 zA Out $end
$var wire 1 j+ S $end
$var wire 1 M+ InpA $end
$var wire 1 N+ InpB $end
$var wire 1 )B notS $end
$var wire 1 *B nand1 $end
$var wire 1 +B nand2 $end
$var wire 1 ,B inputA $end
$var wire 1 -B inputB $end
$var wire 1 .B final_not $end

$scope module S_not $end
$var wire 1 )B out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *B out $end
$var wire 1 )B in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,B out $end
$var wire 1 *B in1 $end
$var wire 1 *B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +B out $end
$var wire 1 j+ in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -B out $end
$var wire 1 +B in1 $end
$var wire 1 +B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .B out $end
$var wire 1 ,B in1 $end
$var wire 1 -B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zA out $end
$var wire 1 .B in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 |A Out $end
$var wire 1 j+ S $end
$var wire 1 L+ InpA $end
$var wire 1 M+ InpB $end
$var wire 1 /B notS $end
$var wire 1 0B nand1 $end
$var wire 1 1B nand2 $end
$var wire 1 2B inputA $end
$var wire 1 3B inputB $end
$var wire 1 4B final_not $end

$scope module S_not $end
$var wire 1 /B out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0B out $end
$var wire 1 /B in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2B out $end
$var wire 1 0B in1 $end
$var wire 1 0B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1B out $end
$var wire 1 j+ in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3B out $end
$var wire 1 1B in1 $end
$var wire 1 1B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4B out $end
$var wire 1 2B in1 $end
$var wire 1 3B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |A out $end
$var wire 1 4B in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ~A Out $end
$var wire 1 j+ S $end
$var wire 1 K+ InpA $end
$var wire 1 L+ InpB $end
$var wire 1 5B notS $end
$var wire 1 6B nand1 $end
$var wire 1 7B nand2 $end
$var wire 1 8B inputA $end
$var wire 1 9B inputB $end
$var wire 1 :B final_not $end

$scope module S_not $end
$var wire 1 5B out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6B out $end
$var wire 1 5B in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8B out $end
$var wire 1 6B in1 $end
$var wire 1 6B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7B out $end
$var wire 1 j+ in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9B out $end
$var wire 1 7B in1 $end
$var wire 1 7B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :B out $end
$var wire 1 8B in1 $end
$var wire 1 9B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~A out $end
$var wire 1 :B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 yA Out $end
$var wire 1 j+ S $end
$var wire 1 sA InpA $end
$var wire 1 wA InpB $end
$var wire 1 ;B notS $end
$var wire 1 <B nand1 $end
$var wire 1 =B nand2 $end
$var wire 1 >B inputA $end
$var wire 1 ?B inputB $end
$var wire 1 @B final_not $end

$scope module S_not $end
$var wire 1 ;B out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <B out $end
$var wire 1 ;B in1 $end
$var wire 1 sA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >B out $end
$var wire 1 <B in1 $end
$var wire 1 <B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =B out $end
$var wire 1 j+ in1 $end
$var wire 1 wA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?B out $end
$var wire 1 =B in1 $end
$var wire 1 =B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @B out $end
$var wire 1 >B in1 $end
$var wire 1 ?B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yA out $end
$var wire 1 @B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 {A Out $end
$var wire 1 j+ S $end
$var wire 1 rA InpA $end
$var wire 1 vA InpB $end
$var wire 1 AB notS $end
$var wire 1 BB nand1 $end
$var wire 1 CB nand2 $end
$var wire 1 DB inputA $end
$var wire 1 EB inputB $end
$var wire 1 FB final_not $end

$scope module S_not $end
$var wire 1 AB out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BB out $end
$var wire 1 AB in1 $end
$var wire 1 rA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DB out $end
$var wire 1 BB in1 $end
$var wire 1 BB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CB out $end
$var wire 1 j+ in1 $end
$var wire 1 vA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EB out $end
$var wire 1 CB in1 $end
$var wire 1 CB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FB out $end
$var wire 1 DB in1 $end
$var wire 1 EB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {A out $end
$var wire 1 FB in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 }A Out $end
$var wire 1 j+ S $end
$var wire 1 qA InpA $end
$var wire 1 uA InpB $end
$var wire 1 GB notS $end
$var wire 1 HB nand1 $end
$var wire 1 IB nand2 $end
$var wire 1 JB inputA $end
$var wire 1 KB inputB $end
$var wire 1 LB final_not $end

$scope module S_not $end
$var wire 1 GB out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HB out $end
$var wire 1 GB in1 $end
$var wire 1 qA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JB out $end
$var wire 1 HB in1 $end
$var wire 1 HB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IB out $end
$var wire 1 j+ in1 $end
$var wire 1 uA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KB out $end
$var wire 1 IB in1 $end
$var wire 1 IB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LB out $end
$var wire 1 JB in1 $end
$var wire 1 KB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }A out $end
$var wire 1 LB in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 "B Out $end
$var wire 1 j+ S $end
$var wire 1 pA InpA $end
$var wire 1 tA InpB $end
$var wire 1 MB notS $end
$var wire 1 NB nand1 $end
$var wire 1 OB nand2 $end
$var wire 1 PB inputA $end
$var wire 1 QB inputB $end
$var wire 1 RB final_not $end

$scope module S_not $end
$var wire 1 MB out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NB out $end
$var wire 1 MB in1 $end
$var wire 1 pA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PB out $end
$var wire 1 NB in1 $end
$var wire 1 NB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OB out $end
$var wire 1 j+ in1 $end
$var wire 1 tA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QB out $end
$var wire 1 OB in1 $end
$var wire 1 OB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RB out $end
$var wire 1 PB in1 $end
$var wire 1 QB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "B out $end
$var wire 1 RB in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 M> Out $end
$var wire 1 oA S $end
$var wire 1 xA InpA $end
$var wire 1 yA InpB $end
$var wire 1 SB notS $end
$var wire 1 TB nand1 $end
$var wire 1 UB nand2 $end
$var wire 1 VB inputA $end
$var wire 1 WB inputB $end
$var wire 1 XB final_not $end

$scope module S_not $end
$var wire 1 SB out $end
$var wire 1 oA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TB out $end
$var wire 1 SB in1 $end
$var wire 1 xA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VB out $end
$var wire 1 TB in1 $end
$var wire 1 TB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UB out $end
$var wire 1 oA in1 $end
$var wire 1 yA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WB out $end
$var wire 1 UB in1 $end
$var wire 1 UB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XB out $end
$var wire 1 VB in1 $end
$var wire 1 WB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M> out $end
$var wire 1 XB in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 L> Out $end
$var wire 1 oA S $end
$var wire 1 zA InpA $end
$var wire 1 {A InpB $end
$var wire 1 YB notS $end
$var wire 1 ZB nand1 $end
$var wire 1 [B nand2 $end
$var wire 1 \B inputA $end
$var wire 1 ]B inputB $end
$var wire 1 ^B final_not $end

$scope module S_not $end
$var wire 1 YB out $end
$var wire 1 oA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZB out $end
$var wire 1 YB in1 $end
$var wire 1 zA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \B out $end
$var wire 1 ZB in1 $end
$var wire 1 ZB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [B out $end
$var wire 1 oA in1 $end
$var wire 1 {A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]B out $end
$var wire 1 [B in1 $end
$var wire 1 [B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^B out $end
$var wire 1 \B in1 $end
$var wire 1 ]B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L> out $end
$var wire 1 ^B in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 K> Out $end
$var wire 1 oA S $end
$var wire 1 |A InpA $end
$var wire 1 }A InpB $end
$var wire 1 _B notS $end
$var wire 1 `B nand1 $end
$var wire 1 aB nand2 $end
$var wire 1 bB inputA $end
$var wire 1 cB inputB $end
$var wire 1 dB final_not $end

$scope module S_not $end
$var wire 1 _B out $end
$var wire 1 oA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `B out $end
$var wire 1 _B in1 $end
$var wire 1 |A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bB out $end
$var wire 1 `B in1 $end
$var wire 1 `B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aB out $end
$var wire 1 oA in1 $end
$var wire 1 }A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cB out $end
$var wire 1 aB in1 $end
$var wire 1 aB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dB out $end
$var wire 1 bB in1 $end
$var wire 1 cB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K> out $end
$var wire 1 dB in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 J> Out $end
$var wire 1 oA S $end
$var wire 1 ~A InpA $end
$var wire 1 "B InpB $end
$var wire 1 eB notS $end
$var wire 1 fB nand1 $end
$var wire 1 gB nand2 $end
$var wire 1 hB inputA $end
$var wire 1 iB inputB $end
$var wire 1 jB final_not $end

$scope module S_not $end
$var wire 1 eB out $end
$var wire 1 oA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fB out $end
$var wire 1 eB in1 $end
$var wire 1 ~A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hB out $end
$var wire 1 fB in1 $end
$var wire 1 fB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gB out $end
$var wire 1 oA in1 $end
$var wire 1 "B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iB out $end
$var wire 1 gB in1 $end
$var wire 1 gB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jB out $end
$var wire 1 hB in1 $end
$var wire 1 iB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J> out $end
$var wire 1 jB in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 f> Out [3] $end
$var wire 1 g> Out [2] $end
$var wire 1 h> Out [1] $end
$var wire 1 i> Out [0] $end
$var wire 1 kB S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 V> InpA [3] $end
$var wire 1 W> InpA [2] $end
$var wire 1 X> InpA [1] $end
$var wire 1 Y> InpA [0] $end
$var wire 1 X> InpB [3] $end
$var wire 1 Y> InpB [2] $end
$var wire 1 lB InpB [1] $end
$var wire 1 mB InpB [0] $end
$var wire 1 nB InpC [3] $end
$var wire 1 oB InpC [2] $end
$var wire 1 pB InpC [1] $end
$var wire 1 qB InpC [0] $end
$var wire 1 rB InpD [3] $end
$var wire 1 sB InpD [2] $end
$var wire 1 tB InpD [1] $end
$var wire 1 uB InpD [0] $end
$var wire 1 vB stage1_1_bit0 $end
$var wire 1 wB stage1_2_bit0 $end
$var wire 1 xB stage1_1_bit1 $end
$var wire 1 yB stage1_2_bit1 $end
$var wire 1 zB stage1_1_bit2 $end
$var wire 1 {B stage1_2_bit2 $end
$var wire 1 |B stage1_1_bit3 $end
$var wire 1 }B stage1_2_bit4 $end
$var wire 1 ~B stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 vB Out $end
$var wire 1 i+ S $end
$var wire 1 Y> InpA $end
$var wire 1 mB InpB $end
$var wire 1 !C notS $end
$var wire 1 "C nand1 $end
$var wire 1 #C nand2 $end
$var wire 1 $C inputA $end
$var wire 1 %C inputB $end
$var wire 1 &C final_not $end

$scope module S_not $end
$var wire 1 !C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "C out $end
$var wire 1 !C in1 $end
$var wire 1 Y> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $C out $end
$var wire 1 "C in1 $end
$var wire 1 "C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #C out $end
$var wire 1 i+ in1 $end
$var wire 1 mB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %C out $end
$var wire 1 #C in1 $end
$var wire 1 #C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &C out $end
$var wire 1 $C in1 $end
$var wire 1 %C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vB out $end
$var wire 1 &C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 xB Out $end
$var wire 1 i+ S $end
$var wire 1 X> InpA $end
$var wire 1 lB InpB $end
$var wire 1 'C notS $end
$var wire 1 (C nand1 $end
$var wire 1 )C nand2 $end
$var wire 1 *C inputA $end
$var wire 1 +C inputB $end
$var wire 1 ,C final_not $end

$scope module S_not $end
$var wire 1 'C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (C out $end
$var wire 1 'C in1 $end
$var wire 1 X> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *C out $end
$var wire 1 (C in1 $end
$var wire 1 (C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )C out $end
$var wire 1 i+ in1 $end
$var wire 1 lB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +C out $end
$var wire 1 )C in1 $end
$var wire 1 )C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,C out $end
$var wire 1 *C in1 $end
$var wire 1 +C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xB out $end
$var wire 1 ,C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 zB Out $end
$var wire 1 i+ S $end
$var wire 1 W> InpA $end
$var wire 1 Y> InpB $end
$var wire 1 -C notS $end
$var wire 1 .C nand1 $end
$var wire 1 /C nand2 $end
$var wire 1 0C inputA $end
$var wire 1 1C inputB $end
$var wire 1 2C final_not $end

$scope module S_not $end
$var wire 1 -C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .C out $end
$var wire 1 -C in1 $end
$var wire 1 W> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0C out $end
$var wire 1 .C in1 $end
$var wire 1 .C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /C out $end
$var wire 1 i+ in1 $end
$var wire 1 Y> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1C out $end
$var wire 1 /C in1 $end
$var wire 1 /C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2C out $end
$var wire 1 0C in1 $end
$var wire 1 1C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zB out $end
$var wire 1 2C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 |B Out $end
$var wire 1 i+ S $end
$var wire 1 V> InpA $end
$var wire 1 X> InpB $end
$var wire 1 3C notS $end
$var wire 1 4C nand1 $end
$var wire 1 5C nand2 $end
$var wire 1 6C inputA $end
$var wire 1 7C inputB $end
$var wire 1 8C final_not $end

$scope module S_not $end
$var wire 1 3C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4C out $end
$var wire 1 3C in1 $end
$var wire 1 V> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6C out $end
$var wire 1 4C in1 $end
$var wire 1 4C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5C out $end
$var wire 1 i+ in1 $end
$var wire 1 X> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7C out $end
$var wire 1 5C in1 $end
$var wire 1 5C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8C out $end
$var wire 1 6C in1 $end
$var wire 1 7C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |B out $end
$var wire 1 8C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 wB Out $end
$var wire 1 i+ S $end
$var wire 1 qB InpA $end
$var wire 1 uB InpB $end
$var wire 1 9C notS $end
$var wire 1 :C nand1 $end
$var wire 1 ;C nand2 $end
$var wire 1 <C inputA $end
$var wire 1 =C inputB $end
$var wire 1 >C final_not $end

$scope module S_not $end
$var wire 1 9C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :C out $end
$var wire 1 9C in1 $end
$var wire 1 qB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <C out $end
$var wire 1 :C in1 $end
$var wire 1 :C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;C out $end
$var wire 1 i+ in1 $end
$var wire 1 uB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =C out $end
$var wire 1 ;C in1 $end
$var wire 1 ;C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >C out $end
$var wire 1 <C in1 $end
$var wire 1 =C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wB out $end
$var wire 1 >C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 yB Out $end
$var wire 1 i+ S $end
$var wire 1 pB InpA $end
$var wire 1 tB InpB $end
$var wire 1 ?C notS $end
$var wire 1 @C nand1 $end
$var wire 1 AC nand2 $end
$var wire 1 BC inputA $end
$var wire 1 CC inputB $end
$var wire 1 DC final_not $end

$scope module S_not $end
$var wire 1 ?C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @C out $end
$var wire 1 ?C in1 $end
$var wire 1 pB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BC out $end
$var wire 1 @C in1 $end
$var wire 1 @C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AC out $end
$var wire 1 i+ in1 $end
$var wire 1 tB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CC out $end
$var wire 1 AC in1 $end
$var wire 1 AC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DC out $end
$var wire 1 BC in1 $end
$var wire 1 CC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yB out $end
$var wire 1 DC in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 {B Out $end
$var wire 1 i+ S $end
$var wire 1 oB InpA $end
$var wire 1 sB InpB $end
$var wire 1 EC notS $end
$var wire 1 FC nand1 $end
$var wire 1 GC nand2 $end
$var wire 1 HC inputA $end
$var wire 1 IC inputB $end
$var wire 1 JC final_not $end

$scope module S_not $end
$var wire 1 EC out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FC out $end
$var wire 1 EC in1 $end
$var wire 1 oB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HC out $end
$var wire 1 FC in1 $end
$var wire 1 FC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GC out $end
$var wire 1 i+ in1 $end
$var wire 1 sB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IC out $end
$var wire 1 GC in1 $end
$var wire 1 GC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JC out $end
$var wire 1 HC in1 $end
$var wire 1 IC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {B out $end
$var wire 1 JC in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ~B Out $end
$var wire 1 i+ S $end
$var wire 1 nB InpA $end
$var wire 1 rB InpB $end
$var wire 1 KC notS $end
$var wire 1 LC nand1 $end
$var wire 1 MC nand2 $end
$var wire 1 NC inputA $end
$var wire 1 OC inputB $end
$var wire 1 PC final_not $end

$scope module S_not $end
$var wire 1 KC out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LC out $end
$var wire 1 KC in1 $end
$var wire 1 nB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NC out $end
$var wire 1 LC in1 $end
$var wire 1 LC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MC out $end
$var wire 1 i+ in1 $end
$var wire 1 rB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OC out $end
$var wire 1 MC in1 $end
$var wire 1 MC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PC out $end
$var wire 1 NC in1 $end
$var wire 1 OC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~B out $end
$var wire 1 PC in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 i> Out $end
$var wire 1 kB S $end
$var wire 1 vB InpA $end
$var wire 1 wB InpB $end
$var wire 1 QC notS $end
$var wire 1 RC nand1 $end
$var wire 1 SC nand2 $end
$var wire 1 TC inputA $end
$var wire 1 UC inputB $end
$var wire 1 VC final_not $end

$scope module S_not $end
$var wire 1 QC out $end
$var wire 1 kB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RC out $end
$var wire 1 QC in1 $end
$var wire 1 vB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TC out $end
$var wire 1 RC in1 $end
$var wire 1 RC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SC out $end
$var wire 1 kB in1 $end
$var wire 1 wB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UC out $end
$var wire 1 SC in1 $end
$var wire 1 SC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VC out $end
$var wire 1 TC in1 $end
$var wire 1 UC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i> out $end
$var wire 1 VC in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 h> Out $end
$var wire 1 kB S $end
$var wire 1 xB InpA $end
$var wire 1 yB InpB $end
$var wire 1 WC notS $end
$var wire 1 XC nand1 $end
$var wire 1 YC nand2 $end
$var wire 1 ZC inputA $end
$var wire 1 [C inputB $end
$var wire 1 \C final_not $end

$scope module S_not $end
$var wire 1 WC out $end
$var wire 1 kB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XC out $end
$var wire 1 WC in1 $end
$var wire 1 xB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZC out $end
$var wire 1 XC in1 $end
$var wire 1 XC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YC out $end
$var wire 1 kB in1 $end
$var wire 1 yB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [C out $end
$var wire 1 YC in1 $end
$var wire 1 YC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \C out $end
$var wire 1 ZC in1 $end
$var wire 1 [C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h> out $end
$var wire 1 \C in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 g> Out $end
$var wire 1 kB S $end
$var wire 1 zB InpA $end
$var wire 1 {B InpB $end
$var wire 1 ]C notS $end
$var wire 1 ^C nand1 $end
$var wire 1 _C nand2 $end
$var wire 1 `C inputA $end
$var wire 1 aC inputB $end
$var wire 1 bC final_not $end

$scope module S_not $end
$var wire 1 ]C out $end
$var wire 1 kB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^C out $end
$var wire 1 ]C in1 $end
$var wire 1 zB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `C out $end
$var wire 1 ^C in1 $end
$var wire 1 ^C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _C out $end
$var wire 1 kB in1 $end
$var wire 1 {B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aC out $end
$var wire 1 _C in1 $end
$var wire 1 _C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bC out $end
$var wire 1 `C in1 $end
$var wire 1 aC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g> out $end
$var wire 1 bC in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 f> Out $end
$var wire 1 kB S $end
$var wire 1 |B InpA $end
$var wire 1 ~B InpB $end
$var wire 1 cC notS $end
$var wire 1 dC nand1 $end
$var wire 1 eC nand2 $end
$var wire 1 fC inputA $end
$var wire 1 gC inputB $end
$var wire 1 hC final_not $end

$scope module S_not $end
$var wire 1 cC out $end
$var wire 1 kB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dC out $end
$var wire 1 cC in1 $end
$var wire 1 |B in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fC out $end
$var wire 1 dC in1 $end
$var wire 1 dC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eC out $end
$var wire 1 kB in1 $end
$var wire 1 ~B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gC out $end
$var wire 1 eC in1 $end
$var wire 1 eC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hC out $end
$var wire 1 fC in1 $end
$var wire 1 gC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f> out $end
$var wire 1 hC in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 b> Out [3] $end
$var wire 1 c> Out [2] $end
$var wire 1 d> Out [1] $end
$var wire 1 e> Out [0] $end
$var wire 1 iC S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 R> InpA [3] $end
$var wire 1 S> InpA [2] $end
$var wire 1 T> InpA [1] $end
$var wire 1 U> InpA [0] $end
$var wire 1 T> InpB [3] $end
$var wire 1 U> InpB [2] $end
$var wire 1 V> InpB [1] $end
$var wire 1 W> InpB [0] $end
$var wire 1 jC InpC [3] $end
$var wire 1 kC InpC [2] $end
$var wire 1 lC InpC [1] $end
$var wire 1 mC InpC [0] $end
$var wire 1 nC InpD [3] $end
$var wire 1 oC InpD [2] $end
$var wire 1 pC InpD [1] $end
$var wire 1 qC InpD [0] $end
$var wire 1 rC stage1_1_bit0 $end
$var wire 1 sC stage1_2_bit0 $end
$var wire 1 tC stage1_1_bit1 $end
$var wire 1 uC stage1_2_bit1 $end
$var wire 1 vC stage1_1_bit2 $end
$var wire 1 wC stage1_2_bit2 $end
$var wire 1 xC stage1_1_bit3 $end
$var wire 1 yC stage1_2_bit4 $end
$var wire 1 zC stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 rC Out $end
$var wire 1 i+ S $end
$var wire 1 U> InpA $end
$var wire 1 W> InpB $end
$var wire 1 {C notS $end
$var wire 1 |C nand1 $end
$var wire 1 }C nand2 $end
$var wire 1 ~C inputA $end
$var wire 1 !D inputB $end
$var wire 1 "D final_not $end

$scope module S_not $end
$var wire 1 {C out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |C out $end
$var wire 1 {C in1 $end
$var wire 1 U> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~C out $end
$var wire 1 |C in1 $end
$var wire 1 |C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }C out $end
$var wire 1 i+ in1 $end
$var wire 1 W> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !D out $end
$var wire 1 }C in1 $end
$var wire 1 }C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "D out $end
$var wire 1 ~C in1 $end
$var wire 1 !D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rC out $end
$var wire 1 "D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 tC Out $end
$var wire 1 i+ S $end
$var wire 1 T> InpA $end
$var wire 1 V> InpB $end
$var wire 1 #D notS $end
$var wire 1 $D nand1 $end
$var wire 1 %D nand2 $end
$var wire 1 &D inputA $end
$var wire 1 'D inputB $end
$var wire 1 (D final_not $end

$scope module S_not $end
$var wire 1 #D out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $D out $end
$var wire 1 #D in1 $end
$var wire 1 T> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &D out $end
$var wire 1 $D in1 $end
$var wire 1 $D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %D out $end
$var wire 1 i+ in1 $end
$var wire 1 V> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'D out $end
$var wire 1 %D in1 $end
$var wire 1 %D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (D out $end
$var wire 1 &D in1 $end
$var wire 1 'D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tC out $end
$var wire 1 (D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 vC Out $end
$var wire 1 i+ S $end
$var wire 1 S> InpA $end
$var wire 1 U> InpB $end
$var wire 1 )D notS $end
$var wire 1 *D nand1 $end
$var wire 1 +D nand2 $end
$var wire 1 ,D inputA $end
$var wire 1 -D inputB $end
$var wire 1 .D final_not $end

$scope module S_not $end
$var wire 1 )D out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *D out $end
$var wire 1 )D in1 $end
$var wire 1 S> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,D out $end
$var wire 1 *D in1 $end
$var wire 1 *D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +D out $end
$var wire 1 i+ in1 $end
$var wire 1 U> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -D out $end
$var wire 1 +D in1 $end
$var wire 1 +D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .D out $end
$var wire 1 ,D in1 $end
$var wire 1 -D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vC out $end
$var wire 1 .D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 xC Out $end
$var wire 1 i+ S $end
$var wire 1 R> InpA $end
$var wire 1 T> InpB $end
$var wire 1 /D notS $end
$var wire 1 0D nand1 $end
$var wire 1 1D nand2 $end
$var wire 1 2D inputA $end
$var wire 1 3D inputB $end
$var wire 1 4D final_not $end

$scope module S_not $end
$var wire 1 /D out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0D out $end
$var wire 1 /D in1 $end
$var wire 1 R> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2D out $end
$var wire 1 0D in1 $end
$var wire 1 0D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1D out $end
$var wire 1 i+ in1 $end
$var wire 1 T> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3D out $end
$var wire 1 1D in1 $end
$var wire 1 1D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4D out $end
$var wire 1 2D in1 $end
$var wire 1 3D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xC out $end
$var wire 1 4D in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 sC Out $end
$var wire 1 i+ S $end
$var wire 1 mC InpA $end
$var wire 1 qC InpB $end
$var wire 1 5D notS $end
$var wire 1 6D nand1 $end
$var wire 1 7D nand2 $end
$var wire 1 8D inputA $end
$var wire 1 9D inputB $end
$var wire 1 :D final_not $end

$scope module S_not $end
$var wire 1 5D out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6D out $end
$var wire 1 5D in1 $end
$var wire 1 mC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8D out $end
$var wire 1 6D in1 $end
$var wire 1 6D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7D out $end
$var wire 1 i+ in1 $end
$var wire 1 qC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9D out $end
$var wire 1 7D in1 $end
$var wire 1 7D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :D out $end
$var wire 1 8D in1 $end
$var wire 1 9D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sC out $end
$var wire 1 :D in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 uC Out $end
$var wire 1 i+ S $end
$var wire 1 lC InpA $end
$var wire 1 pC InpB $end
$var wire 1 ;D notS $end
$var wire 1 <D nand1 $end
$var wire 1 =D nand2 $end
$var wire 1 >D inputA $end
$var wire 1 ?D inputB $end
$var wire 1 @D final_not $end

$scope module S_not $end
$var wire 1 ;D out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <D out $end
$var wire 1 ;D in1 $end
$var wire 1 lC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >D out $end
$var wire 1 <D in1 $end
$var wire 1 <D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =D out $end
$var wire 1 i+ in1 $end
$var wire 1 pC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?D out $end
$var wire 1 =D in1 $end
$var wire 1 =D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @D out $end
$var wire 1 >D in1 $end
$var wire 1 ?D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uC out $end
$var wire 1 @D in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 wC Out $end
$var wire 1 i+ S $end
$var wire 1 kC InpA $end
$var wire 1 oC InpB $end
$var wire 1 AD notS $end
$var wire 1 BD nand1 $end
$var wire 1 CD nand2 $end
$var wire 1 DD inputA $end
$var wire 1 ED inputB $end
$var wire 1 FD final_not $end

$scope module S_not $end
$var wire 1 AD out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BD out $end
$var wire 1 AD in1 $end
$var wire 1 kC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DD out $end
$var wire 1 BD in1 $end
$var wire 1 BD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CD out $end
$var wire 1 i+ in1 $end
$var wire 1 oC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ED out $end
$var wire 1 CD in1 $end
$var wire 1 CD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FD out $end
$var wire 1 DD in1 $end
$var wire 1 ED in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wC out $end
$var wire 1 FD in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 zC Out $end
$var wire 1 i+ S $end
$var wire 1 jC InpA $end
$var wire 1 nC InpB $end
$var wire 1 GD notS $end
$var wire 1 HD nand1 $end
$var wire 1 ID nand2 $end
$var wire 1 JD inputA $end
$var wire 1 KD inputB $end
$var wire 1 LD final_not $end

$scope module S_not $end
$var wire 1 GD out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HD out $end
$var wire 1 GD in1 $end
$var wire 1 jC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JD out $end
$var wire 1 HD in1 $end
$var wire 1 HD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ID out $end
$var wire 1 i+ in1 $end
$var wire 1 nC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KD out $end
$var wire 1 ID in1 $end
$var wire 1 ID in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LD out $end
$var wire 1 JD in1 $end
$var wire 1 KD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zC out $end
$var wire 1 LD in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 e> Out $end
$var wire 1 iC S $end
$var wire 1 rC InpA $end
$var wire 1 sC InpB $end
$var wire 1 MD notS $end
$var wire 1 ND nand1 $end
$var wire 1 OD nand2 $end
$var wire 1 PD inputA $end
$var wire 1 QD inputB $end
$var wire 1 RD final_not $end

$scope module S_not $end
$var wire 1 MD out $end
$var wire 1 iC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ND out $end
$var wire 1 MD in1 $end
$var wire 1 rC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PD out $end
$var wire 1 ND in1 $end
$var wire 1 ND in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OD out $end
$var wire 1 iC in1 $end
$var wire 1 sC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QD out $end
$var wire 1 OD in1 $end
$var wire 1 OD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RD out $end
$var wire 1 PD in1 $end
$var wire 1 QD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e> out $end
$var wire 1 RD in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 d> Out $end
$var wire 1 iC S $end
$var wire 1 tC InpA $end
$var wire 1 uC InpB $end
$var wire 1 SD notS $end
$var wire 1 TD nand1 $end
$var wire 1 UD nand2 $end
$var wire 1 VD inputA $end
$var wire 1 WD inputB $end
$var wire 1 XD final_not $end

$scope module S_not $end
$var wire 1 SD out $end
$var wire 1 iC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TD out $end
$var wire 1 SD in1 $end
$var wire 1 tC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VD out $end
$var wire 1 TD in1 $end
$var wire 1 TD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UD out $end
$var wire 1 iC in1 $end
$var wire 1 uC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WD out $end
$var wire 1 UD in1 $end
$var wire 1 UD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XD out $end
$var wire 1 VD in1 $end
$var wire 1 WD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d> out $end
$var wire 1 XD in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 c> Out $end
$var wire 1 iC S $end
$var wire 1 vC InpA $end
$var wire 1 wC InpB $end
$var wire 1 YD notS $end
$var wire 1 ZD nand1 $end
$var wire 1 [D nand2 $end
$var wire 1 \D inputA $end
$var wire 1 ]D inputB $end
$var wire 1 ^D final_not $end

$scope module S_not $end
$var wire 1 YD out $end
$var wire 1 iC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZD out $end
$var wire 1 YD in1 $end
$var wire 1 vC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \D out $end
$var wire 1 ZD in1 $end
$var wire 1 ZD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [D out $end
$var wire 1 iC in1 $end
$var wire 1 wC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]D out $end
$var wire 1 [D in1 $end
$var wire 1 [D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^D out $end
$var wire 1 \D in1 $end
$var wire 1 ]D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c> out $end
$var wire 1 ^D in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 b> Out $end
$var wire 1 iC S $end
$var wire 1 xC InpA $end
$var wire 1 zC InpB $end
$var wire 1 _D notS $end
$var wire 1 `D nand1 $end
$var wire 1 aD nand2 $end
$var wire 1 bD inputA $end
$var wire 1 cD inputB $end
$var wire 1 dD final_not $end

$scope module S_not $end
$var wire 1 _D out $end
$var wire 1 iC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `D out $end
$var wire 1 _D in1 $end
$var wire 1 xC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bD out $end
$var wire 1 `D in1 $end
$var wire 1 `D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aD out $end
$var wire 1 iC in1 $end
$var wire 1 zC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cD out $end
$var wire 1 aD in1 $end
$var wire 1 aD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dD out $end
$var wire 1 bD in1 $end
$var wire 1 cD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b> out $end
$var wire 1 dD in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 ^> Out [3] $end
$var wire 1 _> Out [2] $end
$var wire 1 `> Out [1] $end
$var wire 1 a> Out [0] $end
$var wire 1 eD S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 N> InpA [3] $end
$var wire 1 O> InpA [2] $end
$var wire 1 P> InpA [1] $end
$var wire 1 Q> InpA [0] $end
$var wire 1 P> InpB [3] $end
$var wire 1 Q> InpB [2] $end
$var wire 1 R> InpB [1] $end
$var wire 1 S> InpB [0] $end
$var wire 1 fD InpC [3] $end
$var wire 1 gD InpC [2] $end
$var wire 1 hD InpC [1] $end
$var wire 1 iD InpC [0] $end
$var wire 1 jD InpD [3] $end
$var wire 1 kD InpD [2] $end
$var wire 1 lD InpD [1] $end
$var wire 1 mD InpD [0] $end
$var wire 1 nD stage1_1_bit0 $end
$var wire 1 oD stage1_2_bit0 $end
$var wire 1 pD stage1_1_bit1 $end
$var wire 1 qD stage1_2_bit1 $end
$var wire 1 rD stage1_1_bit2 $end
$var wire 1 sD stage1_2_bit2 $end
$var wire 1 tD stage1_1_bit3 $end
$var wire 1 uD stage1_2_bit4 $end
$var wire 1 vD stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 nD Out $end
$var wire 1 i+ S $end
$var wire 1 Q> InpA $end
$var wire 1 S> InpB $end
$var wire 1 wD notS $end
$var wire 1 xD nand1 $end
$var wire 1 yD nand2 $end
$var wire 1 zD inputA $end
$var wire 1 {D inputB $end
$var wire 1 |D final_not $end

$scope module S_not $end
$var wire 1 wD out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xD out $end
$var wire 1 wD in1 $end
$var wire 1 Q> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zD out $end
$var wire 1 xD in1 $end
$var wire 1 xD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yD out $end
$var wire 1 i+ in1 $end
$var wire 1 S> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {D out $end
$var wire 1 yD in1 $end
$var wire 1 yD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |D out $end
$var wire 1 zD in1 $end
$var wire 1 {D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nD out $end
$var wire 1 |D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 pD Out $end
$var wire 1 i+ S $end
$var wire 1 P> InpA $end
$var wire 1 R> InpB $end
$var wire 1 }D notS $end
$var wire 1 ~D nand1 $end
$var wire 1 !E nand2 $end
$var wire 1 "E inputA $end
$var wire 1 #E inputB $end
$var wire 1 $E final_not $end

$scope module S_not $end
$var wire 1 }D out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~D out $end
$var wire 1 }D in1 $end
$var wire 1 P> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "E out $end
$var wire 1 ~D in1 $end
$var wire 1 ~D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !E out $end
$var wire 1 i+ in1 $end
$var wire 1 R> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #E out $end
$var wire 1 !E in1 $end
$var wire 1 !E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $E out $end
$var wire 1 "E in1 $end
$var wire 1 #E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pD out $end
$var wire 1 $E in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 rD Out $end
$var wire 1 i+ S $end
$var wire 1 O> InpA $end
$var wire 1 Q> InpB $end
$var wire 1 %E notS $end
$var wire 1 &E nand1 $end
$var wire 1 'E nand2 $end
$var wire 1 (E inputA $end
$var wire 1 )E inputB $end
$var wire 1 *E final_not $end

$scope module S_not $end
$var wire 1 %E out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &E out $end
$var wire 1 %E in1 $end
$var wire 1 O> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (E out $end
$var wire 1 &E in1 $end
$var wire 1 &E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'E out $end
$var wire 1 i+ in1 $end
$var wire 1 Q> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )E out $end
$var wire 1 'E in1 $end
$var wire 1 'E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *E out $end
$var wire 1 (E in1 $end
$var wire 1 )E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rD out $end
$var wire 1 *E in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 tD Out $end
$var wire 1 i+ S $end
$var wire 1 N> InpA $end
$var wire 1 P> InpB $end
$var wire 1 +E notS $end
$var wire 1 ,E nand1 $end
$var wire 1 -E nand2 $end
$var wire 1 .E inputA $end
$var wire 1 /E inputB $end
$var wire 1 0E final_not $end

$scope module S_not $end
$var wire 1 +E out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,E out $end
$var wire 1 +E in1 $end
$var wire 1 N> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .E out $end
$var wire 1 ,E in1 $end
$var wire 1 ,E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -E out $end
$var wire 1 i+ in1 $end
$var wire 1 P> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /E out $end
$var wire 1 -E in1 $end
$var wire 1 -E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0E out $end
$var wire 1 .E in1 $end
$var wire 1 /E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tD out $end
$var wire 1 0E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 oD Out $end
$var wire 1 i+ S $end
$var wire 1 iD InpA $end
$var wire 1 mD InpB $end
$var wire 1 1E notS $end
$var wire 1 2E nand1 $end
$var wire 1 3E nand2 $end
$var wire 1 4E inputA $end
$var wire 1 5E inputB $end
$var wire 1 6E final_not $end

$scope module S_not $end
$var wire 1 1E out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2E out $end
$var wire 1 1E in1 $end
$var wire 1 iD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4E out $end
$var wire 1 2E in1 $end
$var wire 1 2E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3E out $end
$var wire 1 i+ in1 $end
$var wire 1 mD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5E out $end
$var wire 1 3E in1 $end
$var wire 1 3E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6E out $end
$var wire 1 4E in1 $end
$var wire 1 5E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oD out $end
$var wire 1 6E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 qD Out $end
$var wire 1 i+ S $end
$var wire 1 hD InpA $end
$var wire 1 lD InpB $end
$var wire 1 7E notS $end
$var wire 1 8E nand1 $end
$var wire 1 9E nand2 $end
$var wire 1 :E inputA $end
$var wire 1 ;E inputB $end
$var wire 1 <E final_not $end

$scope module S_not $end
$var wire 1 7E out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8E out $end
$var wire 1 7E in1 $end
$var wire 1 hD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :E out $end
$var wire 1 8E in1 $end
$var wire 1 8E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9E out $end
$var wire 1 i+ in1 $end
$var wire 1 lD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;E out $end
$var wire 1 9E in1 $end
$var wire 1 9E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <E out $end
$var wire 1 :E in1 $end
$var wire 1 ;E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qD out $end
$var wire 1 <E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 sD Out $end
$var wire 1 i+ S $end
$var wire 1 gD InpA $end
$var wire 1 kD InpB $end
$var wire 1 =E notS $end
$var wire 1 >E nand1 $end
$var wire 1 ?E nand2 $end
$var wire 1 @E inputA $end
$var wire 1 AE inputB $end
$var wire 1 BE final_not $end

$scope module S_not $end
$var wire 1 =E out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >E out $end
$var wire 1 =E in1 $end
$var wire 1 gD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @E out $end
$var wire 1 >E in1 $end
$var wire 1 >E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?E out $end
$var wire 1 i+ in1 $end
$var wire 1 kD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AE out $end
$var wire 1 ?E in1 $end
$var wire 1 ?E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BE out $end
$var wire 1 @E in1 $end
$var wire 1 AE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sD out $end
$var wire 1 BE in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 vD Out $end
$var wire 1 i+ S $end
$var wire 1 fD InpA $end
$var wire 1 jD InpB $end
$var wire 1 CE notS $end
$var wire 1 DE nand1 $end
$var wire 1 EE nand2 $end
$var wire 1 FE inputA $end
$var wire 1 GE inputB $end
$var wire 1 HE final_not $end

$scope module S_not $end
$var wire 1 CE out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DE out $end
$var wire 1 CE in1 $end
$var wire 1 fD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FE out $end
$var wire 1 DE in1 $end
$var wire 1 DE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EE out $end
$var wire 1 i+ in1 $end
$var wire 1 jD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GE out $end
$var wire 1 EE in1 $end
$var wire 1 EE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HE out $end
$var wire 1 FE in1 $end
$var wire 1 GE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vD out $end
$var wire 1 HE in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 a> Out $end
$var wire 1 eD S $end
$var wire 1 nD InpA $end
$var wire 1 oD InpB $end
$var wire 1 IE notS $end
$var wire 1 JE nand1 $end
$var wire 1 KE nand2 $end
$var wire 1 LE inputA $end
$var wire 1 ME inputB $end
$var wire 1 NE final_not $end

$scope module S_not $end
$var wire 1 IE out $end
$var wire 1 eD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 JE out $end
$var wire 1 IE in1 $end
$var wire 1 nD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 LE out $end
$var wire 1 JE in1 $end
$var wire 1 JE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 KE out $end
$var wire 1 eD in1 $end
$var wire 1 oD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ME out $end
$var wire 1 KE in1 $end
$var wire 1 KE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 NE out $end
$var wire 1 LE in1 $end
$var wire 1 ME in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a> out $end
$var wire 1 NE in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 `> Out $end
$var wire 1 eD S $end
$var wire 1 pD InpA $end
$var wire 1 qD InpB $end
$var wire 1 OE notS $end
$var wire 1 PE nand1 $end
$var wire 1 QE nand2 $end
$var wire 1 RE inputA $end
$var wire 1 SE inputB $end
$var wire 1 TE final_not $end

$scope module S_not $end
$var wire 1 OE out $end
$var wire 1 eD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 PE out $end
$var wire 1 OE in1 $end
$var wire 1 pD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 RE out $end
$var wire 1 PE in1 $end
$var wire 1 PE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 QE out $end
$var wire 1 eD in1 $end
$var wire 1 qD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 SE out $end
$var wire 1 QE in1 $end
$var wire 1 QE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 TE out $end
$var wire 1 RE in1 $end
$var wire 1 SE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `> out $end
$var wire 1 TE in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 _> Out $end
$var wire 1 eD S $end
$var wire 1 rD InpA $end
$var wire 1 sD InpB $end
$var wire 1 UE notS $end
$var wire 1 VE nand1 $end
$var wire 1 WE nand2 $end
$var wire 1 XE inputA $end
$var wire 1 YE inputB $end
$var wire 1 ZE final_not $end

$scope module S_not $end
$var wire 1 UE out $end
$var wire 1 eD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 VE out $end
$var wire 1 UE in1 $end
$var wire 1 rD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 XE out $end
$var wire 1 VE in1 $end
$var wire 1 VE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 WE out $end
$var wire 1 eD in1 $end
$var wire 1 sD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 YE out $end
$var wire 1 WE in1 $end
$var wire 1 WE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ZE out $end
$var wire 1 XE in1 $end
$var wire 1 YE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _> out $end
$var wire 1 ZE in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ^> Out $end
$var wire 1 eD S $end
$var wire 1 tD InpA $end
$var wire 1 vD InpB $end
$var wire 1 [E notS $end
$var wire 1 \E nand1 $end
$var wire 1 ]E nand2 $end
$var wire 1 ^E inputA $end
$var wire 1 _E inputB $end
$var wire 1 `E final_not $end

$scope module S_not $end
$var wire 1 [E out $end
$var wire 1 eD in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \E out $end
$var wire 1 [E in1 $end
$var wire 1 tD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^E out $end
$var wire 1 \E in1 $end
$var wire 1 \E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]E out $end
$var wire 1 eD in1 $end
$var wire 1 vD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _E out $end
$var wire 1 ]E in1 $end
$var wire 1 ]E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `E out $end
$var wire 1 ^E in1 $end
$var wire 1 _E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^> out $end
$var wire 1 `E in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 Z> Out [3] $end
$var wire 1 [> Out [2] $end
$var wire 1 \> Out [1] $end
$var wire 1 ]> Out [0] $end
$var wire 1 aE S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 J> InpA [3] $end
$var wire 1 K> InpA [2] $end
$var wire 1 L> InpA [1] $end
$var wire 1 M> InpA [0] $end
$var wire 1 L> InpB [3] $end
$var wire 1 M> InpB [2] $end
$var wire 1 N> InpB [1] $end
$var wire 1 O> InpB [0] $end
$var wire 1 bE InpC [3] $end
$var wire 1 cE InpC [2] $end
$var wire 1 dE InpC [1] $end
$var wire 1 eE InpC [0] $end
$var wire 1 fE InpD [3] $end
$var wire 1 gE InpD [2] $end
$var wire 1 hE InpD [1] $end
$var wire 1 iE InpD [0] $end
$var wire 1 jE stage1_1_bit0 $end
$var wire 1 kE stage1_2_bit0 $end
$var wire 1 lE stage1_1_bit1 $end
$var wire 1 mE stage1_2_bit1 $end
$var wire 1 nE stage1_1_bit2 $end
$var wire 1 oE stage1_2_bit2 $end
$var wire 1 pE stage1_1_bit3 $end
$var wire 1 qE stage1_2_bit4 $end
$var wire 1 rE stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 jE Out $end
$var wire 1 i+ S $end
$var wire 1 M> InpA $end
$var wire 1 O> InpB $end
$var wire 1 sE notS $end
$var wire 1 tE nand1 $end
$var wire 1 uE nand2 $end
$var wire 1 vE inputA $end
$var wire 1 wE inputB $end
$var wire 1 xE final_not $end

$scope module S_not $end
$var wire 1 sE out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tE out $end
$var wire 1 sE in1 $end
$var wire 1 M> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vE out $end
$var wire 1 tE in1 $end
$var wire 1 tE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uE out $end
$var wire 1 i+ in1 $end
$var wire 1 O> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wE out $end
$var wire 1 uE in1 $end
$var wire 1 uE in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xE out $end
$var wire 1 vE in1 $end
$var wire 1 wE in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jE out $end
$var wire 1 xE in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 lE Out $end
$var wire 1 i+ S $end
$var wire 1 L> InpA $end
$var wire 1 N> InpB $end
$var wire 1 yE notS $end
$var wire 1 zE nand1 $end
$var wire 1 {E nand2 $end
$var wire 1 |E inputA $end
$var wire 1 }E inputB $end
$var wire 1 ~E final_not $end

$scope module S_not $end
$var wire 1 yE out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zE out $end
$var wire 1 yE in1 $end
$var wire 1 L> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |E out $end
$var wire 1 zE in1 $end
$var wire 1 zE in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {E out $end
$var wire 1 i+ in1 $end
$var wire 1 N> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }E out $end
$var wire 1 {E in1 $end
$var wire 1 {E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~E out $end
$var wire 1 |E in1 $end
$var wire 1 }E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lE out $end
$var wire 1 ~E in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 nE Out $end
$var wire 1 i+ S $end
$var wire 1 K> InpA $end
$var wire 1 M> InpB $end
$var wire 1 !F notS $end
$var wire 1 "F nand1 $end
$var wire 1 #F nand2 $end
$var wire 1 $F inputA $end
$var wire 1 %F inputB $end
$var wire 1 &F final_not $end

$scope module S_not $end
$var wire 1 !F out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "F out $end
$var wire 1 !F in1 $end
$var wire 1 K> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $F out $end
$var wire 1 "F in1 $end
$var wire 1 "F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #F out $end
$var wire 1 i+ in1 $end
$var wire 1 M> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %F out $end
$var wire 1 #F in1 $end
$var wire 1 #F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &F out $end
$var wire 1 $F in1 $end
$var wire 1 %F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nE out $end
$var wire 1 &F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 pE Out $end
$var wire 1 i+ S $end
$var wire 1 J> InpA $end
$var wire 1 L> InpB $end
$var wire 1 'F notS $end
$var wire 1 (F nand1 $end
$var wire 1 )F nand2 $end
$var wire 1 *F inputA $end
$var wire 1 +F inputB $end
$var wire 1 ,F final_not $end

$scope module S_not $end
$var wire 1 'F out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (F out $end
$var wire 1 'F in1 $end
$var wire 1 J> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *F out $end
$var wire 1 (F in1 $end
$var wire 1 (F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )F out $end
$var wire 1 i+ in1 $end
$var wire 1 L> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +F out $end
$var wire 1 )F in1 $end
$var wire 1 )F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,F out $end
$var wire 1 *F in1 $end
$var wire 1 +F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pE out $end
$var wire 1 ,F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 kE Out $end
$var wire 1 i+ S $end
$var wire 1 eE InpA $end
$var wire 1 iE InpB $end
$var wire 1 -F notS $end
$var wire 1 .F nand1 $end
$var wire 1 /F nand2 $end
$var wire 1 0F inputA $end
$var wire 1 1F inputB $end
$var wire 1 2F final_not $end

$scope module S_not $end
$var wire 1 -F out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .F out $end
$var wire 1 -F in1 $end
$var wire 1 eE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0F out $end
$var wire 1 .F in1 $end
$var wire 1 .F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /F out $end
$var wire 1 i+ in1 $end
$var wire 1 iE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1F out $end
$var wire 1 /F in1 $end
$var wire 1 /F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2F out $end
$var wire 1 0F in1 $end
$var wire 1 1F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kE out $end
$var wire 1 2F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 mE Out $end
$var wire 1 i+ S $end
$var wire 1 dE InpA $end
$var wire 1 hE InpB $end
$var wire 1 3F notS $end
$var wire 1 4F nand1 $end
$var wire 1 5F nand2 $end
$var wire 1 6F inputA $end
$var wire 1 7F inputB $end
$var wire 1 8F final_not $end

$scope module S_not $end
$var wire 1 3F out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4F out $end
$var wire 1 3F in1 $end
$var wire 1 dE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6F out $end
$var wire 1 4F in1 $end
$var wire 1 4F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5F out $end
$var wire 1 i+ in1 $end
$var wire 1 hE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7F out $end
$var wire 1 5F in1 $end
$var wire 1 5F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8F out $end
$var wire 1 6F in1 $end
$var wire 1 7F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mE out $end
$var wire 1 8F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 oE Out $end
$var wire 1 i+ S $end
$var wire 1 cE InpA $end
$var wire 1 gE InpB $end
$var wire 1 9F notS $end
$var wire 1 :F nand1 $end
$var wire 1 ;F nand2 $end
$var wire 1 <F inputA $end
$var wire 1 =F inputB $end
$var wire 1 >F final_not $end

$scope module S_not $end
$var wire 1 9F out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :F out $end
$var wire 1 9F in1 $end
$var wire 1 cE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <F out $end
$var wire 1 :F in1 $end
$var wire 1 :F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;F out $end
$var wire 1 i+ in1 $end
$var wire 1 gE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =F out $end
$var wire 1 ;F in1 $end
$var wire 1 ;F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >F out $end
$var wire 1 <F in1 $end
$var wire 1 =F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oE out $end
$var wire 1 >F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 rE Out $end
$var wire 1 i+ S $end
$var wire 1 bE InpA $end
$var wire 1 fE InpB $end
$var wire 1 ?F notS $end
$var wire 1 @F nand1 $end
$var wire 1 AF nand2 $end
$var wire 1 BF inputA $end
$var wire 1 CF inputB $end
$var wire 1 DF final_not $end

$scope module S_not $end
$var wire 1 ?F out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @F out $end
$var wire 1 ?F in1 $end
$var wire 1 bE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BF out $end
$var wire 1 @F in1 $end
$var wire 1 @F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AF out $end
$var wire 1 i+ in1 $end
$var wire 1 fE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CF out $end
$var wire 1 AF in1 $end
$var wire 1 AF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DF out $end
$var wire 1 BF in1 $end
$var wire 1 CF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rE out $end
$var wire 1 DF in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ]> Out $end
$var wire 1 aE S $end
$var wire 1 jE InpA $end
$var wire 1 kE InpB $end
$var wire 1 EF notS $end
$var wire 1 FF nand1 $end
$var wire 1 GF nand2 $end
$var wire 1 HF inputA $end
$var wire 1 IF inputB $end
$var wire 1 JF final_not $end

$scope module S_not $end
$var wire 1 EF out $end
$var wire 1 aE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FF out $end
$var wire 1 EF in1 $end
$var wire 1 jE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HF out $end
$var wire 1 FF in1 $end
$var wire 1 FF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GF out $end
$var wire 1 aE in1 $end
$var wire 1 kE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IF out $end
$var wire 1 GF in1 $end
$var wire 1 GF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JF out $end
$var wire 1 HF in1 $end
$var wire 1 IF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]> out $end
$var wire 1 JF in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 \> Out $end
$var wire 1 aE S $end
$var wire 1 lE InpA $end
$var wire 1 mE InpB $end
$var wire 1 KF notS $end
$var wire 1 LF nand1 $end
$var wire 1 MF nand2 $end
$var wire 1 NF inputA $end
$var wire 1 OF inputB $end
$var wire 1 PF final_not $end

$scope module S_not $end
$var wire 1 KF out $end
$var wire 1 aE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LF out $end
$var wire 1 KF in1 $end
$var wire 1 lE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NF out $end
$var wire 1 LF in1 $end
$var wire 1 LF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MF out $end
$var wire 1 aE in1 $end
$var wire 1 mE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OF out $end
$var wire 1 MF in1 $end
$var wire 1 MF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PF out $end
$var wire 1 NF in1 $end
$var wire 1 OF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \> out $end
$var wire 1 PF in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 [> Out $end
$var wire 1 aE S $end
$var wire 1 nE InpA $end
$var wire 1 oE InpB $end
$var wire 1 QF notS $end
$var wire 1 RF nand1 $end
$var wire 1 SF nand2 $end
$var wire 1 TF inputA $end
$var wire 1 UF inputB $end
$var wire 1 VF final_not $end

$scope module S_not $end
$var wire 1 QF out $end
$var wire 1 aE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RF out $end
$var wire 1 QF in1 $end
$var wire 1 nE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TF out $end
$var wire 1 RF in1 $end
$var wire 1 RF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SF out $end
$var wire 1 aE in1 $end
$var wire 1 oE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UF out $end
$var wire 1 SF in1 $end
$var wire 1 SF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VF out $end
$var wire 1 TF in1 $end
$var wire 1 UF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [> out $end
$var wire 1 VF in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Z> Out $end
$var wire 1 aE S $end
$var wire 1 pE InpA $end
$var wire 1 rE InpB $end
$var wire 1 WF notS $end
$var wire 1 XF nand1 $end
$var wire 1 YF nand2 $end
$var wire 1 ZF inputA $end
$var wire 1 [F inputB $end
$var wire 1 \F final_not $end

$scope module S_not $end
$var wire 1 WF out $end
$var wire 1 aE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XF out $end
$var wire 1 WF in1 $end
$var wire 1 pE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZF out $end
$var wire 1 XF in1 $end
$var wire 1 XF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YF out $end
$var wire 1 aE in1 $end
$var wire 1 rE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [F out $end
$var wire 1 YF in1 $end
$var wire 1 YF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \F out $end
$var wire 1 ZF in1 $end
$var wire 1 [F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z> out $end
$var wire 1 \F in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 v> Out [3] $end
$var wire 1 w> Out [2] $end
$var wire 1 x> Out [1] $end
$var wire 1 y> Out [0] $end
$var wire 1 ]F S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 f> InpA [3] $end
$var wire 1 g> InpA [2] $end
$var wire 1 h> InpA [1] $end
$var wire 1 i> InpA [0] $end
$var wire 1 ^F InpB [3] $end
$var wire 1 _F InpB [2] $end
$var wire 1 `F InpB [1] $end
$var wire 1 aF InpB [0] $end
$var wire 1 bF InpC [3] $end
$var wire 1 cF InpC [2] $end
$var wire 1 dF InpC [1] $end
$var wire 1 eF InpC [0] $end
$var wire 1 fF InpD [3] $end
$var wire 1 gF InpD [2] $end
$var wire 1 hF InpD [1] $end
$var wire 1 iF InpD [0] $end
$var wire 1 jF stage1_1_bit0 $end
$var wire 1 kF stage1_2_bit0 $end
$var wire 1 lF stage1_1_bit1 $end
$var wire 1 mF stage1_2_bit1 $end
$var wire 1 nF stage1_1_bit2 $end
$var wire 1 oF stage1_2_bit2 $end
$var wire 1 pF stage1_1_bit3 $end
$var wire 1 qF stage1_2_bit4 $end
$var wire 1 rF stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 jF Out $end
$var wire 1 h+ S $end
$var wire 1 i> InpA $end
$var wire 1 aF InpB $end
$var wire 1 sF notS $end
$var wire 1 tF nand1 $end
$var wire 1 uF nand2 $end
$var wire 1 vF inputA $end
$var wire 1 wF inputB $end
$var wire 1 xF final_not $end

$scope module S_not $end
$var wire 1 sF out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tF out $end
$var wire 1 sF in1 $end
$var wire 1 i> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vF out $end
$var wire 1 tF in1 $end
$var wire 1 tF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uF out $end
$var wire 1 h+ in1 $end
$var wire 1 aF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wF out $end
$var wire 1 uF in1 $end
$var wire 1 uF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xF out $end
$var wire 1 vF in1 $end
$var wire 1 wF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jF out $end
$var wire 1 xF in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 lF Out $end
$var wire 1 h+ S $end
$var wire 1 h> InpA $end
$var wire 1 `F InpB $end
$var wire 1 yF notS $end
$var wire 1 zF nand1 $end
$var wire 1 {F nand2 $end
$var wire 1 |F inputA $end
$var wire 1 }F inputB $end
$var wire 1 ~F final_not $end

$scope module S_not $end
$var wire 1 yF out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zF out $end
$var wire 1 yF in1 $end
$var wire 1 h> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |F out $end
$var wire 1 zF in1 $end
$var wire 1 zF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {F out $end
$var wire 1 h+ in1 $end
$var wire 1 `F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }F out $end
$var wire 1 {F in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~F out $end
$var wire 1 |F in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lF out $end
$var wire 1 ~F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 nF Out $end
$var wire 1 h+ S $end
$var wire 1 g> InpA $end
$var wire 1 _F InpB $end
$var wire 1 !G notS $end
$var wire 1 "G nand1 $end
$var wire 1 #G nand2 $end
$var wire 1 $G inputA $end
$var wire 1 %G inputB $end
$var wire 1 &G final_not $end

$scope module S_not $end
$var wire 1 !G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "G out $end
$var wire 1 !G in1 $end
$var wire 1 g> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $G out $end
$var wire 1 "G in1 $end
$var wire 1 "G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #G out $end
$var wire 1 h+ in1 $end
$var wire 1 _F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %G out $end
$var wire 1 #G in1 $end
$var wire 1 #G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &G out $end
$var wire 1 $G in1 $end
$var wire 1 %G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nF out $end
$var wire 1 &G in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 pF Out $end
$var wire 1 h+ S $end
$var wire 1 f> InpA $end
$var wire 1 ^F InpB $end
$var wire 1 'G notS $end
$var wire 1 (G nand1 $end
$var wire 1 )G nand2 $end
$var wire 1 *G inputA $end
$var wire 1 +G inputB $end
$var wire 1 ,G final_not $end

$scope module S_not $end
$var wire 1 'G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (G out $end
$var wire 1 'G in1 $end
$var wire 1 f> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *G out $end
$var wire 1 (G in1 $end
$var wire 1 (G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )G out $end
$var wire 1 h+ in1 $end
$var wire 1 ^F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +G out $end
$var wire 1 )G in1 $end
$var wire 1 )G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,G out $end
$var wire 1 *G in1 $end
$var wire 1 +G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pF out $end
$var wire 1 ,G in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 kF Out $end
$var wire 1 h+ S $end
$var wire 1 eF InpA $end
$var wire 1 iF InpB $end
$var wire 1 -G notS $end
$var wire 1 .G nand1 $end
$var wire 1 /G nand2 $end
$var wire 1 0G inputA $end
$var wire 1 1G inputB $end
$var wire 1 2G final_not $end

$scope module S_not $end
$var wire 1 -G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .G out $end
$var wire 1 -G in1 $end
$var wire 1 eF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0G out $end
$var wire 1 .G in1 $end
$var wire 1 .G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /G out $end
$var wire 1 h+ in1 $end
$var wire 1 iF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1G out $end
$var wire 1 /G in1 $end
$var wire 1 /G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2G out $end
$var wire 1 0G in1 $end
$var wire 1 1G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kF out $end
$var wire 1 2G in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 mF Out $end
$var wire 1 h+ S $end
$var wire 1 dF InpA $end
$var wire 1 hF InpB $end
$var wire 1 3G notS $end
$var wire 1 4G nand1 $end
$var wire 1 5G nand2 $end
$var wire 1 6G inputA $end
$var wire 1 7G inputB $end
$var wire 1 8G final_not $end

$scope module S_not $end
$var wire 1 3G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4G out $end
$var wire 1 3G in1 $end
$var wire 1 dF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6G out $end
$var wire 1 4G in1 $end
$var wire 1 4G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5G out $end
$var wire 1 h+ in1 $end
$var wire 1 hF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7G out $end
$var wire 1 5G in1 $end
$var wire 1 5G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8G out $end
$var wire 1 6G in1 $end
$var wire 1 7G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mF out $end
$var wire 1 8G in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 oF Out $end
$var wire 1 h+ S $end
$var wire 1 cF InpA $end
$var wire 1 gF InpB $end
$var wire 1 9G notS $end
$var wire 1 :G nand1 $end
$var wire 1 ;G nand2 $end
$var wire 1 <G inputA $end
$var wire 1 =G inputB $end
$var wire 1 >G final_not $end

$scope module S_not $end
$var wire 1 9G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :G out $end
$var wire 1 9G in1 $end
$var wire 1 cF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <G out $end
$var wire 1 :G in1 $end
$var wire 1 :G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;G out $end
$var wire 1 h+ in1 $end
$var wire 1 gF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =G out $end
$var wire 1 ;G in1 $end
$var wire 1 ;G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >G out $end
$var wire 1 <G in1 $end
$var wire 1 =G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oF out $end
$var wire 1 >G in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 rF Out $end
$var wire 1 h+ S $end
$var wire 1 bF InpA $end
$var wire 1 fF InpB $end
$var wire 1 ?G notS $end
$var wire 1 @G nand1 $end
$var wire 1 AG nand2 $end
$var wire 1 BG inputA $end
$var wire 1 CG inputB $end
$var wire 1 DG final_not $end

$scope module S_not $end
$var wire 1 ?G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @G out $end
$var wire 1 ?G in1 $end
$var wire 1 bF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BG out $end
$var wire 1 @G in1 $end
$var wire 1 @G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AG out $end
$var wire 1 h+ in1 $end
$var wire 1 fF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CG out $end
$var wire 1 AG in1 $end
$var wire 1 AG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DG out $end
$var wire 1 BG in1 $end
$var wire 1 CG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rF out $end
$var wire 1 DG in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 y> Out $end
$var wire 1 ]F S $end
$var wire 1 jF InpA $end
$var wire 1 kF InpB $end
$var wire 1 EG notS $end
$var wire 1 FG nand1 $end
$var wire 1 GG nand2 $end
$var wire 1 HG inputA $end
$var wire 1 IG inputB $end
$var wire 1 JG final_not $end

$scope module S_not $end
$var wire 1 EG out $end
$var wire 1 ]F in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FG out $end
$var wire 1 EG in1 $end
$var wire 1 jF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HG out $end
$var wire 1 FG in1 $end
$var wire 1 FG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GG out $end
$var wire 1 ]F in1 $end
$var wire 1 kF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IG out $end
$var wire 1 GG in1 $end
$var wire 1 GG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JG out $end
$var wire 1 HG in1 $end
$var wire 1 IG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y> out $end
$var wire 1 JG in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 x> Out $end
$var wire 1 ]F S $end
$var wire 1 lF InpA $end
$var wire 1 mF InpB $end
$var wire 1 KG notS $end
$var wire 1 LG nand1 $end
$var wire 1 MG nand2 $end
$var wire 1 NG inputA $end
$var wire 1 OG inputB $end
$var wire 1 PG final_not $end

$scope module S_not $end
$var wire 1 KG out $end
$var wire 1 ]F in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LG out $end
$var wire 1 KG in1 $end
$var wire 1 lF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NG out $end
$var wire 1 LG in1 $end
$var wire 1 LG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MG out $end
$var wire 1 ]F in1 $end
$var wire 1 mF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OG out $end
$var wire 1 MG in1 $end
$var wire 1 MG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PG out $end
$var wire 1 NG in1 $end
$var wire 1 OG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x> out $end
$var wire 1 PG in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 w> Out $end
$var wire 1 ]F S $end
$var wire 1 nF InpA $end
$var wire 1 oF InpB $end
$var wire 1 QG notS $end
$var wire 1 RG nand1 $end
$var wire 1 SG nand2 $end
$var wire 1 TG inputA $end
$var wire 1 UG inputB $end
$var wire 1 VG final_not $end

$scope module S_not $end
$var wire 1 QG out $end
$var wire 1 ]F in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RG out $end
$var wire 1 QG in1 $end
$var wire 1 nF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TG out $end
$var wire 1 RG in1 $end
$var wire 1 RG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SG out $end
$var wire 1 ]F in1 $end
$var wire 1 oF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UG out $end
$var wire 1 SG in1 $end
$var wire 1 SG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VG out $end
$var wire 1 TG in1 $end
$var wire 1 UG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w> out $end
$var wire 1 VG in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 v> Out $end
$var wire 1 ]F S $end
$var wire 1 pF InpA $end
$var wire 1 rF InpB $end
$var wire 1 WG notS $end
$var wire 1 XG nand1 $end
$var wire 1 YG nand2 $end
$var wire 1 ZG inputA $end
$var wire 1 [G inputB $end
$var wire 1 \G final_not $end

$scope module S_not $end
$var wire 1 WG out $end
$var wire 1 ]F in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XG out $end
$var wire 1 WG in1 $end
$var wire 1 pF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZG out $end
$var wire 1 XG in1 $end
$var wire 1 XG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YG out $end
$var wire 1 ]F in1 $end
$var wire 1 rF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [G out $end
$var wire 1 YG in1 $end
$var wire 1 YG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \G out $end
$var wire 1 ZG in1 $end
$var wire 1 [G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v> out $end
$var wire 1 \G in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 r> Out [3] $end
$var wire 1 s> Out [2] $end
$var wire 1 t> Out [1] $end
$var wire 1 u> Out [0] $end
$var wire 1 ]G S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 b> InpA [3] $end
$var wire 1 c> InpA [2] $end
$var wire 1 d> InpA [1] $end
$var wire 1 e> InpA [0] $end
$var wire 1 f> InpB [3] $end
$var wire 1 g> InpB [2] $end
$var wire 1 h> InpB [1] $end
$var wire 1 i> InpB [0] $end
$var wire 1 ^G InpC [3] $end
$var wire 1 _G InpC [2] $end
$var wire 1 `G InpC [1] $end
$var wire 1 aG InpC [0] $end
$var wire 1 bG InpD [3] $end
$var wire 1 cG InpD [2] $end
$var wire 1 dG InpD [1] $end
$var wire 1 eG InpD [0] $end
$var wire 1 fG stage1_1_bit0 $end
$var wire 1 gG stage1_2_bit0 $end
$var wire 1 hG stage1_1_bit1 $end
$var wire 1 iG stage1_2_bit1 $end
$var wire 1 jG stage1_1_bit2 $end
$var wire 1 kG stage1_2_bit2 $end
$var wire 1 lG stage1_1_bit3 $end
$var wire 1 mG stage1_2_bit4 $end
$var wire 1 nG stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 fG Out $end
$var wire 1 h+ S $end
$var wire 1 e> InpA $end
$var wire 1 i> InpB $end
$var wire 1 oG notS $end
$var wire 1 pG nand1 $end
$var wire 1 qG nand2 $end
$var wire 1 rG inputA $end
$var wire 1 sG inputB $end
$var wire 1 tG final_not $end

$scope module S_not $end
$var wire 1 oG out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pG out $end
$var wire 1 oG in1 $end
$var wire 1 e> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rG out $end
$var wire 1 pG in1 $end
$var wire 1 pG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qG out $end
$var wire 1 h+ in1 $end
$var wire 1 i> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sG out $end
$var wire 1 qG in1 $end
$var wire 1 qG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tG out $end
$var wire 1 rG in1 $end
$var wire 1 sG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fG out $end
$var wire 1 tG in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 hG Out $end
$var wire 1 h+ S $end
$var wire 1 d> InpA $end
$var wire 1 h> InpB $end
$var wire 1 uG notS $end
$var wire 1 vG nand1 $end
$var wire 1 wG nand2 $end
$var wire 1 xG inputA $end
$var wire 1 yG inputB $end
$var wire 1 zG final_not $end

$scope module S_not $end
$var wire 1 uG out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vG out $end
$var wire 1 uG in1 $end
$var wire 1 d> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xG out $end
$var wire 1 vG in1 $end
$var wire 1 vG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wG out $end
$var wire 1 h+ in1 $end
$var wire 1 h> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yG out $end
$var wire 1 wG in1 $end
$var wire 1 wG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zG out $end
$var wire 1 xG in1 $end
$var wire 1 yG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hG out $end
$var wire 1 zG in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 jG Out $end
$var wire 1 h+ S $end
$var wire 1 c> InpA $end
$var wire 1 g> InpB $end
$var wire 1 {G notS $end
$var wire 1 |G nand1 $end
$var wire 1 }G nand2 $end
$var wire 1 ~G inputA $end
$var wire 1 !H inputB $end
$var wire 1 "H final_not $end

$scope module S_not $end
$var wire 1 {G out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |G out $end
$var wire 1 {G in1 $end
$var wire 1 c> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~G out $end
$var wire 1 |G in1 $end
$var wire 1 |G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }G out $end
$var wire 1 h+ in1 $end
$var wire 1 g> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !H out $end
$var wire 1 }G in1 $end
$var wire 1 }G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "H out $end
$var wire 1 ~G in1 $end
$var wire 1 !H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jG out $end
$var wire 1 "H in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 lG Out $end
$var wire 1 h+ S $end
$var wire 1 b> InpA $end
$var wire 1 f> InpB $end
$var wire 1 #H notS $end
$var wire 1 $H nand1 $end
$var wire 1 %H nand2 $end
$var wire 1 &H inputA $end
$var wire 1 'H inputB $end
$var wire 1 (H final_not $end

$scope module S_not $end
$var wire 1 #H out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $H out $end
$var wire 1 #H in1 $end
$var wire 1 b> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &H out $end
$var wire 1 $H in1 $end
$var wire 1 $H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %H out $end
$var wire 1 h+ in1 $end
$var wire 1 f> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'H out $end
$var wire 1 %H in1 $end
$var wire 1 %H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (H out $end
$var wire 1 &H in1 $end
$var wire 1 'H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lG out $end
$var wire 1 (H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 gG Out $end
$var wire 1 h+ S $end
$var wire 1 aG InpA $end
$var wire 1 eG InpB $end
$var wire 1 )H notS $end
$var wire 1 *H nand1 $end
$var wire 1 +H nand2 $end
$var wire 1 ,H inputA $end
$var wire 1 -H inputB $end
$var wire 1 .H final_not $end

$scope module S_not $end
$var wire 1 )H out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *H out $end
$var wire 1 )H in1 $end
$var wire 1 aG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,H out $end
$var wire 1 *H in1 $end
$var wire 1 *H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +H out $end
$var wire 1 h+ in1 $end
$var wire 1 eG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -H out $end
$var wire 1 +H in1 $end
$var wire 1 +H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .H out $end
$var wire 1 ,H in1 $end
$var wire 1 -H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gG out $end
$var wire 1 .H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 iG Out $end
$var wire 1 h+ S $end
$var wire 1 `G InpA $end
$var wire 1 dG InpB $end
$var wire 1 /H notS $end
$var wire 1 0H nand1 $end
$var wire 1 1H nand2 $end
$var wire 1 2H inputA $end
$var wire 1 3H inputB $end
$var wire 1 4H final_not $end

$scope module S_not $end
$var wire 1 /H out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0H out $end
$var wire 1 /H in1 $end
$var wire 1 `G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2H out $end
$var wire 1 0H in1 $end
$var wire 1 0H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1H out $end
$var wire 1 h+ in1 $end
$var wire 1 dG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3H out $end
$var wire 1 1H in1 $end
$var wire 1 1H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4H out $end
$var wire 1 2H in1 $end
$var wire 1 3H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iG out $end
$var wire 1 4H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 kG Out $end
$var wire 1 h+ S $end
$var wire 1 _G InpA $end
$var wire 1 cG InpB $end
$var wire 1 5H notS $end
$var wire 1 6H nand1 $end
$var wire 1 7H nand2 $end
$var wire 1 8H inputA $end
$var wire 1 9H inputB $end
$var wire 1 :H final_not $end

$scope module S_not $end
$var wire 1 5H out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6H out $end
$var wire 1 5H in1 $end
$var wire 1 _G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8H out $end
$var wire 1 6H in1 $end
$var wire 1 6H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7H out $end
$var wire 1 h+ in1 $end
$var wire 1 cG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9H out $end
$var wire 1 7H in1 $end
$var wire 1 7H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :H out $end
$var wire 1 8H in1 $end
$var wire 1 9H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kG out $end
$var wire 1 :H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 nG Out $end
$var wire 1 h+ S $end
$var wire 1 ^G InpA $end
$var wire 1 bG InpB $end
$var wire 1 ;H notS $end
$var wire 1 <H nand1 $end
$var wire 1 =H nand2 $end
$var wire 1 >H inputA $end
$var wire 1 ?H inputB $end
$var wire 1 @H final_not $end

$scope module S_not $end
$var wire 1 ;H out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <H out $end
$var wire 1 ;H in1 $end
$var wire 1 ^G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >H out $end
$var wire 1 <H in1 $end
$var wire 1 <H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =H out $end
$var wire 1 h+ in1 $end
$var wire 1 bG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?H out $end
$var wire 1 =H in1 $end
$var wire 1 =H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @H out $end
$var wire 1 >H in1 $end
$var wire 1 ?H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nG out $end
$var wire 1 @H in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 u> Out $end
$var wire 1 ]G S $end
$var wire 1 fG InpA $end
$var wire 1 gG InpB $end
$var wire 1 AH notS $end
$var wire 1 BH nand1 $end
$var wire 1 CH nand2 $end
$var wire 1 DH inputA $end
$var wire 1 EH inputB $end
$var wire 1 FH final_not $end

$scope module S_not $end
$var wire 1 AH out $end
$var wire 1 ]G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BH out $end
$var wire 1 AH in1 $end
$var wire 1 fG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DH out $end
$var wire 1 BH in1 $end
$var wire 1 BH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CH out $end
$var wire 1 ]G in1 $end
$var wire 1 gG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EH out $end
$var wire 1 CH in1 $end
$var wire 1 CH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FH out $end
$var wire 1 DH in1 $end
$var wire 1 EH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u> out $end
$var wire 1 FH in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 t> Out $end
$var wire 1 ]G S $end
$var wire 1 hG InpA $end
$var wire 1 iG InpB $end
$var wire 1 GH notS $end
$var wire 1 HH nand1 $end
$var wire 1 IH nand2 $end
$var wire 1 JH inputA $end
$var wire 1 KH inputB $end
$var wire 1 LH final_not $end

$scope module S_not $end
$var wire 1 GH out $end
$var wire 1 ]G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HH out $end
$var wire 1 GH in1 $end
$var wire 1 hG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JH out $end
$var wire 1 HH in1 $end
$var wire 1 HH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IH out $end
$var wire 1 ]G in1 $end
$var wire 1 iG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KH out $end
$var wire 1 IH in1 $end
$var wire 1 IH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LH out $end
$var wire 1 JH in1 $end
$var wire 1 KH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t> out $end
$var wire 1 LH in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 s> Out $end
$var wire 1 ]G S $end
$var wire 1 jG InpA $end
$var wire 1 kG InpB $end
$var wire 1 MH notS $end
$var wire 1 NH nand1 $end
$var wire 1 OH nand2 $end
$var wire 1 PH inputA $end
$var wire 1 QH inputB $end
$var wire 1 RH final_not $end

$scope module S_not $end
$var wire 1 MH out $end
$var wire 1 ]G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NH out $end
$var wire 1 MH in1 $end
$var wire 1 jG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PH out $end
$var wire 1 NH in1 $end
$var wire 1 NH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OH out $end
$var wire 1 ]G in1 $end
$var wire 1 kG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QH out $end
$var wire 1 OH in1 $end
$var wire 1 OH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RH out $end
$var wire 1 PH in1 $end
$var wire 1 QH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s> out $end
$var wire 1 RH in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 r> Out $end
$var wire 1 ]G S $end
$var wire 1 lG InpA $end
$var wire 1 nG InpB $end
$var wire 1 SH notS $end
$var wire 1 TH nand1 $end
$var wire 1 UH nand2 $end
$var wire 1 VH inputA $end
$var wire 1 WH inputB $end
$var wire 1 XH final_not $end

$scope module S_not $end
$var wire 1 SH out $end
$var wire 1 ]G in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TH out $end
$var wire 1 SH in1 $end
$var wire 1 lG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VH out $end
$var wire 1 TH in1 $end
$var wire 1 TH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UH out $end
$var wire 1 ]G in1 $end
$var wire 1 nG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WH out $end
$var wire 1 UH in1 $end
$var wire 1 UH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XH out $end
$var wire 1 VH in1 $end
$var wire 1 WH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r> out $end
$var wire 1 XH in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 n> Out [3] $end
$var wire 1 o> Out [2] $end
$var wire 1 p> Out [1] $end
$var wire 1 q> Out [0] $end
$var wire 1 YH S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 ^> InpA [3] $end
$var wire 1 _> InpA [2] $end
$var wire 1 `> InpA [1] $end
$var wire 1 a> InpA [0] $end
$var wire 1 b> InpB [3] $end
$var wire 1 c> InpB [2] $end
$var wire 1 d> InpB [1] $end
$var wire 1 e> InpB [0] $end
$var wire 1 ZH InpC [3] $end
$var wire 1 [H InpC [2] $end
$var wire 1 \H InpC [1] $end
$var wire 1 ]H InpC [0] $end
$var wire 1 ^H InpD [3] $end
$var wire 1 _H InpD [2] $end
$var wire 1 `H InpD [1] $end
$var wire 1 aH InpD [0] $end
$var wire 1 bH stage1_1_bit0 $end
$var wire 1 cH stage1_2_bit0 $end
$var wire 1 dH stage1_1_bit1 $end
$var wire 1 eH stage1_2_bit1 $end
$var wire 1 fH stage1_1_bit2 $end
$var wire 1 gH stage1_2_bit2 $end
$var wire 1 hH stage1_1_bit3 $end
$var wire 1 iH stage1_2_bit4 $end
$var wire 1 jH stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 bH Out $end
$var wire 1 h+ S $end
$var wire 1 a> InpA $end
$var wire 1 e> InpB $end
$var wire 1 kH notS $end
$var wire 1 lH nand1 $end
$var wire 1 mH nand2 $end
$var wire 1 nH inputA $end
$var wire 1 oH inputB $end
$var wire 1 pH final_not $end

$scope module S_not $end
$var wire 1 kH out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lH out $end
$var wire 1 kH in1 $end
$var wire 1 a> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nH out $end
$var wire 1 lH in1 $end
$var wire 1 lH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mH out $end
$var wire 1 h+ in1 $end
$var wire 1 e> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oH out $end
$var wire 1 mH in1 $end
$var wire 1 mH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pH out $end
$var wire 1 nH in1 $end
$var wire 1 oH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bH out $end
$var wire 1 pH in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 dH Out $end
$var wire 1 h+ S $end
$var wire 1 `> InpA $end
$var wire 1 d> InpB $end
$var wire 1 qH notS $end
$var wire 1 rH nand1 $end
$var wire 1 sH nand2 $end
$var wire 1 tH inputA $end
$var wire 1 uH inputB $end
$var wire 1 vH final_not $end

$scope module S_not $end
$var wire 1 qH out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rH out $end
$var wire 1 qH in1 $end
$var wire 1 `> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tH out $end
$var wire 1 rH in1 $end
$var wire 1 rH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sH out $end
$var wire 1 h+ in1 $end
$var wire 1 d> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uH out $end
$var wire 1 sH in1 $end
$var wire 1 sH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vH out $end
$var wire 1 tH in1 $end
$var wire 1 uH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dH out $end
$var wire 1 vH in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 fH Out $end
$var wire 1 h+ S $end
$var wire 1 _> InpA $end
$var wire 1 c> InpB $end
$var wire 1 wH notS $end
$var wire 1 xH nand1 $end
$var wire 1 yH nand2 $end
$var wire 1 zH inputA $end
$var wire 1 {H inputB $end
$var wire 1 |H final_not $end

$scope module S_not $end
$var wire 1 wH out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xH out $end
$var wire 1 wH in1 $end
$var wire 1 _> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zH out $end
$var wire 1 xH in1 $end
$var wire 1 xH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yH out $end
$var wire 1 h+ in1 $end
$var wire 1 c> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {H out $end
$var wire 1 yH in1 $end
$var wire 1 yH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |H out $end
$var wire 1 zH in1 $end
$var wire 1 {H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fH out $end
$var wire 1 |H in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 hH Out $end
$var wire 1 h+ S $end
$var wire 1 ^> InpA $end
$var wire 1 b> InpB $end
$var wire 1 }H notS $end
$var wire 1 ~H nand1 $end
$var wire 1 !I nand2 $end
$var wire 1 "I inputA $end
$var wire 1 #I inputB $end
$var wire 1 $I final_not $end

$scope module S_not $end
$var wire 1 }H out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~H out $end
$var wire 1 }H in1 $end
$var wire 1 ^> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "I out $end
$var wire 1 ~H in1 $end
$var wire 1 ~H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !I out $end
$var wire 1 h+ in1 $end
$var wire 1 b> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #I out $end
$var wire 1 !I in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $I out $end
$var wire 1 "I in1 $end
$var wire 1 #I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hH out $end
$var wire 1 $I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 cH Out $end
$var wire 1 h+ S $end
$var wire 1 ]H InpA $end
$var wire 1 aH InpB $end
$var wire 1 %I notS $end
$var wire 1 &I nand1 $end
$var wire 1 'I nand2 $end
$var wire 1 (I inputA $end
$var wire 1 )I inputB $end
$var wire 1 *I final_not $end

$scope module S_not $end
$var wire 1 %I out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &I out $end
$var wire 1 %I in1 $end
$var wire 1 ]H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (I out $end
$var wire 1 &I in1 $end
$var wire 1 &I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'I out $end
$var wire 1 h+ in1 $end
$var wire 1 aH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )I out $end
$var wire 1 'I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *I out $end
$var wire 1 (I in1 $end
$var wire 1 )I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cH out $end
$var wire 1 *I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 eH Out $end
$var wire 1 h+ S $end
$var wire 1 \H InpA $end
$var wire 1 `H InpB $end
$var wire 1 +I notS $end
$var wire 1 ,I nand1 $end
$var wire 1 -I nand2 $end
$var wire 1 .I inputA $end
$var wire 1 /I inputB $end
$var wire 1 0I final_not $end

$scope module S_not $end
$var wire 1 +I out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,I out $end
$var wire 1 +I in1 $end
$var wire 1 \H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .I out $end
$var wire 1 ,I in1 $end
$var wire 1 ,I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -I out $end
$var wire 1 h+ in1 $end
$var wire 1 `H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /I out $end
$var wire 1 -I in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0I out $end
$var wire 1 .I in1 $end
$var wire 1 /I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eH out $end
$var wire 1 0I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 gH Out $end
$var wire 1 h+ S $end
$var wire 1 [H InpA $end
$var wire 1 _H InpB $end
$var wire 1 1I notS $end
$var wire 1 2I nand1 $end
$var wire 1 3I nand2 $end
$var wire 1 4I inputA $end
$var wire 1 5I inputB $end
$var wire 1 6I final_not $end

$scope module S_not $end
$var wire 1 1I out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2I out $end
$var wire 1 1I in1 $end
$var wire 1 [H in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4I out $end
$var wire 1 2I in1 $end
$var wire 1 2I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3I out $end
$var wire 1 h+ in1 $end
$var wire 1 _H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5I out $end
$var wire 1 3I in1 $end
$var wire 1 3I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6I out $end
$var wire 1 4I in1 $end
$var wire 1 5I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gH out $end
$var wire 1 6I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 jH Out $end
$var wire 1 h+ S $end
$var wire 1 ZH InpA $end
$var wire 1 ^H InpB $end
$var wire 1 7I notS $end
$var wire 1 8I nand1 $end
$var wire 1 9I nand2 $end
$var wire 1 :I inputA $end
$var wire 1 ;I inputB $end
$var wire 1 <I final_not $end

$scope module S_not $end
$var wire 1 7I out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8I out $end
$var wire 1 7I in1 $end
$var wire 1 ZH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :I out $end
$var wire 1 8I in1 $end
$var wire 1 8I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9I out $end
$var wire 1 h+ in1 $end
$var wire 1 ^H in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;I out $end
$var wire 1 9I in1 $end
$var wire 1 9I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <I out $end
$var wire 1 :I in1 $end
$var wire 1 ;I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jH out $end
$var wire 1 <I in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 q> Out $end
$var wire 1 YH S $end
$var wire 1 bH InpA $end
$var wire 1 cH InpB $end
$var wire 1 =I notS $end
$var wire 1 >I nand1 $end
$var wire 1 ?I nand2 $end
$var wire 1 @I inputA $end
$var wire 1 AI inputB $end
$var wire 1 BI final_not $end

$scope module S_not $end
$var wire 1 =I out $end
$var wire 1 YH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >I out $end
$var wire 1 =I in1 $end
$var wire 1 bH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @I out $end
$var wire 1 >I in1 $end
$var wire 1 >I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?I out $end
$var wire 1 YH in1 $end
$var wire 1 cH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AI out $end
$var wire 1 ?I in1 $end
$var wire 1 ?I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BI out $end
$var wire 1 @I in1 $end
$var wire 1 AI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q> out $end
$var wire 1 BI in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 p> Out $end
$var wire 1 YH S $end
$var wire 1 dH InpA $end
$var wire 1 eH InpB $end
$var wire 1 CI notS $end
$var wire 1 DI nand1 $end
$var wire 1 EI nand2 $end
$var wire 1 FI inputA $end
$var wire 1 GI inputB $end
$var wire 1 HI final_not $end

$scope module S_not $end
$var wire 1 CI out $end
$var wire 1 YH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DI out $end
$var wire 1 CI in1 $end
$var wire 1 dH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FI out $end
$var wire 1 DI in1 $end
$var wire 1 DI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EI out $end
$var wire 1 YH in1 $end
$var wire 1 eH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GI out $end
$var wire 1 EI in1 $end
$var wire 1 EI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HI out $end
$var wire 1 FI in1 $end
$var wire 1 GI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p> out $end
$var wire 1 HI in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 o> Out $end
$var wire 1 YH S $end
$var wire 1 fH InpA $end
$var wire 1 gH InpB $end
$var wire 1 II notS $end
$var wire 1 JI nand1 $end
$var wire 1 KI nand2 $end
$var wire 1 LI inputA $end
$var wire 1 MI inputB $end
$var wire 1 NI final_not $end

$scope module S_not $end
$var wire 1 II out $end
$var wire 1 YH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 JI out $end
$var wire 1 II in1 $end
$var wire 1 fH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 LI out $end
$var wire 1 JI in1 $end
$var wire 1 JI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 KI out $end
$var wire 1 YH in1 $end
$var wire 1 gH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 MI out $end
$var wire 1 KI in1 $end
$var wire 1 KI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 NI out $end
$var wire 1 LI in1 $end
$var wire 1 MI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o> out $end
$var wire 1 NI in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 n> Out $end
$var wire 1 YH S $end
$var wire 1 hH InpA $end
$var wire 1 jH InpB $end
$var wire 1 OI notS $end
$var wire 1 PI nand1 $end
$var wire 1 QI nand2 $end
$var wire 1 RI inputA $end
$var wire 1 SI inputB $end
$var wire 1 TI final_not $end

$scope module S_not $end
$var wire 1 OI out $end
$var wire 1 YH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 PI out $end
$var wire 1 OI in1 $end
$var wire 1 hH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 RI out $end
$var wire 1 PI in1 $end
$var wire 1 PI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 QI out $end
$var wire 1 YH in1 $end
$var wire 1 jH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 SI out $end
$var wire 1 QI in1 $end
$var wire 1 QI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 TI out $end
$var wire 1 RI in1 $end
$var wire 1 SI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n> out $end
$var wire 1 TI in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 j> Out [3] $end
$var wire 1 k> Out [2] $end
$var wire 1 l> Out [1] $end
$var wire 1 m> Out [0] $end
$var wire 1 UI S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 Z> InpA [3] $end
$var wire 1 [> InpA [2] $end
$var wire 1 \> InpA [1] $end
$var wire 1 ]> InpA [0] $end
$var wire 1 ^> InpB [3] $end
$var wire 1 _> InpB [2] $end
$var wire 1 `> InpB [1] $end
$var wire 1 a> InpB [0] $end
$var wire 1 VI InpC [3] $end
$var wire 1 WI InpC [2] $end
$var wire 1 XI InpC [1] $end
$var wire 1 YI InpC [0] $end
$var wire 1 ZI InpD [3] $end
$var wire 1 [I InpD [2] $end
$var wire 1 \I InpD [1] $end
$var wire 1 ]I InpD [0] $end
$var wire 1 ^I stage1_1_bit0 $end
$var wire 1 _I stage1_2_bit0 $end
$var wire 1 `I stage1_1_bit1 $end
$var wire 1 aI stage1_2_bit1 $end
$var wire 1 bI stage1_1_bit2 $end
$var wire 1 cI stage1_2_bit2 $end
$var wire 1 dI stage1_1_bit3 $end
$var wire 1 eI stage1_2_bit4 $end
$var wire 1 fI stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ^I Out $end
$var wire 1 h+ S $end
$var wire 1 ]> InpA $end
$var wire 1 a> InpB $end
$var wire 1 gI notS $end
$var wire 1 hI nand1 $end
$var wire 1 iI nand2 $end
$var wire 1 jI inputA $end
$var wire 1 kI inputB $end
$var wire 1 lI final_not $end

$scope module S_not $end
$var wire 1 gI out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hI out $end
$var wire 1 gI in1 $end
$var wire 1 ]> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jI out $end
$var wire 1 hI in1 $end
$var wire 1 hI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iI out $end
$var wire 1 h+ in1 $end
$var wire 1 a> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kI out $end
$var wire 1 iI in1 $end
$var wire 1 iI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lI out $end
$var wire 1 jI in1 $end
$var wire 1 kI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^I out $end
$var wire 1 lI in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 `I Out $end
$var wire 1 h+ S $end
$var wire 1 \> InpA $end
$var wire 1 `> InpB $end
$var wire 1 mI notS $end
$var wire 1 nI nand1 $end
$var wire 1 oI nand2 $end
$var wire 1 pI inputA $end
$var wire 1 qI inputB $end
$var wire 1 rI final_not $end

$scope module S_not $end
$var wire 1 mI out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nI out $end
$var wire 1 mI in1 $end
$var wire 1 \> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pI out $end
$var wire 1 nI in1 $end
$var wire 1 nI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oI out $end
$var wire 1 h+ in1 $end
$var wire 1 `> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qI out $end
$var wire 1 oI in1 $end
$var wire 1 oI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rI out $end
$var wire 1 pI in1 $end
$var wire 1 qI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `I out $end
$var wire 1 rI in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 bI Out $end
$var wire 1 h+ S $end
$var wire 1 [> InpA $end
$var wire 1 _> InpB $end
$var wire 1 sI notS $end
$var wire 1 tI nand1 $end
$var wire 1 uI nand2 $end
$var wire 1 vI inputA $end
$var wire 1 wI inputB $end
$var wire 1 xI final_not $end

$scope module S_not $end
$var wire 1 sI out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tI out $end
$var wire 1 sI in1 $end
$var wire 1 [> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vI out $end
$var wire 1 tI in1 $end
$var wire 1 tI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uI out $end
$var wire 1 h+ in1 $end
$var wire 1 _> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wI out $end
$var wire 1 uI in1 $end
$var wire 1 uI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xI out $end
$var wire 1 vI in1 $end
$var wire 1 wI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bI out $end
$var wire 1 xI in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 dI Out $end
$var wire 1 h+ S $end
$var wire 1 Z> InpA $end
$var wire 1 ^> InpB $end
$var wire 1 yI notS $end
$var wire 1 zI nand1 $end
$var wire 1 {I nand2 $end
$var wire 1 |I inputA $end
$var wire 1 }I inputB $end
$var wire 1 ~I final_not $end

$scope module S_not $end
$var wire 1 yI out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zI out $end
$var wire 1 yI in1 $end
$var wire 1 Z> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |I out $end
$var wire 1 zI in1 $end
$var wire 1 zI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {I out $end
$var wire 1 h+ in1 $end
$var wire 1 ^> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }I out $end
$var wire 1 {I in1 $end
$var wire 1 {I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~I out $end
$var wire 1 |I in1 $end
$var wire 1 }I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dI out $end
$var wire 1 ~I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 _I Out $end
$var wire 1 h+ S $end
$var wire 1 YI InpA $end
$var wire 1 ]I InpB $end
$var wire 1 !J notS $end
$var wire 1 "J nand1 $end
$var wire 1 #J nand2 $end
$var wire 1 $J inputA $end
$var wire 1 %J inputB $end
$var wire 1 &J final_not $end

$scope module S_not $end
$var wire 1 !J out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "J out $end
$var wire 1 !J in1 $end
$var wire 1 YI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $J out $end
$var wire 1 "J in1 $end
$var wire 1 "J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #J out $end
$var wire 1 h+ in1 $end
$var wire 1 ]I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %J out $end
$var wire 1 #J in1 $end
$var wire 1 #J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &J out $end
$var wire 1 $J in1 $end
$var wire 1 %J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _I out $end
$var wire 1 &J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 aI Out $end
$var wire 1 h+ S $end
$var wire 1 XI InpA $end
$var wire 1 \I InpB $end
$var wire 1 'J notS $end
$var wire 1 (J nand1 $end
$var wire 1 )J nand2 $end
$var wire 1 *J inputA $end
$var wire 1 +J inputB $end
$var wire 1 ,J final_not $end

$scope module S_not $end
$var wire 1 'J out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (J out $end
$var wire 1 'J in1 $end
$var wire 1 XI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *J out $end
$var wire 1 (J in1 $end
$var wire 1 (J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )J out $end
$var wire 1 h+ in1 $end
$var wire 1 \I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +J out $end
$var wire 1 )J in1 $end
$var wire 1 )J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,J out $end
$var wire 1 *J in1 $end
$var wire 1 +J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aI out $end
$var wire 1 ,J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 cI Out $end
$var wire 1 h+ S $end
$var wire 1 WI InpA $end
$var wire 1 [I InpB $end
$var wire 1 -J notS $end
$var wire 1 .J nand1 $end
$var wire 1 /J nand2 $end
$var wire 1 0J inputA $end
$var wire 1 1J inputB $end
$var wire 1 2J final_not $end

$scope module S_not $end
$var wire 1 -J out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .J out $end
$var wire 1 -J in1 $end
$var wire 1 WI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0J out $end
$var wire 1 .J in1 $end
$var wire 1 .J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /J out $end
$var wire 1 h+ in1 $end
$var wire 1 [I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1J out $end
$var wire 1 /J in1 $end
$var wire 1 /J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2J out $end
$var wire 1 0J in1 $end
$var wire 1 1J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cI out $end
$var wire 1 2J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 fI Out $end
$var wire 1 h+ S $end
$var wire 1 VI InpA $end
$var wire 1 ZI InpB $end
$var wire 1 3J notS $end
$var wire 1 4J nand1 $end
$var wire 1 5J nand2 $end
$var wire 1 6J inputA $end
$var wire 1 7J inputB $end
$var wire 1 8J final_not $end

$scope module S_not $end
$var wire 1 3J out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4J out $end
$var wire 1 3J in1 $end
$var wire 1 VI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6J out $end
$var wire 1 4J in1 $end
$var wire 1 4J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5J out $end
$var wire 1 h+ in1 $end
$var wire 1 ZI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7J out $end
$var wire 1 5J in1 $end
$var wire 1 5J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8J out $end
$var wire 1 6J in1 $end
$var wire 1 7J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fI out $end
$var wire 1 8J in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 m> Out $end
$var wire 1 UI S $end
$var wire 1 ^I InpA $end
$var wire 1 _I InpB $end
$var wire 1 9J notS $end
$var wire 1 :J nand1 $end
$var wire 1 ;J nand2 $end
$var wire 1 <J inputA $end
$var wire 1 =J inputB $end
$var wire 1 >J final_not $end

$scope module S_not $end
$var wire 1 9J out $end
$var wire 1 UI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :J out $end
$var wire 1 9J in1 $end
$var wire 1 ^I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <J out $end
$var wire 1 :J in1 $end
$var wire 1 :J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;J out $end
$var wire 1 UI in1 $end
$var wire 1 _I in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =J out $end
$var wire 1 ;J in1 $end
$var wire 1 ;J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >J out $end
$var wire 1 <J in1 $end
$var wire 1 =J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m> out $end
$var wire 1 >J in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 l> Out $end
$var wire 1 UI S $end
$var wire 1 `I InpA $end
$var wire 1 aI InpB $end
$var wire 1 ?J notS $end
$var wire 1 @J nand1 $end
$var wire 1 AJ nand2 $end
$var wire 1 BJ inputA $end
$var wire 1 CJ inputB $end
$var wire 1 DJ final_not $end

$scope module S_not $end
$var wire 1 ?J out $end
$var wire 1 UI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @J out $end
$var wire 1 ?J in1 $end
$var wire 1 `I in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BJ out $end
$var wire 1 @J in1 $end
$var wire 1 @J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AJ out $end
$var wire 1 UI in1 $end
$var wire 1 aI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CJ out $end
$var wire 1 AJ in1 $end
$var wire 1 AJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DJ out $end
$var wire 1 BJ in1 $end
$var wire 1 CJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l> out $end
$var wire 1 DJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 k> Out $end
$var wire 1 UI S $end
$var wire 1 bI InpA $end
$var wire 1 cI InpB $end
$var wire 1 EJ notS $end
$var wire 1 FJ nand1 $end
$var wire 1 GJ nand2 $end
$var wire 1 HJ inputA $end
$var wire 1 IJ inputB $end
$var wire 1 JJ final_not $end

$scope module S_not $end
$var wire 1 EJ out $end
$var wire 1 UI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FJ out $end
$var wire 1 EJ in1 $end
$var wire 1 bI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HJ out $end
$var wire 1 FJ in1 $end
$var wire 1 FJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GJ out $end
$var wire 1 UI in1 $end
$var wire 1 cI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IJ out $end
$var wire 1 GJ in1 $end
$var wire 1 GJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JJ out $end
$var wire 1 HJ in1 $end
$var wire 1 IJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k> out $end
$var wire 1 JJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 j> Out $end
$var wire 1 UI S $end
$var wire 1 dI InpA $end
$var wire 1 fI InpB $end
$var wire 1 KJ notS $end
$var wire 1 LJ nand1 $end
$var wire 1 MJ nand2 $end
$var wire 1 NJ inputA $end
$var wire 1 OJ inputB $end
$var wire 1 PJ final_not $end

$scope module S_not $end
$var wire 1 KJ out $end
$var wire 1 UI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LJ out $end
$var wire 1 KJ in1 $end
$var wire 1 dI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NJ out $end
$var wire 1 LJ in1 $end
$var wire 1 LJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MJ out $end
$var wire 1 UI in1 $end
$var wire 1 fI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OJ out $end
$var wire 1 MJ in1 $end
$var wire 1 MJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PJ out $end
$var wire 1 NJ in1 $end
$var wire 1 OJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j> out $end
$var wire 1 PJ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 0. Out [3] $end
$var wire 1 1. Out [2] $end
$var wire 1 2. Out [1] $end
$var wire 1 3. Out [0] $end
$var wire 1 QJ S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 v> InpA [3] $end
$var wire 1 w> InpA [2] $end
$var wire 1 x> InpA [1] $end
$var wire 1 y> InpA [0] $end
$var wire 1 RJ InpB [3] $end
$var wire 1 SJ InpB [2] $end
$var wire 1 TJ InpB [1] $end
$var wire 1 UJ InpB [0] $end
$var wire 1 VJ InpC [3] $end
$var wire 1 WJ InpC [2] $end
$var wire 1 XJ InpC [1] $end
$var wire 1 YJ InpC [0] $end
$var wire 1 ZJ InpD [3] $end
$var wire 1 [J InpD [2] $end
$var wire 1 \J InpD [1] $end
$var wire 1 ]J InpD [0] $end
$var wire 1 ^J stage1_1_bit0 $end
$var wire 1 _J stage1_2_bit0 $end
$var wire 1 `J stage1_1_bit1 $end
$var wire 1 aJ stage1_2_bit1 $end
$var wire 1 bJ stage1_1_bit2 $end
$var wire 1 cJ stage1_2_bit2 $end
$var wire 1 dJ stage1_1_bit3 $end
$var wire 1 eJ stage1_2_bit4 $end
$var wire 1 fJ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ^J Out $end
$var wire 1 g+ S $end
$var wire 1 y> InpA $end
$var wire 1 UJ InpB $end
$var wire 1 gJ notS $end
$var wire 1 hJ nand1 $end
$var wire 1 iJ nand2 $end
$var wire 1 jJ inputA $end
$var wire 1 kJ inputB $end
$var wire 1 lJ final_not $end

$scope module S_not $end
$var wire 1 gJ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hJ out $end
$var wire 1 gJ in1 $end
$var wire 1 y> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jJ out $end
$var wire 1 hJ in1 $end
$var wire 1 hJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iJ out $end
$var wire 1 g+ in1 $end
$var wire 1 UJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kJ out $end
$var wire 1 iJ in1 $end
$var wire 1 iJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lJ out $end
$var wire 1 jJ in1 $end
$var wire 1 kJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^J out $end
$var wire 1 lJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 `J Out $end
$var wire 1 g+ S $end
$var wire 1 x> InpA $end
$var wire 1 TJ InpB $end
$var wire 1 mJ notS $end
$var wire 1 nJ nand1 $end
$var wire 1 oJ nand2 $end
$var wire 1 pJ inputA $end
$var wire 1 qJ inputB $end
$var wire 1 rJ final_not $end

$scope module S_not $end
$var wire 1 mJ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nJ out $end
$var wire 1 mJ in1 $end
$var wire 1 x> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pJ out $end
$var wire 1 nJ in1 $end
$var wire 1 nJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oJ out $end
$var wire 1 g+ in1 $end
$var wire 1 TJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qJ out $end
$var wire 1 oJ in1 $end
$var wire 1 oJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rJ out $end
$var wire 1 pJ in1 $end
$var wire 1 qJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `J out $end
$var wire 1 rJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 bJ Out $end
$var wire 1 g+ S $end
$var wire 1 w> InpA $end
$var wire 1 SJ InpB $end
$var wire 1 sJ notS $end
$var wire 1 tJ nand1 $end
$var wire 1 uJ nand2 $end
$var wire 1 vJ inputA $end
$var wire 1 wJ inputB $end
$var wire 1 xJ final_not $end

$scope module S_not $end
$var wire 1 sJ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tJ out $end
$var wire 1 sJ in1 $end
$var wire 1 w> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vJ out $end
$var wire 1 tJ in1 $end
$var wire 1 tJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uJ out $end
$var wire 1 g+ in1 $end
$var wire 1 SJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wJ out $end
$var wire 1 uJ in1 $end
$var wire 1 uJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xJ out $end
$var wire 1 vJ in1 $end
$var wire 1 wJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bJ out $end
$var wire 1 xJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 dJ Out $end
$var wire 1 g+ S $end
$var wire 1 v> InpA $end
$var wire 1 RJ InpB $end
$var wire 1 yJ notS $end
$var wire 1 zJ nand1 $end
$var wire 1 {J nand2 $end
$var wire 1 |J inputA $end
$var wire 1 }J inputB $end
$var wire 1 ~J final_not $end

$scope module S_not $end
$var wire 1 yJ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zJ out $end
$var wire 1 yJ in1 $end
$var wire 1 v> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |J out $end
$var wire 1 zJ in1 $end
$var wire 1 zJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {J out $end
$var wire 1 g+ in1 $end
$var wire 1 RJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }J out $end
$var wire 1 {J in1 $end
$var wire 1 {J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~J out $end
$var wire 1 |J in1 $end
$var wire 1 }J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dJ out $end
$var wire 1 ~J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 _J Out $end
$var wire 1 g+ S $end
$var wire 1 YJ InpA $end
$var wire 1 ]J InpB $end
$var wire 1 !K notS $end
$var wire 1 "K nand1 $end
$var wire 1 #K nand2 $end
$var wire 1 $K inputA $end
$var wire 1 %K inputB $end
$var wire 1 &K final_not $end

$scope module S_not $end
$var wire 1 !K out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "K out $end
$var wire 1 !K in1 $end
$var wire 1 YJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $K out $end
$var wire 1 "K in1 $end
$var wire 1 "K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #K out $end
$var wire 1 g+ in1 $end
$var wire 1 ]J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %K out $end
$var wire 1 #K in1 $end
$var wire 1 #K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &K out $end
$var wire 1 $K in1 $end
$var wire 1 %K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _J out $end
$var wire 1 &K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 aJ Out $end
$var wire 1 g+ S $end
$var wire 1 XJ InpA $end
$var wire 1 \J InpB $end
$var wire 1 'K notS $end
$var wire 1 (K nand1 $end
$var wire 1 )K nand2 $end
$var wire 1 *K inputA $end
$var wire 1 +K inputB $end
$var wire 1 ,K final_not $end

$scope module S_not $end
$var wire 1 'K out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (K out $end
$var wire 1 'K in1 $end
$var wire 1 XJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *K out $end
$var wire 1 (K in1 $end
$var wire 1 (K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )K out $end
$var wire 1 g+ in1 $end
$var wire 1 \J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +K out $end
$var wire 1 )K in1 $end
$var wire 1 )K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,K out $end
$var wire 1 *K in1 $end
$var wire 1 +K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aJ out $end
$var wire 1 ,K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 cJ Out $end
$var wire 1 g+ S $end
$var wire 1 WJ InpA $end
$var wire 1 [J InpB $end
$var wire 1 -K notS $end
$var wire 1 .K nand1 $end
$var wire 1 /K nand2 $end
$var wire 1 0K inputA $end
$var wire 1 1K inputB $end
$var wire 1 2K final_not $end

$scope module S_not $end
$var wire 1 -K out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .K out $end
$var wire 1 -K in1 $end
$var wire 1 WJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0K out $end
$var wire 1 .K in1 $end
$var wire 1 .K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /K out $end
$var wire 1 g+ in1 $end
$var wire 1 [J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1K out $end
$var wire 1 /K in1 $end
$var wire 1 /K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2K out $end
$var wire 1 0K in1 $end
$var wire 1 1K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cJ out $end
$var wire 1 2K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 fJ Out $end
$var wire 1 g+ S $end
$var wire 1 VJ InpA $end
$var wire 1 ZJ InpB $end
$var wire 1 3K notS $end
$var wire 1 4K nand1 $end
$var wire 1 5K nand2 $end
$var wire 1 6K inputA $end
$var wire 1 7K inputB $end
$var wire 1 8K final_not $end

$scope module S_not $end
$var wire 1 3K out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4K out $end
$var wire 1 3K in1 $end
$var wire 1 VJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6K out $end
$var wire 1 4K in1 $end
$var wire 1 4K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5K out $end
$var wire 1 g+ in1 $end
$var wire 1 ZJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7K out $end
$var wire 1 5K in1 $end
$var wire 1 5K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8K out $end
$var wire 1 6K in1 $end
$var wire 1 7K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fJ out $end
$var wire 1 8K in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 3. Out $end
$var wire 1 QJ S $end
$var wire 1 ^J InpA $end
$var wire 1 _J InpB $end
$var wire 1 9K notS $end
$var wire 1 :K nand1 $end
$var wire 1 ;K nand2 $end
$var wire 1 <K inputA $end
$var wire 1 =K inputB $end
$var wire 1 >K final_not $end

$scope module S_not $end
$var wire 1 9K out $end
$var wire 1 QJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :K out $end
$var wire 1 9K in1 $end
$var wire 1 ^J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <K out $end
$var wire 1 :K in1 $end
$var wire 1 :K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;K out $end
$var wire 1 QJ in1 $end
$var wire 1 _J in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =K out $end
$var wire 1 ;K in1 $end
$var wire 1 ;K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >K out $end
$var wire 1 <K in1 $end
$var wire 1 =K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3. out $end
$var wire 1 >K in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 2. Out $end
$var wire 1 QJ S $end
$var wire 1 `J InpA $end
$var wire 1 aJ InpB $end
$var wire 1 ?K notS $end
$var wire 1 @K nand1 $end
$var wire 1 AK nand2 $end
$var wire 1 BK inputA $end
$var wire 1 CK inputB $end
$var wire 1 DK final_not $end

$scope module S_not $end
$var wire 1 ?K out $end
$var wire 1 QJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @K out $end
$var wire 1 ?K in1 $end
$var wire 1 `J in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BK out $end
$var wire 1 @K in1 $end
$var wire 1 @K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AK out $end
$var wire 1 QJ in1 $end
$var wire 1 aJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CK out $end
$var wire 1 AK in1 $end
$var wire 1 AK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DK out $end
$var wire 1 BK in1 $end
$var wire 1 CK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2. out $end
$var wire 1 DK in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 1. Out $end
$var wire 1 QJ S $end
$var wire 1 bJ InpA $end
$var wire 1 cJ InpB $end
$var wire 1 EK notS $end
$var wire 1 FK nand1 $end
$var wire 1 GK nand2 $end
$var wire 1 HK inputA $end
$var wire 1 IK inputB $end
$var wire 1 JK final_not $end

$scope module S_not $end
$var wire 1 EK out $end
$var wire 1 QJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FK out $end
$var wire 1 EK in1 $end
$var wire 1 bJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HK out $end
$var wire 1 FK in1 $end
$var wire 1 FK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GK out $end
$var wire 1 QJ in1 $end
$var wire 1 cJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IK out $end
$var wire 1 GK in1 $end
$var wire 1 GK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JK out $end
$var wire 1 HK in1 $end
$var wire 1 IK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1. out $end
$var wire 1 JK in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 0. Out $end
$var wire 1 QJ S $end
$var wire 1 dJ InpA $end
$var wire 1 fJ InpB $end
$var wire 1 KK notS $end
$var wire 1 LK nand1 $end
$var wire 1 MK nand2 $end
$var wire 1 NK inputA $end
$var wire 1 OK inputB $end
$var wire 1 PK final_not $end

$scope module S_not $end
$var wire 1 KK out $end
$var wire 1 QJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LK out $end
$var wire 1 KK in1 $end
$var wire 1 dJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NK out $end
$var wire 1 LK in1 $end
$var wire 1 LK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MK out $end
$var wire 1 QJ in1 $end
$var wire 1 fJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OK out $end
$var wire 1 MK in1 $end
$var wire 1 MK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PK out $end
$var wire 1 NK in1 $end
$var wire 1 OK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0. out $end
$var wire 1 PK in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 ,. Out [3] $end
$var wire 1 -. Out [2] $end
$var wire 1 .. Out [1] $end
$var wire 1 /. Out [0] $end
$var wire 1 QK S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 r> InpA [3] $end
$var wire 1 s> InpA [2] $end
$var wire 1 t> InpA [1] $end
$var wire 1 u> InpA [0] $end
$var wire 1 RK InpB [3] $end
$var wire 1 SK InpB [2] $end
$var wire 1 TK InpB [1] $end
$var wire 1 UK InpB [0] $end
$var wire 1 VK InpC [3] $end
$var wire 1 WK InpC [2] $end
$var wire 1 XK InpC [1] $end
$var wire 1 YK InpC [0] $end
$var wire 1 ZK InpD [3] $end
$var wire 1 [K InpD [2] $end
$var wire 1 \K InpD [1] $end
$var wire 1 ]K InpD [0] $end
$var wire 1 ^K stage1_1_bit0 $end
$var wire 1 _K stage1_2_bit0 $end
$var wire 1 `K stage1_1_bit1 $end
$var wire 1 aK stage1_2_bit1 $end
$var wire 1 bK stage1_1_bit2 $end
$var wire 1 cK stage1_2_bit2 $end
$var wire 1 dK stage1_1_bit3 $end
$var wire 1 eK stage1_2_bit4 $end
$var wire 1 fK stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ^K Out $end
$var wire 1 g+ S $end
$var wire 1 u> InpA $end
$var wire 1 UK InpB $end
$var wire 1 gK notS $end
$var wire 1 hK nand1 $end
$var wire 1 iK nand2 $end
$var wire 1 jK inputA $end
$var wire 1 kK inputB $end
$var wire 1 lK final_not $end

$scope module S_not $end
$var wire 1 gK out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hK out $end
$var wire 1 gK in1 $end
$var wire 1 u> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jK out $end
$var wire 1 hK in1 $end
$var wire 1 hK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iK out $end
$var wire 1 g+ in1 $end
$var wire 1 UK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kK out $end
$var wire 1 iK in1 $end
$var wire 1 iK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lK out $end
$var wire 1 jK in1 $end
$var wire 1 kK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^K out $end
$var wire 1 lK in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 `K Out $end
$var wire 1 g+ S $end
$var wire 1 t> InpA $end
$var wire 1 TK InpB $end
$var wire 1 mK notS $end
$var wire 1 nK nand1 $end
$var wire 1 oK nand2 $end
$var wire 1 pK inputA $end
$var wire 1 qK inputB $end
$var wire 1 rK final_not $end

$scope module S_not $end
$var wire 1 mK out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nK out $end
$var wire 1 mK in1 $end
$var wire 1 t> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pK out $end
$var wire 1 nK in1 $end
$var wire 1 nK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oK out $end
$var wire 1 g+ in1 $end
$var wire 1 TK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qK out $end
$var wire 1 oK in1 $end
$var wire 1 oK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rK out $end
$var wire 1 pK in1 $end
$var wire 1 qK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `K out $end
$var wire 1 rK in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 bK Out $end
$var wire 1 g+ S $end
$var wire 1 s> InpA $end
$var wire 1 SK InpB $end
$var wire 1 sK notS $end
$var wire 1 tK nand1 $end
$var wire 1 uK nand2 $end
$var wire 1 vK inputA $end
$var wire 1 wK inputB $end
$var wire 1 xK final_not $end

$scope module S_not $end
$var wire 1 sK out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tK out $end
$var wire 1 sK in1 $end
$var wire 1 s> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vK out $end
$var wire 1 tK in1 $end
$var wire 1 tK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uK out $end
$var wire 1 g+ in1 $end
$var wire 1 SK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wK out $end
$var wire 1 uK in1 $end
$var wire 1 uK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xK out $end
$var wire 1 vK in1 $end
$var wire 1 wK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bK out $end
$var wire 1 xK in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 dK Out $end
$var wire 1 g+ S $end
$var wire 1 r> InpA $end
$var wire 1 RK InpB $end
$var wire 1 yK notS $end
$var wire 1 zK nand1 $end
$var wire 1 {K nand2 $end
$var wire 1 |K inputA $end
$var wire 1 }K inputB $end
$var wire 1 ~K final_not $end

$scope module S_not $end
$var wire 1 yK out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zK out $end
$var wire 1 yK in1 $end
$var wire 1 r> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |K out $end
$var wire 1 zK in1 $end
$var wire 1 zK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {K out $end
$var wire 1 g+ in1 $end
$var wire 1 RK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }K out $end
$var wire 1 {K in1 $end
$var wire 1 {K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~K out $end
$var wire 1 |K in1 $end
$var wire 1 }K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dK out $end
$var wire 1 ~K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 _K Out $end
$var wire 1 g+ S $end
$var wire 1 YK InpA $end
$var wire 1 ]K InpB $end
$var wire 1 !L notS $end
$var wire 1 "L nand1 $end
$var wire 1 #L nand2 $end
$var wire 1 $L inputA $end
$var wire 1 %L inputB $end
$var wire 1 &L final_not $end

$scope module S_not $end
$var wire 1 !L out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "L out $end
$var wire 1 !L in1 $end
$var wire 1 YK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $L out $end
$var wire 1 "L in1 $end
$var wire 1 "L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #L out $end
$var wire 1 g+ in1 $end
$var wire 1 ]K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %L out $end
$var wire 1 #L in1 $end
$var wire 1 #L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &L out $end
$var wire 1 $L in1 $end
$var wire 1 %L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _K out $end
$var wire 1 &L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 aK Out $end
$var wire 1 g+ S $end
$var wire 1 XK InpA $end
$var wire 1 \K InpB $end
$var wire 1 'L notS $end
$var wire 1 (L nand1 $end
$var wire 1 )L nand2 $end
$var wire 1 *L inputA $end
$var wire 1 +L inputB $end
$var wire 1 ,L final_not $end

$scope module S_not $end
$var wire 1 'L out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (L out $end
$var wire 1 'L in1 $end
$var wire 1 XK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *L out $end
$var wire 1 (L in1 $end
$var wire 1 (L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )L out $end
$var wire 1 g+ in1 $end
$var wire 1 \K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +L out $end
$var wire 1 )L in1 $end
$var wire 1 )L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,L out $end
$var wire 1 *L in1 $end
$var wire 1 +L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aK out $end
$var wire 1 ,L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 cK Out $end
$var wire 1 g+ S $end
$var wire 1 WK InpA $end
$var wire 1 [K InpB $end
$var wire 1 -L notS $end
$var wire 1 .L nand1 $end
$var wire 1 /L nand2 $end
$var wire 1 0L inputA $end
$var wire 1 1L inputB $end
$var wire 1 2L final_not $end

$scope module S_not $end
$var wire 1 -L out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .L out $end
$var wire 1 -L in1 $end
$var wire 1 WK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0L out $end
$var wire 1 .L in1 $end
$var wire 1 .L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /L out $end
$var wire 1 g+ in1 $end
$var wire 1 [K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1L out $end
$var wire 1 /L in1 $end
$var wire 1 /L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2L out $end
$var wire 1 0L in1 $end
$var wire 1 1L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cK out $end
$var wire 1 2L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 fK Out $end
$var wire 1 g+ S $end
$var wire 1 VK InpA $end
$var wire 1 ZK InpB $end
$var wire 1 3L notS $end
$var wire 1 4L nand1 $end
$var wire 1 5L nand2 $end
$var wire 1 6L inputA $end
$var wire 1 7L inputB $end
$var wire 1 8L final_not $end

$scope module S_not $end
$var wire 1 3L out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4L out $end
$var wire 1 3L in1 $end
$var wire 1 VK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6L out $end
$var wire 1 4L in1 $end
$var wire 1 4L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5L out $end
$var wire 1 g+ in1 $end
$var wire 1 ZK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7L out $end
$var wire 1 5L in1 $end
$var wire 1 5L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8L out $end
$var wire 1 6L in1 $end
$var wire 1 7L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fK out $end
$var wire 1 8L in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 /. Out $end
$var wire 1 QK S $end
$var wire 1 ^K InpA $end
$var wire 1 _K InpB $end
$var wire 1 9L notS $end
$var wire 1 :L nand1 $end
$var wire 1 ;L nand2 $end
$var wire 1 <L inputA $end
$var wire 1 =L inputB $end
$var wire 1 >L final_not $end

$scope module S_not $end
$var wire 1 9L out $end
$var wire 1 QK in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :L out $end
$var wire 1 9L in1 $end
$var wire 1 ^K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <L out $end
$var wire 1 :L in1 $end
$var wire 1 :L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;L out $end
$var wire 1 QK in1 $end
$var wire 1 _K in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =L out $end
$var wire 1 ;L in1 $end
$var wire 1 ;L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >L out $end
$var wire 1 <L in1 $end
$var wire 1 =L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /. out $end
$var wire 1 >L in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 .. Out $end
$var wire 1 QK S $end
$var wire 1 `K InpA $end
$var wire 1 aK InpB $end
$var wire 1 ?L notS $end
$var wire 1 @L nand1 $end
$var wire 1 AL nand2 $end
$var wire 1 BL inputA $end
$var wire 1 CL inputB $end
$var wire 1 DL final_not $end

$scope module S_not $end
$var wire 1 ?L out $end
$var wire 1 QK in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @L out $end
$var wire 1 ?L in1 $end
$var wire 1 `K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BL out $end
$var wire 1 @L in1 $end
$var wire 1 @L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AL out $end
$var wire 1 QK in1 $end
$var wire 1 aK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CL out $end
$var wire 1 AL in1 $end
$var wire 1 AL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DL out $end
$var wire 1 BL in1 $end
$var wire 1 CL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .. out $end
$var wire 1 DL in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 -. Out $end
$var wire 1 QK S $end
$var wire 1 bK InpA $end
$var wire 1 cK InpB $end
$var wire 1 EL notS $end
$var wire 1 FL nand1 $end
$var wire 1 GL nand2 $end
$var wire 1 HL inputA $end
$var wire 1 IL inputB $end
$var wire 1 JL final_not $end

$scope module S_not $end
$var wire 1 EL out $end
$var wire 1 QK in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FL out $end
$var wire 1 EL in1 $end
$var wire 1 bK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HL out $end
$var wire 1 FL in1 $end
$var wire 1 FL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GL out $end
$var wire 1 QK in1 $end
$var wire 1 cK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IL out $end
$var wire 1 GL in1 $end
$var wire 1 GL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JL out $end
$var wire 1 HL in1 $end
$var wire 1 IL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -. out $end
$var wire 1 JL in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ,. Out $end
$var wire 1 QK S $end
$var wire 1 dK InpA $end
$var wire 1 fK InpB $end
$var wire 1 KL notS $end
$var wire 1 LL nand1 $end
$var wire 1 ML nand2 $end
$var wire 1 NL inputA $end
$var wire 1 OL inputB $end
$var wire 1 PL final_not $end

$scope module S_not $end
$var wire 1 KL out $end
$var wire 1 QK in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LL out $end
$var wire 1 KL in1 $end
$var wire 1 dK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NL out $end
$var wire 1 LL in1 $end
$var wire 1 LL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ML out $end
$var wire 1 QK in1 $end
$var wire 1 fK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OL out $end
$var wire 1 ML in1 $end
$var wire 1 ML in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PL out $end
$var wire 1 NL in1 $end
$var wire 1 OL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,. out $end
$var wire 1 PL in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 (. Out [3] $end
$var wire 1 ). Out [2] $end
$var wire 1 *. Out [1] $end
$var wire 1 +. Out [0] $end
$var wire 1 QL S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 n> InpA [3] $end
$var wire 1 o> InpA [2] $end
$var wire 1 p> InpA [1] $end
$var wire 1 q> InpA [0] $end
$var wire 1 v> InpB [3] $end
$var wire 1 w> InpB [2] $end
$var wire 1 x> InpB [1] $end
$var wire 1 y> InpB [0] $end
$var wire 1 RL InpC [3] $end
$var wire 1 SL InpC [2] $end
$var wire 1 TL InpC [1] $end
$var wire 1 UL InpC [0] $end
$var wire 1 VL InpD [3] $end
$var wire 1 WL InpD [2] $end
$var wire 1 XL InpD [1] $end
$var wire 1 YL InpD [0] $end
$var wire 1 ZL stage1_1_bit0 $end
$var wire 1 [L stage1_2_bit0 $end
$var wire 1 \L stage1_1_bit1 $end
$var wire 1 ]L stage1_2_bit1 $end
$var wire 1 ^L stage1_1_bit2 $end
$var wire 1 _L stage1_2_bit2 $end
$var wire 1 `L stage1_1_bit3 $end
$var wire 1 aL stage1_2_bit4 $end
$var wire 1 bL stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ZL Out $end
$var wire 1 g+ S $end
$var wire 1 q> InpA $end
$var wire 1 y> InpB $end
$var wire 1 cL notS $end
$var wire 1 dL nand1 $end
$var wire 1 eL nand2 $end
$var wire 1 fL inputA $end
$var wire 1 gL inputB $end
$var wire 1 hL final_not $end

$scope module S_not $end
$var wire 1 cL out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dL out $end
$var wire 1 cL in1 $end
$var wire 1 q> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fL out $end
$var wire 1 dL in1 $end
$var wire 1 dL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eL out $end
$var wire 1 g+ in1 $end
$var wire 1 y> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gL out $end
$var wire 1 eL in1 $end
$var wire 1 eL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hL out $end
$var wire 1 fL in1 $end
$var wire 1 gL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZL out $end
$var wire 1 hL in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 \L Out $end
$var wire 1 g+ S $end
$var wire 1 p> InpA $end
$var wire 1 x> InpB $end
$var wire 1 iL notS $end
$var wire 1 jL nand1 $end
$var wire 1 kL nand2 $end
$var wire 1 lL inputA $end
$var wire 1 mL inputB $end
$var wire 1 nL final_not $end

$scope module S_not $end
$var wire 1 iL out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jL out $end
$var wire 1 iL in1 $end
$var wire 1 p> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lL out $end
$var wire 1 jL in1 $end
$var wire 1 jL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kL out $end
$var wire 1 g+ in1 $end
$var wire 1 x> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mL out $end
$var wire 1 kL in1 $end
$var wire 1 kL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nL out $end
$var wire 1 lL in1 $end
$var wire 1 mL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \L out $end
$var wire 1 nL in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ^L Out $end
$var wire 1 g+ S $end
$var wire 1 o> InpA $end
$var wire 1 w> InpB $end
$var wire 1 oL notS $end
$var wire 1 pL nand1 $end
$var wire 1 qL nand2 $end
$var wire 1 rL inputA $end
$var wire 1 sL inputB $end
$var wire 1 tL final_not $end

$scope module S_not $end
$var wire 1 oL out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pL out $end
$var wire 1 oL in1 $end
$var wire 1 o> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rL out $end
$var wire 1 pL in1 $end
$var wire 1 pL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qL out $end
$var wire 1 g+ in1 $end
$var wire 1 w> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sL out $end
$var wire 1 qL in1 $end
$var wire 1 qL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tL out $end
$var wire 1 rL in1 $end
$var wire 1 sL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^L out $end
$var wire 1 tL in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 `L Out $end
$var wire 1 g+ S $end
$var wire 1 n> InpA $end
$var wire 1 v> InpB $end
$var wire 1 uL notS $end
$var wire 1 vL nand1 $end
$var wire 1 wL nand2 $end
$var wire 1 xL inputA $end
$var wire 1 yL inputB $end
$var wire 1 zL final_not $end

$scope module S_not $end
$var wire 1 uL out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vL out $end
$var wire 1 uL in1 $end
$var wire 1 n> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xL out $end
$var wire 1 vL in1 $end
$var wire 1 vL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wL out $end
$var wire 1 g+ in1 $end
$var wire 1 v> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yL out $end
$var wire 1 wL in1 $end
$var wire 1 wL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zL out $end
$var wire 1 xL in1 $end
$var wire 1 yL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `L out $end
$var wire 1 zL in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 [L Out $end
$var wire 1 g+ S $end
$var wire 1 UL InpA $end
$var wire 1 YL InpB $end
$var wire 1 {L notS $end
$var wire 1 |L nand1 $end
$var wire 1 }L nand2 $end
$var wire 1 ~L inputA $end
$var wire 1 !M inputB $end
$var wire 1 "M final_not $end

$scope module S_not $end
$var wire 1 {L out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |L out $end
$var wire 1 {L in1 $end
$var wire 1 UL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~L out $end
$var wire 1 |L in1 $end
$var wire 1 |L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }L out $end
$var wire 1 g+ in1 $end
$var wire 1 YL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !M out $end
$var wire 1 }L in1 $end
$var wire 1 }L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "M out $end
$var wire 1 ~L in1 $end
$var wire 1 !M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [L out $end
$var wire 1 "M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ]L Out $end
$var wire 1 g+ S $end
$var wire 1 TL InpA $end
$var wire 1 XL InpB $end
$var wire 1 #M notS $end
$var wire 1 $M nand1 $end
$var wire 1 %M nand2 $end
$var wire 1 &M inputA $end
$var wire 1 'M inputB $end
$var wire 1 (M final_not $end

$scope module S_not $end
$var wire 1 #M out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $M out $end
$var wire 1 #M in1 $end
$var wire 1 TL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &M out $end
$var wire 1 $M in1 $end
$var wire 1 $M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %M out $end
$var wire 1 g+ in1 $end
$var wire 1 XL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'M out $end
$var wire 1 %M in1 $end
$var wire 1 %M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (M out $end
$var wire 1 &M in1 $end
$var wire 1 'M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]L out $end
$var wire 1 (M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 _L Out $end
$var wire 1 g+ S $end
$var wire 1 SL InpA $end
$var wire 1 WL InpB $end
$var wire 1 )M notS $end
$var wire 1 *M nand1 $end
$var wire 1 +M nand2 $end
$var wire 1 ,M inputA $end
$var wire 1 -M inputB $end
$var wire 1 .M final_not $end

$scope module S_not $end
$var wire 1 )M out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *M out $end
$var wire 1 )M in1 $end
$var wire 1 SL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,M out $end
$var wire 1 *M in1 $end
$var wire 1 *M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +M out $end
$var wire 1 g+ in1 $end
$var wire 1 WL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -M out $end
$var wire 1 +M in1 $end
$var wire 1 +M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .M out $end
$var wire 1 ,M in1 $end
$var wire 1 -M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _L out $end
$var wire 1 .M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 bL Out $end
$var wire 1 g+ S $end
$var wire 1 RL InpA $end
$var wire 1 VL InpB $end
$var wire 1 /M notS $end
$var wire 1 0M nand1 $end
$var wire 1 1M nand2 $end
$var wire 1 2M inputA $end
$var wire 1 3M inputB $end
$var wire 1 4M final_not $end

$scope module S_not $end
$var wire 1 /M out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0M out $end
$var wire 1 /M in1 $end
$var wire 1 RL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2M out $end
$var wire 1 0M in1 $end
$var wire 1 0M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1M out $end
$var wire 1 g+ in1 $end
$var wire 1 VL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3M out $end
$var wire 1 1M in1 $end
$var wire 1 1M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4M out $end
$var wire 1 2M in1 $end
$var wire 1 3M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bL out $end
$var wire 1 4M in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 +. Out $end
$var wire 1 QL S $end
$var wire 1 ZL InpA $end
$var wire 1 [L InpB $end
$var wire 1 5M notS $end
$var wire 1 6M nand1 $end
$var wire 1 7M nand2 $end
$var wire 1 8M inputA $end
$var wire 1 9M inputB $end
$var wire 1 :M final_not $end

$scope module S_not $end
$var wire 1 5M out $end
$var wire 1 QL in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6M out $end
$var wire 1 5M in1 $end
$var wire 1 ZL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8M out $end
$var wire 1 6M in1 $end
$var wire 1 6M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7M out $end
$var wire 1 QL in1 $end
$var wire 1 [L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9M out $end
$var wire 1 7M in1 $end
$var wire 1 7M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :M out $end
$var wire 1 8M in1 $end
$var wire 1 9M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +. out $end
$var wire 1 :M in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 *. Out $end
$var wire 1 QL S $end
$var wire 1 \L InpA $end
$var wire 1 ]L InpB $end
$var wire 1 ;M notS $end
$var wire 1 <M nand1 $end
$var wire 1 =M nand2 $end
$var wire 1 >M inputA $end
$var wire 1 ?M inputB $end
$var wire 1 @M final_not $end

$scope module S_not $end
$var wire 1 ;M out $end
$var wire 1 QL in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <M out $end
$var wire 1 ;M in1 $end
$var wire 1 \L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >M out $end
$var wire 1 <M in1 $end
$var wire 1 <M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =M out $end
$var wire 1 QL in1 $end
$var wire 1 ]L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?M out $end
$var wire 1 =M in1 $end
$var wire 1 =M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @M out $end
$var wire 1 >M in1 $end
$var wire 1 ?M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *. out $end
$var wire 1 @M in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ). Out $end
$var wire 1 QL S $end
$var wire 1 ^L InpA $end
$var wire 1 _L InpB $end
$var wire 1 AM notS $end
$var wire 1 BM nand1 $end
$var wire 1 CM nand2 $end
$var wire 1 DM inputA $end
$var wire 1 EM inputB $end
$var wire 1 FM final_not $end

$scope module S_not $end
$var wire 1 AM out $end
$var wire 1 QL in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BM out $end
$var wire 1 AM in1 $end
$var wire 1 ^L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DM out $end
$var wire 1 BM in1 $end
$var wire 1 BM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CM out $end
$var wire 1 QL in1 $end
$var wire 1 _L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EM out $end
$var wire 1 CM in1 $end
$var wire 1 CM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FM out $end
$var wire 1 DM in1 $end
$var wire 1 EM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ). out $end
$var wire 1 FM in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 (. Out $end
$var wire 1 QL S $end
$var wire 1 `L InpA $end
$var wire 1 bL InpB $end
$var wire 1 GM notS $end
$var wire 1 HM nand1 $end
$var wire 1 IM nand2 $end
$var wire 1 JM inputA $end
$var wire 1 KM inputB $end
$var wire 1 LM final_not $end

$scope module S_not $end
$var wire 1 GM out $end
$var wire 1 QL in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HM out $end
$var wire 1 GM in1 $end
$var wire 1 `L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JM out $end
$var wire 1 HM in1 $end
$var wire 1 HM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IM out $end
$var wire 1 QL in1 $end
$var wire 1 bL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KM out $end
$var wire 1 IM in1 $end
$var wire 1 IM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LM out $end
$var wire 1 JM in1 $end
$var wire 1 KM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (. out $end
$var wire 1 LM in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 $. Out [3] $end
$var wire 1 %. Out [2] $end
$var wire 1 &. Out [1] $end
$var wire 1 '. Out [0] $end
$var wire 1 MM S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 j> InpA [3] $end
$var wire 1 k> InpA [2] $end
$var wire 1 l> InpA [1] $end
$var wire 1 m> InpA [0] $end
$var wire 1 r> InpB [3] $end
$var wire 1 s> InpB [2] $end
$var wire 1 t> InpB [1] $end
$var wire 1 u> InpB [0] $end
$var wire 1 NM InpC [3] $end
$var wire 1 OM InpC [2] $end
$var wire 1 PM InpC [1] $end
$var wire 1 QM InpC [0] $end
$var wire 1 RM InpD [3] $end
$var wire 1 SM InpD [2] $end
$var wire 1 TM InpD [1] $end
$var wire 1 UM InpD [0] $end
$var wire 1 VM stage1_1_bit0 $end
$var wire 1 WM stage1_2_bit0 $end
$var wire 1 XM stage1_1_bit1 $end
$var wire 1 YM stage1_2_bit1 $end
$var wire 1 ZM stage1_1_bit2 $end
$var wire 1 [M stage1_2_bit2 $end
$var wire 1 \M stage1_1_bit3 $end
$var wire 1 ]M stage1_2_bit4 $end
$var wire 1 ^M stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 VM Out $end
$var wire 1 g+ S $end
$var wire 1 m> InpA $end
$var wire 1 u> InpB $end
$var wire 1 _M notS $end
$var wire 1 `M nand1 $end
$var wire 1 aM nand2 $end
$var wire 1 bM inputA $end
$var wire 1 cM inputB $end
$var wire 1 dM final_not $end

$scope module S_not $end
$var wire 1 _M out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `M out $end
$var wire 1 _M in1 $end
$var wire 1 m> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bM out $end
$var wire 1 `M in1 $end
$var wire 1 `M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aM out $end
$var wire 1 g+ in1 $end
$var wire 1 u> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cM out $end
$var wire 1 aM in1 $end
$var wire 1 aM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dM out $end
$var wire 1 bM in1 $end
$var wire 1 cM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VM out $end
$var wire 1 dM in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 XM Out $end
$var wire 1 g+ S $end
$var wire 1 l> InpA $end
$var wire 1 t> InpB $end
$var wire 1 eM notS $end
$var wire 1 fM nand1 $end
$var wire 1 gM nand2 $end
$var wire 1 hM inputA $end
$var wire 1 iM inputB $end
$var wire 1 jM final_not $end

$scope module S_not $end
$var wire 1 eM out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fM out $end
$var wire 1 eM in1 $end
$var wire 1 l> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hM out $end
$var wire 1 fM in1 $end
$var wire 1 fM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gM out $end
$var wire 1 g+ in1 $end
$var wire 1 t> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iM out $end
$var wire 1 gM in1 $end
$var wire 1 gM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jM out $end
$var wire 1 hM in1 $end
$var wire 1 iM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XM out $end
$var wire 1 jM in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ZM Out $end
$var wire 1 g+ S $end
$var wire 1 k> InpA $end
$var wire 1 s> InpB $end
$var wire 1 kM notS $end
$var wire 1 lM nand1 $end
$var wire 1 mM nand2 $end
$var wire 1 nM inputA $end
$var wire 1 oM inputB $end
$var wire 1 pM final_not $end

$scope module S_not $end
$var wire 1 kM out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lM out $end
$var wire 1 kM in1 $end
$var wire 1 k> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nM out $end
$var wire 1 lM in1 $end
$var wire 1 lM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mM out $end
$var wire 1 g+ in1 $end
$var wire 1 s> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oM out $end
$var wire 1 mM in1 $end
$var wire 1 mM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pM out $end
$var wire 1 nM in1 $end
$var wire 1 oM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZM out $end
$var wire 1 pM in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 \M Out $end
$var wire 1 g+ S $end
$var wire 1 j> InpA $end
$var wire 1 r> InpB $end
$var wire 1 qM notS $end
$var wire 1 rM nand1 $end
$var wire 1 sM nand2 $end
$var wire 1 tM inputA $end
$var wire 1 uM inputB $end
$var wire 1 vM final_not $end

$scope module S_not $end
$var wire 1 qM out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rM out $end
$var wire 1 qM in1 $end
$var wire 1 j> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tM out $end
$var wire 1 rM in1 $end
$var wire 1 rM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sM out $end
$var wire 1 g+ in1 $end
$var wire 1 r> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uM out $end
$var wire 1 sM in1 $end
$var wire 1 sM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vM out $end
$var wire 1 tM in1 $end
$var wire 1 uM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \M out $end
$var wire 1 vM in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 WM Out $end
$var wire 1 g+ S $end
$var wire 1 QM InpA $end
$var wire 1 UM InpB $end
$var wire 1 wM notS $end
$var wire 1 xM nand1 $end
$var wire 1 yM nand2 $end
$var wire 1 zM inputA $end
$var wire 1 {M inputB $end
$var wire 1 |M final_not $end

$scope module S_not $end
$var wire 1 wM out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xM out $end
$var wire 1 wM in1 $end
$var wire 1 QM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zM out $end
$var wire 1 xM in1 $end
$var wire 1 xM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yM out $end
$var wire 1 g+ in1 $end
$var wire 1 UM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {M out $end
$var wire 1 yM in1 $end
$var wire 1 yM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |M out $end
$var wire 1 zM in1 $end
$var wire 1 {M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WM out $end
$var wire 1 |M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 YM Out $end
$var wire 1 g+ S $end
$var wire 1 PM InpA $end
$var wire 1 TM InpB $end
$var wire 1 }M notS $end
$var wire 1 ~M nand1 $end
$var wire 1 !N nand2 $end
$var wire 1 "N inputA $end
$var wire 1 #N inputB $end
$var wire 1 $N final_not $end

$scope module S_not $end
$var wire 1 }M out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~M out $end
$var wire 1 }M in1 $end
$var wire 1 PM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "N out $end
$var wire 1 ~M in1 $end
$var wire 1 ~M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !N out $end
$var wire 1 g+ in1 $end
$var wire 1 TM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #N out $end
$var wire 1 !N in1 $end
$var wire 1 !N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $N out $end
$var wire 1 "N in1 $end
$var wire 1 #N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YM out $end
$var wire 1 $N in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 [M Out $end
$var wire 1 g+ S $end
$var wire 1 OM InpA $end
$var wire 1 SM InpB $end
$var wire 1 %N notS $end
$var wire 1 &N nand1 $end
$var wire 1 'N nand2 $end
$var wire 1 (N inputA $end
$var wire 1 )N inputB $end
$var wire 1 *N final_not $end

$scope module S_not $end
$var wire 1 %N out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &N out $end
$var wire 1 %N in1 $end
$var wire 1 OM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (N out $end
$var wire 1 &N in1 $end
$var wire 1 &N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'N out $end
$var wire 1 g+ in1 $end
$var wire 1 SM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )N out $end
$var wire 1 'N in1 $end
$var wire 1 'N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *N out $end
$var wire 1 (N in1 $end
$var wire 1 )N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [M out $end
$var wire 1 *N in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ^M Out $end
$var wire 1 g+ S $end
$var wire 1 NM InpA $end
$var wire 1 RM InpB $end
$var wire 1 +N notS $end
$var wire 1 ,N nand1 $end
$var wire 1 -N nand2 $end
$var wire 1 .N inputA $end
$var wire 1 /N inputB $end
$var wire 1 0N final_not $end

$scope module S_not $end
$var wire 1 +N out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,N out $end
$var wire 1 +N in1 $end
$var wire 1 NM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .N out $end
$var wire 1 ,N in1 $end
$var wire 1 ,N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -N out $end
$var wire 1 g+ in1 $end
$var wire 1 RM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /N out $end
$var wire 1 -N in1 $end
$var wire 1 -N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0N out $end
$var wire 1 .N in1 $end
$var wire 1 /N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^M out $end
$var wire 1 0N in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 '. Out $end
$var wire 1 MM S $end
$var wire 1 VM InpA $end
$var wire 1 WM InpB $end
$var wire 1 1N notS $end
$var wire 1 2N nand1 $end
$var wire 1 3N nand2 $end
$var wire 1 4N inputA $end
$var wire 1 5N inputB $end
$var wire 1 6N final_not $end

$scope module S_not $end
$var wire 1 1N out $end
$var wire 1 MM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2N out $end
$var wire 1 1N in1 $end
$var wire 1 VM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4N out $end
$var wire 1 2N in1 $end
$var wire 1 2N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3N out $end
$var wire 1 MM in1 $end
$var wire 1 WM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5N out $end
$var wire 1 3N in1 $end
$var wire 1 3N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6N out $end
$var wire 1 4N in1 $end
$var wire 1 5N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '. out $end
$var wire 1 6N in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 &. Out $end
$var wire 1 MM S $end
$var wire 1 XM InpA $end
$var wire 1 YM InpB $end
$var wire 1 7N notS $end
$var wire 1 8N nand1 $end
$var wire 1 9N nand2 $end
$var wire 1 :N inputA $end
$var wire 1 ;N inputB $end
$var wire 1 <N final_not $end

$scope module S_not $end
$var wire 1 7N out $end
$var wire 1 MM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8N out $end
$var wire 1 7N in1 $end
$var wire 1 XM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :N out $end
$var wire 1 8N in1 $end
$var wire 1 8N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9N out $end
$var wire 1 MM in1 $end
$var wire 1 YM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;N out $end
$var wire 1 9N in1 $end
$var wire 1 9N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <N out $end
$var wire 1 :N in1 $end
$var wire 1 ;N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &. out $end
$var wire 1 <N in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 %. Out $end
$var wire 1 MM S $end
$var wire 1 ZM InpA $end
$var wire 1 [M InpB $end
$var wire 1 =N notS $end
$var wire 1 >N nand1 $end
$var wire 1 ?N nand2 $end
$var wire 1 @N inputA $end
$var wire 1 AN inputB $end
$var wire 1 BN final_not $end

$scope module S_not $end
$var wire 1 =N out $end
$var wire 1 MM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >N out $end
$var wire 1 =N in1 $end
$var wire 1 ZM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @N out $end
$var wire 1 >N in1 $end
$var wire 1 >N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?N out $end
$var wire 1 MM in1 $end
$var wire 1 [M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AN out $end
$var wire 1 ?N in1 $end
$var wire 1 ?N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BN out $end
$var wire 1 @N in1 $end
$var wire 1 AN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %. out $end
$var wire 1 BN in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 $. Out $end
$var wire 1 MM S $end
$var wire 1 \M InpA $end
$var wire 1 ^M InpB $end
$var wire 1 CN notS $end
$var wire 1 DN nand1 $end
$var wire 1 EN nand2 $end
$var wire 1 FN inputA $end
$var wire 1 GN inputB $end
$var wire 1 HN final_not $end

$scope module S_not $end
$var wire 1 CN out $end
$var wire 1 MM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DN out $end
$var wire 1 CN in1 $end
$var wire 1 \M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FN out $end
$var wire 1 DN in1 $end
$var wire 1 DN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EN out $end
$var wire 1 MM in1 $end
$var wire 1 ^M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GN out $end
$var wire 1 EN in1 $end
$var wire 1 EN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HN out $end
$var wire 1 FN in1 $end
$var wire 1 GN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $. out $end
$var wire 1 HN in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_2 $end
$var parameter 32 IN OPERAND_WIDTH $end
$var parameter 32 JN SHAMT_WIDTH $end
$var parameter 32 KN NUM_OPERATIONS $end
$var wire 1 K+ in [15] $end
$var wire 1 L+ in [14] $end
$var wire 1 M+ in [13] $end
$var wire 1 N+ in [12] $end
$var wire 1 O+ in [11] $end
$var wire 1 P+ in [10] $end
$var wire 1 Q+ in [9] $end
$var wire 1 R+ in [8] $end
$var wire 1 S+ in [7] $end
$var wire 1 T+ in [6] $end
$var wire 1 U+ in [5] $end
$var wire 1 V+ in [4] $end
$var wire 1 W+ in [3] $end
$var wire 1 X+ in [2] $end
$var wire 1 Y+ in [1] $end
$var wire 1 Z+ in [0] $end
$var wire 1 g+ shamt [3] $end
$var wire 1 h+ shamt [2] $end
$var wire 1 i+ shamt [1] $end
$var wire 1 j+ shamt [0] $end
$var wire 1 4. out [15] $end
$var wire 1 5. out [14] $end
$var wire 1 6. out [13] $end
$var wire 1 7. out [12] $end
$var wire 1 8. out [11] $end
$var wire 1 9. out [10] $end
$var wire 1 :. out [9] $end
$var wire 1 ;. out [8] $end
$var wire 1 <. out [7] $end
$var wire 1 =. out [6] $end
$var wire 1 >. out [5] $end
$var wire 1 ?. out [4] $end
$var wire 1 @. out [3] $end
$var wire 1 A. out [2] $end
$var wire 1 B. out [1] $end
$var wire 1 C. out [0] $end
$var wire 1 LN shift1 [15] $end
$var wire 1 MN shift1 [14] $end
$var wire 1 NN shift1 [13] $end
$var wire 1 ON shift1 [12] $end
$var wire 1 PN shift1 [11] $end
$var wire 1 QN shift1 [10] $end
$var wire 1 RN shift1 [9] $end
$var wire 1 SN shift1 [8] $end
$var wire 1 TN shift1 [7] $end
$var wire 1 UN shift1 [6] $end
$var wire 1 VN shift1 [5] $end
$var wire 1 WN shift1 [4] $end
$var wire 1 XN shift1 [3] $end
$var wire 1 YN shift1 [2] $end
$var wire 1 ZN shift1 [1] $end
$var wire 1 [N shift1 [0] $end
$var wire 1 \N shift2 [15] $end
$var wire 1 ]N shift2 [14] $end
$var wire 1 ^N shift2 [13] $end
$var wire 1 _N shift2 [12] $end
$var wire 1 `N shift2 [11] $end
$var wire 1 aN shift2 [10] $end
$var wire 1 bN shift2 [9] $end
$var wire 1 cN shift2 [8] $end
$var wire 1 dN shift2 [7] $end
$var wire 1 eN shift2 [6] $end
$var wire 1 fN shift2 [5] $end
$var wire 1 gN shift2 [4] $end
$var wire 1 hN shift2 [3] $end
$var wire 1 iN shift2 [2] $end
$var wire 1 jN shift2 [1] $end
$var wire 1 kN shift2 [0] $end
$var wire 1 lN shift4 [15] $end
$var wire 1 mN shift4 [14] $end
$var wire 1 nN shift4 [13] $end
$var wire 1 oN shift4 [12] $end
$var wire 1 pN shift4 [11] $end
$var wire 1 qN shift4 [10] $end
$var wire 1 rN shift4 [9] $end
$var wire 1 sN shift4 [8] $end
$var wire 1 tN shift4 [7] $end
$var wire 1 uN shift4 [6] $end
$var wire 1 vN shift4 [5] $end
$var wire 1 wN shift4 [4] $end
$var wire 1 xN shift4 [3] $end
$var wire 1 yN shift4 [2] $end
$var wire 1 zN shift4 [1] $end
$var wire 1 {N shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 XN Out [3] $end
$var wire 1 YN Out [2] $end
$var wire 1 ZN Out [1] $end
$var wire 1 [N Out [0] $end
$var wire 1 |N S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 W+ InpA [3] $end
$var wire 1 X+ InpA [2] $end
$var wire 1 Y+ InpA [1] $end
$var wire 1 Z+ InpA [0] $end
$var wire 1 V+ InpB [3] $end
$var wire 1 W+ InpB [2] $end
$var wire 1 X+ InpB [1] $end
$var wire 1 Y+ InpB [0] $end
$var wire 1 }N InpC [3] $end
$var wire 1 ~N InpC [2] $end
$var wire 1 !O InpC [1] $end
$var wire 1 "O InpC [0] $end
$var wire 1 #O InpD [3] $end
$var wire 1 $O InpD [2] $end
$var wire 1 %O InpD [1] $end
$var wire 1 &O InpD [0] $end
$var wire 1 'O stage1_1_bit0 $end
$var wire 1 (O stage1_2_bit0 $end
$var wire 1 )O stage1_1_bit1 $end
$var wire 1 *O stage1_2_bit1 $end
$var wire 1 +O stage1_1_bit2 $end
$var wire 1 ,O stage1_2_bit2 $end
$var wire 1 -O stage1_1_bit3 $end
$var wire 1 .O stage1_2_bit4 $end
$var wire 1 /O stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 'O Out $end
$var wire 1 j+ S $end
$var wire 1 Z+ InpA $end
$var wire 1 Y+ InpB $end
$var wire 1 0O notS $end
$var wire 1 1O nand1 $end
$var wire 1 2O nand2 $end
$var wire 1 3O inputA $end
$var wire 1 4O inputB $end
$var wire 1 5O final_not $end

$scope module S_not $end
$var wire 1 0O out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1O out $end
$var wire 1 0O in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3O out $end
$var wire 1 1O in1 $end
$var wire 1 1O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2O out $end
$var wire 1 j+ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4O out $end
$var wire 1 2O in1 $end
$var wire 1 2O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5O out $end
$var wire 1 3O in1 $end
$var wire 1 4O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'O out $end
$var wire 1 5O in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 )O Out $end
$var wire 1 j+ S $end
$var wire 1 Y+ InpA $end
$var wire 1 X+ InpB $end
$var wire 1 6O notS $end
$var wire 1 7O nand1 $end
$var wire 1 8O nand2 $end
$var wire 1 9O inputA $end
$var wire 1 :O inputB $end
$var wire 1 ;O final_not $end

$scope module S_not $end
$var wire 1 6O out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7O out $end
$var wire 1 6O in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9O out $end
$var wire 1 7O in1 $end
$var wire 1 7O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8O out $end
$var wire 1 j+ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :O out $end
$var wire 1 8O in1 $end
$var wire 1 8O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;O out $end
$var wire 1 9O in1 $end
$var wire 1 :O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )O out $end
$var wire 1 ;O in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 +O Out $end
$var wire 1 j+ S $end
$var wire 1 X+ InpA $end
$var wire 1 W+ InpB $end
$var wire 1 <O notS $end
$var wire 1 =O nand1 $end
$var wire 1 >O nand2 $end
$var wire 1 ?O inputA $end
$var wire 1 @O inputB $end
$var wire 1 AO final_not $end

$scope module S_not $end
$var wire 1 <O out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =O out $end
$var wire 1 <O in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?O out $end
$var wire 1 =O in1 $end
$var wire 1 =O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >O out $end
$var wire 1 j+ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @O out $end
$var wire 1 >O in1 $end
$var wire 1 >O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AO out $end
$var wire 1 ?O in1 $end
$var wire 1 @O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +O out $end
$var wire 1 AO in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 -O Out $end
$var wire 1 j+ S $end
$var wire 1 W+ InpA $end
$var wire 1 V+ InpB $end
$var wire 1 BO notS $end
$var wire 1 CO nand1 $end
$var wire 1 DO nand2 $end
$var wire 1 EO inputA $end
$var wire 1 FO inputB $end
$var wire 1 GO final_not $end

$scope module S_not $end
$var wire 1 BO out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CO out $end
$var wire 1 BO in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EO out $end
$var wire 1 CO in1 $end
$var wire 1 CO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DO out $end
$var wire 1 j+ in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FO out $end
$var wire 1 DO in1 $end
$var wire 1 DO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GO out $end
$var wire 1 EO in1 $end
$var wire 1 FO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -O out $end
$var wire 1 GO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 (O Out $end
$var wire 1 j+ S $end
$var wire 1 "O InpA $end
$var wire 1 &O InpB $end
$var wire 1 HO notS $end
$var wire 1 IO nand1 $end
$var wire 1 JO nand2 $end
$var wire 1 KO inputA $end
$var wire 1 LO inputB $end
$var wire 1 MO final_not $end

$scope module S_not $end
$var wire 1 HO out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IO out $end
$var wire 1 HO in1 $end
$var wire 1 "O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KO out $end
$var wire 1 IO in1 $end
$var wire 1 IO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JO out $end
$var wire 1 j+ in1 $end
$var wire 1 &O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LO out $end
$var wire 1 JO in1 $end
$var wire 1 JO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MO out $end
$var wire 1 KO in1 $end
$var wire 1 LO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (O out $end
$var wire 1 MO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 *O Out $end
$var wire 1 j+ S $end
$var wire 1 !O InpA $end
$var wire 1 %O InpB $end
$var wire 1 NO notS $end
$var wire 1 OO nand1 $end
$var wire 1 PO nand2 $end
$var wire 1 QO inputA $end
$var wire 1 RO inputB $end
$var wire 1 SO final_not $end

$scope module S_not $end
$var wire 1 NO out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OO out $end
$var wire 1 NO in1 $end
$var wire 1 !O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QO out $end
$var wire 1 OO in1 $end
$var wire 1 OO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PO out $end
$var wire 1 j+ in1 $end
$var wire 1 %O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RO out $end
$var wire 1 PO in1 $end
$var wire 1 PO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SO out $end
$var wire 1 QO in1 $end
$var wire 1 RO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *O out $end
$var wire 1 SO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ,O Out $end
$var wire 1 j+ S $end
$var wire 1 ~N InpA $end
$var wire 1 $O InpB $end
$var wire 1 TO notS $end
$var wire 1 UO nand1 $end
$var wire 1 VO nand2 $end
$var wire 1 WO inputA $end
$var wire 1 XO inputB $end
$var wire 1 YO final_not $end

$scope module S_not $end
$var wire 1 TO out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UO out $end
$var wire 1 TO in1 $end
$var wire 1 ~N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WO out $end
$var wire 1 UO in1 $end
$var wire 1 UO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VO out $end
$var wire 1 j+ in1 $end
$var wire 1 $O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XO out $end
$var wire 1 VO in1 $end
$var wire 1 VO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YO out $end
$var wire 1 WO in1 $end
$var wire 1 XO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,O out $end
$var wire 1 YO in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 /O Out $end
$var wire 1 j+ S $end
$var wire 1 }N InpA $end
$var wire 1 #O InpB $end
$var wire 1 ZO notS $end
$var wire 1 [O nand1 $end
$var wire 1 \O nand2 $end
$var wire 1 ]O inputA $end
$var wire 1 ^O inputB $end
$var wire 1 _O final_not $end

$scope module S_not $end
$var wire 1 ZO out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [O out $end
$var wire 1 ZO in1 $end
$var wire 1 }N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]O out $end
$var wire 1 [O in1 $end
$var wire 1 [O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \O out $end
$var wire 1 j+ in1 $end
$var wire 1 #O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^O out $end
$var wire 1 \O in1 $end
$var wire 1 \O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _O out $end
$var wire 1 ]O in1 $end
$var wire 1 ^O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /O out $end
$var wire 1 _O in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 [N Out $end
$var wire 1 |N S $end
$var wire 1 'O InpA $end
$var wire 1 (O InpB $end
$var wire 1 `O notS $end
$var wire 1 aO nand1 $end
$var wire 1 bO nand2 $end
$var wire 1 cO inputA $end
$var wire 1 dO inputB $end
$var wire 1 eO final_not $end

$scope module S_not $end
$var wire 1 `O out $end
$var wire 1 |N in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aO out $end
$var wire 1 `O in1 $end
$var wire 1 'O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cO out $end
$var wire 1 aO in1 $end
$var wire 1 aO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bO out $end
$var wire 1 |N in1 $end
$var wire 1 (O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dO out $end
$var wire 1 bO in1 $end
$var wire 1 bO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eO out $end
$var wire 1 cO in1 $end
$var wire 1 dO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [N out $end
$var wire 1 eO in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ZN Out $end
$var wire 1 |N S $end
$var wire 1 )O InpA $end
$var wire 1 *O InpB $end
$var wire 1 fO notS $end
$var wire 1 gO nand1 $end
$var wire 1 hO nand2 $end
$var wire 1 iO inputA $end
$var wire 1 jO inputB $end
$var wire 1 kO final_not $end

$scope module S_not $end
$var wire 1 fO out $end
$var wire 1 |N in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gO out $end
$var wire 1 fO in1 $end
$var wire 1 )O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iO out $end
$var wire 1 gO in1 $end
$var wire 1 gO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hO out $end
$var wire 1 |N in1 $end
$var wire 1 *O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jO out $end
$var wire 1 hO in1 $end
$var wire 1 hO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kO out $end
$var wire 1 iO in1 $end
$var wire 1 jO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZN out $end
$var wire 1 kO in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 YN Out $end
$var wire 1 |N S $end
$var wire 1 +O InpA $end
$var wire 1 ,O InpB $end
$var wire 1 lO notS $end
$var wire 1 mO nand1 $end
$var wire 1 nO nand2 $end
$var wire 1 oO inputA $end
$var wire 1 pO inputB $end
$var wire 1 qO final_not $end

$scope module S_not $end
$var wire 1 lO out $end
$var wire 1 |N in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mO out $end
$var wire 1 lO in1 $end
$var wire 1 +O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oO out $end
$var wire 1 mO in1 $end
$var wire 1 mO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nO out $end
$var wire 1 |N in1 $end
$var wire 1 ,O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pO out $end
$var wire 1 nO in1 $end
$var wire 1 nO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qO out $end
$var wire 1 oO in1 $end
$var wire 1 pO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YN out $end
$var wire 1 qO in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 XN Out $end
$var wire 1 |N S $end
$var wire 1 -O InpA $end
$var wire 1 /O InpB $end
$var wire 1 rO notS $end
$var wire 1 sO nand1 $end
$var wire 1 tO nand2 $end
$var wire 1 uO inputA $end
$var wire 1 vO inputB $end
$var wire 1 wO final_not $end

$scope module S_not $end
$var wire 1 rO out $end
$var wire 1 |N in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sO out $end
$var wire 1 rO in1 $end
$var wire 1 -O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uO out $end
$var wire 1 sO in1 $end
$var wire 1 sO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tO out $end
$var wire 1 |N in1 $end
$var wire 1 /O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vO out $end
$var wire 1 tO in1 $end
$var wire 1 tO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wO out $end
$var wire 1 uO in1 $end
$var wire 1 vO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XN out $end
$var wire 1 wO in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 TN Out [3] $end
$var wire 1 UN Out [2] $end
$var wire 1 VN Out [1] $end
$var wire 1 WN Out [0] $end
$var wire 1 xO S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 S+ InpA [3] $end
$var wire 1 T+ InpA [2] $end
$var wire 1 U+ InpA [1] $end
$var wire 1 V+ InpA [0] $end
$var wire 1 R+ InpB [3] $end
$var wire 1 S+ InpB [2] $end
$var wire 1 T+ InpB [1] $end
$var wire 1 U+ InpB [0] $end
$var wire 1 yO InpC [3] $end
$var wire 1 zO InpC [2] $end
$var wire 1 {O InpC [1] $end
$var wire 1 |O InpC [0] $end
$var wire 1 }O InpD [3] $end
$var wire 1 ~O InpD [2] $end
$var wire 1 !P InpD [1] $end
$var wire 1 "P InpD [0] $end
$var wire 1 #P stage1_1_bit0 $end
$var wire 1 $P stage1_2_bit0 $end
$var wire 1 %P stage1_1_bit1 $end
$var wire 1 &P stage1_2_bit1 $end
$var wire 1 'P stage1_1_bit2 $end
$var wire 1 (P stage1_2_bit2 $end
$var wire 1 )P stage1_1_bit3 $end
$var wire 1 *P stage1_2_bit4 $end
$var wire 1 +P stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 #P Out $end
$var wire 1 j+ S $end
$var wire 1 V+ InpA $end
$var wire 1 U+ InpB $end
$var wire 1 ,P notS $end
$var wire 1 -P nand1 $end
$var wire 1 .P nand2 $end
$var wire 1 /P inputA $end
$var wire 1 0P inputB $end
$var wire 1 1P final_not $end

$scope module S_not $end
$var wire 1 ,P out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -P out $end
$var wire 1 ,P in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /P out $end
$var wire 1 -P in1 $end
$var wire 1 -P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .P out $end
$var wire 1 j+ in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0P out $end
$var wire 1 .P in1 $end
$var wire 1 .P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1P out $end
$var wire 1 /P in1 $end
$var wire 1 0P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #P out $end
$var wire 1 1P in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 %P Out $end
$var wire 1 j+ S $end
$var wire 1 U+ InpA $end
$var wire 1 T+ InpB $end
$var wire 1 2P notS $end
$var wire 1 3P nand1 $end
$var wire 1 4P nand2 $end
$var wire 1 5P inputA $end
$var wire 1 6P inputB $end
$var wire 1 7P final_not $end

$scope module S_not $end
$var wire 1 2P out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3P out $end
$var wire 1 2P in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5P out $end
$var wire 1 3P in1 $end
$var wire 1 3P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4P out $end
$var wire 1 j+ in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6P out $end
$var wire 1 4P in1 $end
$var wire 1 4P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7P out $end
$var wire 1 5P in1 $end
$var wire 1 6P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %P out $end
$var wire 1 7P in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 'P Out $end
$var wire 1 j+ S $end
$var wire 1 T+ InpA $end
$var wire 1 S+ InpB $end
$var wire 1 8P notS $end
$var wire 1 9P nand1 $end
$var wire 1 :P nand2 $end
$var wire 1 ;P inputA $end
$var wire 1 <P inputB $end
$var wire 1 =P final_not $end

$scope module S_not $end
$var wire 1 8P out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9P out $end
$var wire 1 8P in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;P out $end
$var wire 1 9P in1 $end
$var wire 1 9P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :P out $end
$var wire 1 j+ in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <P out $end
$var wire 1 :P in1 $end
$var wire 1 :P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =P out $end
$var wire 1 ;P in1 $end
$var wire 1 <P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'P out $end
$var wire 1 =P in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 )P Out $end
$var wire 1 j+ S $end
$var wire 1 S+ InpA $end
$var wire 1 R+ InpB $end
$var wire 1 >P notS $end
$var wire 1 ?P nand1 $end
$var wire 1 @P nand2 $end
$var wire 1 AP inputA $end
$var wire 1 BP inputB $end
$var wire 1 CP final_not $end

$scope module S_not $end
$var wire 1 >P out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?P out $end
$var wire 1 >P in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AP out $end
$var wire 1 ?P in1 $end
$var wire 1 ?P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @P out $end
$var wire 1 j+ in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BP out $end
$var wire 1 @P in1 $end
$var wire 1 @P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CP out $end
$var wire 1 AP in1 $end
$var wire 1 BP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )P out $end
$var wire 1 CP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 $P Out $end
$var wire 1 j+ S $end
$var wire 1 |O InpA $end
$var wire 1 "P InpB $end
$var wire 1 DP notS $end
$var wire 1 EP nand1 $end
$var wire 1 FP nand2 $end
$var wire 1 GP inputA $end
$var wire 1 HP inputB $end
$var wire 1 IP final_not $end

$scope module S_not $end
$var wire 1 DP out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EP out $end
$var wire 1 DP in1 $end
$var wire 1 |O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GP out $end
$var wire 1 EP in1 $end
$var wire 1 EP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FP out $end
$var wire 1 j+ in1 $end
$var wire 1 "P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HP out $end
$var wire 1 FP in1 $end
$var wire 1 FP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IP out $end
$var wire 1 GP in1 $end
$var wire 1 HP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $P out $end
$var wire 1 IP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 &P Out $end
$var wire 1 j+ S $end
$var wire 1 {O InpA $end
$var wire 1 !P InpB $end
$var wire 1 JP notS $end
$var wire 1 KP nand1 $end
$var wire 1 LP nand2 $end
$var wire 1 MP inputA $end
$var wire 1 NP inputB $end
$var wire 1 OP final_not $end

$scope module S_not $end
$var wire 1 JP out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KP out $end
$var wire 1 JP in1 $end
$var wire 1 {O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MP out $end
$var wire 1 KP in1 $end
$var wire 1 KP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LP out $end
$var wire 1 j+ in1 $end
$var wire 1 !P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NP out $end
$var wire 1 LP in1 $end
$var wire 1 LP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OP out $end
$var wire 1 MP in1 $end
$var wire 1 NP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &P out $end
$var wire 1 OP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 (P Out $end
$var wire 1 j+ S $end
$var wire 1 zO InpA $end
$var wire 1 ~O InpB $end
$var wire 1 PP notS $end
$var wire 1 QP nand1 $end
$var wire 1 RP nand2 $end
$var wire 1 SP inputA $end
$var wire 1 TP inputB $end
$var wire 1 UP final_not $end

$scope module S_not $end
$var wire 1 PP out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QP out $end
$var wire 1 PP in1 $end
$var wire 1 zO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SP out $end
$var wire 1 QP in1 $end
$var wire 1 QP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RP out $end
$var wire 1 j+ in1 $end
$var wire 1 ~O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TP out $end
$var wire 1 RP in1 $end
$var wire 1 RP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UP out $end
$var wire 1 SP in1 $end
$var wire 1 TP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (P out $end
$var wire 1 UP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 +P Out $end
$var wire 1 j+ S $end
$var wire 1 yO InpA $end
$var wire 1 }O InpB $end
$var wire 1 VP notS $end
$var wire 1 WP nand1 $end
$var wire 1 XP nand2 $end
$var wire 1 YP inputA $end
$var wire 1 ZP inputB $end
$var wire 1 [P final_not $end

$scope module S_not $end
$var wire 1 VP out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WP out $end
$var wire 1 VP in1 $end
$var wire 1 yO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YP out $end
$var wire 1 WP in1 $end
$var wire 1 WP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XP out $end
$var wire 1 j+ in1 $end
$var wire 1 }O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZP out $end
$var wire 1 XP in1 $end
$var wire 1 XP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [P out $end
$var wire 1 YP in1 $end
$var wire 1 ZP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +P out $end
$var wire 1 [P in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 WN Out $end
$var wire 1 xO S $end
$var wire 1 #P InpA $end
$var wire 1 $P InpB $end
$var wire 1 \P notS $end
$var wire 1 ]P nand1 $end
$var wire 1 ^P nand2 $end
$var wire 1 _P inputA $end
$var wire 1 `P inputB $end
$var wire 1 aP final_not $end

$scope module S_not $end
$var wire 1 \P out $end
$var wire 1 xO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]P out $end
$var wire 1 \P in1 $end
$var wire 1 #P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _P out $end
$var wire 1 ]P in1 $end
$var wire 1 ]P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^P out $end
$var wire 1 xO in1 $end
$var wire 1 $P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `P out $end
$var wire 1 ^P in1 $end
$var wire 1 ^P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aP out $end
$var wire 1 _P in1 $end
$var wire 1 `P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WN out $end
$var wire 1 aP in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 VN Out $end
$var wire 1 xO S $end
$var wire 1 %P InpA $end
$var wire 1 &P InpB $end
$var wire 1 bP notS $end
$var wire 1 cP nand1 $end
$var wire 1 dP nand2 $end
$var wire 1 eP inputA $end
$var wire 1 fP inputB $end
$var wire 1 gP final_not $end

$scope module S_not $end
$var wire 1 bP out $end
$var wire 1 xO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cP out $end
$var wire 1 bP in1 $end
$var wire 1 %P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eP out $end
$var wire 1 cP in1 $end
$var wire 1 cP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dP out $end
$var wire 1 xO in1 $end
$var wire 1 &P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fP out $end
$var wire 1 dP in1 $end
$var wire 1 dP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gP out $end
$var wire 1 eP in1 $end
$var wire 1 fP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VN out $end
$var wire 1 gP in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 UN Out $end
$var wire 1 xO S $end
$var wire 1 'P InpA $end
$var wire 1 (P InpB $end
$var wire 1 hP notS $end
$var wire 1 iP nand1 $end
$var wire 1 jP nand2 $end
$var wire 1 kP inputA $end
$var wire 1 lP inputB $end
$var wire 1 mP final_not $end

$scope module S_not $end
$var wire 1 hP out $end
$var wire 1 xO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iP out $end
$var wire 1 hP in1 $end
$var wire 1 'P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kP out $end
$var wire 1 iP in1 $end
$var wire 1 iP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jP out $end
$var wire 1 xO in1 $end
$var wire 1 (P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lP out $end
$var wire 1 jP in1 $end
$var wire 1 jP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mP out $end
$var wire 1 kP in1 $end
$var wire 1 lP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 UN out $end
$var wire 1 mP in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 TN Out $end
$var wire 1 xO S $end
$var wire 1 )P InpA $end
$var wire 1 +P InpB $end
$var wire 1 nP notS $end
$var wire 1 oP nand1 $end
$var wire 1 pP nand2 $end
$var wire 1 qP inputA $end
$var wire 1 rP inputB $end
$var wire 1 sP final_not $end

$scope module S_not $end
$var wire 1 nP out $end
$var wire 1 xO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oP out $end
$var wire 1 nP in1 $end
$var wire 1 )P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qP out $end
$var wire 1 oP in1 $end
$var wire 1 oP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pP out $end
$var wire 1 xO in1 $end
$var wire 1 +P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rP out $end
$var wire 1 pP in1 $end
$var wire 1 pP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sP out $end
$var wire 1 qP in1 $end
$var wire 1 rP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TN out $end
$var wire 1 sP in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 PN Out [3] $end
$var wire 1 QN Out [2] $end
$var wire 1 RN Out [1] $end
$var wire 1 SN Out [0] $end
$var wire 1 tP S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 O+ InpA [3] $end
$var wire 1 P+ InpA [2] $end
$var wire 1 Q+ InpA [1] $end
$var wire 1 R+ InpA [0] $end
$var wire 1 N+ InpB [3] $end
$var wire 1 O+ InpB [2] $end
$var wire 1 P+ InpB [1] $end
$var wire 1 Q+ InpB [0] $end
$var wire 1 uP InpC [3] $end
$var wire 1 vP InpC [2] $end
$var wire 1 wP InpC [1] $end
$var wire 1 xP InpC [0] $end
$var wire 1 yP InpD [3] $end
$var wire 1 zP InpD [2] $end
$var wire 1 {P InpD [1] $end
$var wire 1 |P InpD [0] $end
$var wire 1 }P stage1_1_bit0 $end
$var wire 1 ~P stage1_2_bit0 $end
$var wire 1 !Q stage1_1_bit1 $end
$var wire 1 "Q stage1_2_bit1 $end
$var wire 1 #Q stage1_1_bit2 $end
$var wire 1 $Q stage1_2_bit2 $end
$var wire 1 %Q stage1_1_bit3 $end
$var wire 1 &Q stage1_2_bit4 $end
$var wire 1 'Q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 }P Out $end
$var wire 1 j+ S $end
$var wire 1 R+ InpA $end
$var wire 1 Q+ InpB $end
$var wire 1 (Q notS $end
$var wire 1 )Q nand1 $end
$var wire 1 *Q nand2 $end
$var wire 1 +Q inputA $end
$var wire 1 ,Q inputB $end
$var wire 1 -Q final_not $end

$scope module S_not $end
$var wire 1 (Q out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )Q out $end
$var wire 1 (Q in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +Q out $end
$var wire 1 )Q in1 $end
$var wire 1 )Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *Q out $end
$var wire 1 j+ in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,Q out $end
$var wire 1 *Q in1 $end
$var wire 1 *Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -Q out $end
$var wire 1 +Q in1 $end
$var wire 1 ,Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }P out $end
$var wire 1 -Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 !Q Out $end
$var wire 1 j+ S $end
$var wire 1 Q+ InpA $end
$var wire 1 P+ InpB $end
$var wire 1 .Q notS $end
$var wire 1 /Q nand1 $end
$var wire 1 0Q nand2 $end
$var wire 1 1Q inputA $end
$var wire 1 2Q inputB $end
$var wire 1 3Q final_not $end

$scope module S_not $end
$var wire 1 .Q out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /Q out $end
$var wire 1 .Q in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1Q out $end
$var wire 1 /Q in1 $end
$var wire 1 /Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0Q out $end
$var wire 1 j+ in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2Q out $end
$var wire 1 0Q in1 $end
$var wire 1 0Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3Q out $end
$var wire 1 1Q in1 $end
$var wire 1 2Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !Q out $end
$var wire 1 3Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 #Q Out $end
$var wire 1 j+ S $end
$var wire 1 P+ InpA $end
$var wire 1 O+ InpB $end
$var wire 1 4Q notS $end
$var wire 1 5Q nand1 $end
$var wire 1 6Q nand2 $end
$var wire 1 7Q inputA $end
$var wire 1 8Q inputB $end
$var wire 1 9Q final_not $end

$scope module S_not $end
$var wire 1 4Q out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5Q out $end
$var wire 1 4Q in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7Q out $end
$var wire 1 5Q in1 $end
$var wire 1 5Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6Q out $end
$var wire 1 j+ in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8Q out $end
$var wire 1 6Q in1 $end
$var wire 1 6Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9Q out $end
$var wire 1 7Q in1 $end
$var wire 1 8Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #Q out $end
$var wire 1 9Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 %Q Out $end
$var wire 1 j+ S $end
$var wire 1 O+ InpA $end
$var wire 1 N+ InpB $end
$var wire 1 :Q notS $end
$var wire 1 ;Q nand1 $end
$var wire 1 <Q nand2 $end
$var wire 1 =Q inputA $end
$var wire 1 >Q inputB $end
$var wire 1 ?Q final_not $end

$scope module S_not $end
$var wire 1 :Q out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;Q out $end
$var wire 1 :Q in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =Q out $end
$var wire 1 ;Q in1 $end
$var wire 1 ;Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <Q out $end
$var wire 1 j+ in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >Q out $end
$var wire 1 <Q in1 $end
$var wire 1 <Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?Q out $end
$var wire 1 =Q in1 $end
$var wire 1 >Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %Q out $end
$var wire 1 ?Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ~P Out $end
$var wire 1 j+ S $end
$var wire 1 xP InpA $end
$var wire 1 |P InpB $end
$var wire 1 @Q notS $end
$var wire 1 AQ nand1 $end
$var wire 1 BQ nand2 $end
$var wire 1 CQ inputA $end
$var wire 1 DQ inputB $end
$var wire 1 EQ final_not $end

$scope module S_not $end
$var wire 1 @Q out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AQ out $end
$var wire 1 @Q in1 $end
$var wire 1 xP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CQ out $end
$var wire 1 AQ in1 $end
$var wire 1 AQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BQ out $end
$var wire 1 j+ in1 $end
$var wire 1 |P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DQ out $end
$var wire 1 BQ in1 $end
$var wire 1 BQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EQ out $end
$var wire 1 CQ in1 $end
$var wire 1 DQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~P out $end
$var wire 1 EQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 "Q Out $end
$var wire 1 j+ S $end
$var wire 1 wP InpA $end
$var wire 1 {P InpB $end
$var wire 1 FQ notS $end
$var wire 1 GQ nand1 $end
$var wire 1 HQ nand2 $end
$var wire 1 IQ inputA $end
$var wire 1 JQ inputB $end
$var wire 1 KQ final_not $end

$scope module S_not $end
$var wire 1 FQ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GQ out $end
$var wire 1 FQ in1 $end
$var wire 1 wP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IQ out $end
$var wire 1 GQ in1 $end
$var wire 1 GQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HQ out $end
$var wire 1 j+ in1 $end
$var wire 1 {P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JQ out $end
$var wire 1 HQ in1 $end
$var wire 1 HQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KQ out $end
$var wire 1 IQ in1 $end
$var wire 1 JQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "Q out $end
$var wire 1 KQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 $Q Out $end
$var wire 1 j+ S $end
$var wire 1 vP InpA $end
$var wire 1 zP InpB $end
$var wire 1 LQ notS $end
$var wire 1 MQ nand1 $end
$var wire 1 NQ nand2 $end
$var wire 1 OQ inputA $end
$var wire 1 PQ inputB $end
$var wire 1 QQ final_not $end

$scope module S_not $end
$var wire 1 LQ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MQ out $end
$var wire 1 LQ in1 $end
$var wire 1 vP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OQ out $end
$var wire 1 MQ in1 $end
$var wire 1 MQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NQ out $end
$var wire 1 j+ in1 $end
$var wire 1 zP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PQ out $end
$var wire 1 NQ in1 $end
$var wire 1 NQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QQ out $end
$var wire 1 OQ in1 $end
$var wire 1 PQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $Q out $end
$var wire 1 QQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 'Q Out $end
$var wire 1 j+ S $end
$var wire 1 uP InpA $end
$var wire 1 yP InpB $end
$var wire 1 RQ notS $end
$var wire 1 SQ nand1 $end
$var wire 1 TQ nand2 $end
$var wire 1 UQ inputA $end
$var wire 1 VQ inputB $end
$var wire 1 WQ final_not $end

$scope module S_not $end
$var wire 1 RQ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SQ out $end
$var wire 1 RQ in1 $end
$var wire 1 uP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UQ out $end
$var wire 1 SQ in1 $end
$var wire 1 SQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TQ out $end
$var wire 1 j+ in1 $end
$var wire 1 yP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VQ out $end
$var wire 1 TQ in1 $end
$var wire 1 TQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WQ out $end
$var wire 1 UQ in1 $end
$var wire 1 VQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'Q out $end
$var wire 1 WQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 SN Out $end
$var wire 1 tP S $end
$var wire 1 }P InpA $end
$var wire 1 ~P InpB $end
$var wire 1 XQ notS $end
$var wire 1 YQ nand1 $end
$var wire 1 ZQ nand2 $end
$var wire 1 [Q inputA $end
$var wire 1 \Q inputB $end
$var wire 1 ]Q final_not $end

$scope module S_not $end
$var wire 1 XQ out $end
$var wire 1 tP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YQ out $end
$var wire 1 XQ in1 $end
$var wire 1 }P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [Q out $end
$var wire 1 YQ in1 $end
$var wire 1 YQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZQ out $end
$var wire 1 tP in1 $end
$var wire 1 ~P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \Q out $end
$var wire 1 ZQ in1 $end
$var wire 1 ZQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]Q out $end
$var wire 1 [Q in1 $end
$var wire 1 \Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 SN out $end
$var wire 1 ]Q in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 RN Out $end
$var wire 1 tP S $end
$var wire 1 !Q InpA $end
$var wire 1 "Q InpB $end
$var wire 1 ^Q notS $end
$var wire 1 _Q nand1 $end
$var wire 1 `Q nand2 $end
$var wire 1 aQ inputA $end
$var wire 1 bQ inputB $end
$var wire 1 cQ final_not $end

$scope module S_not $end
$var wire 1 ^Q out $end
$var wire 1 tP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _Q out $end
$var wire 1 ^Q in1 $end
$var wire 1 !Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aQ out $end
$var wire 1 _Q in1 $end
$var wire 1 _Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `Q out $end
$var wire 1 tP in1 $end
$var wire 1 "Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bQ out $end
$var wire 1 `Q in1 $end
$var wire 1 `Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cQ out $end
$var wire 1 aQ in1 $end
$var wire 1 bQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 RN out $end
$var wire 1 cQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 QN Out $end
$var wire 1 tP S $end
$var wire 1 #Q InpA $end
$var wire 1 $Q InpB $end
$var wire 1 dQ notS $end
$var wire 1 eQ nand1 $end
$var wire 1 fQ nand2 $end
$var wire 1 gQ inputA $end
$var wire 1 hQ inputB $end
$var wire 1 iQ final_not $end

$scope module S_not $end
$var wire 1 dQ out $end
$var wire 1 tP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eQ out $end
$var wire 1 dQ in1 $end
$var wire 1 #Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gQ out $end
$var wire 1 eQ in1 $end
$var wire 1 eQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fQ out $end
$var wire 1 tP in1 $end
$var wire 1 $Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hQ out $end
$var wire 1 fQ in1 $end
$var wire 1 fQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iQ out $end
$var wire 1 gQ in1 $end
$var wire 1 hQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 QN out $end
$var wire 1 iQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 PN Out $end
$var wire 1 tP S $end
$var wire 1 %Q InpA $end
$var wire 1 'Q InpB $end
$var wire 1 jQ notS $end
$var wire 1 kQ nand1 $end
$var wire 1 lQ nand2 $end
$var wire 1 mQ inputA $end
$var wire 1 nQ inputB $end
$var wire 1 oQ final_not $end

$scope module S_not $end
$var wire 1 jQ out $end
$var wire 1 tP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kQ out $end
$var wire 1 jQ in1 $end
$var wire 1 %Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mQ out $end
$var wire 1 kQ in1 $end
$var wire 1 kQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lQ out $end
$var wire 1 tP in1 $end
$var wire 1 'Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nQ out $end
$var wire 1 lQ in1 $end
$var wire 1 lQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oQ out $end
$var wire 1 mQ in1 $end
$var wire 1 nQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 PN out $end
$var wire 1 oQ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 LN Out [3] $end
$var wire 1 MN Out [2] $end
$var wire 1 NN Out [1] $end
$var wire 1 ON Out [0] $end
$var wire 1 pQ S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 K+ InpA [3] $end
$var wire 1 L+ InpA [2] $end
$var wire 1 M+ InpA [1] $end
$var wire 1 N+ InpA [0] $end
$var wire 1 K+ InpB [3] $end
$var wire 1 K+ InpB [2] $end
$var wire 1 L+ InpB [1] $end
$var wire 1 M+ InpB [0] $end
$var wire 1 qQ InpC [3] $end
$var wire 1 rQ InpC [2] $end
$var wire 1 sQ InpC [1] $end
$var wire 1 tQ InpC [0] $end
$var wire 1 uQ InpD [3] $end
$var wire 1 vQ InpD [2] $end
$var wire 1 wQ InpD [1] $end
$var wire 1 xQ InpD [0] $end
$var wire 1 yQ stage1_1_bit0 $end
$var wire 1 zQ stage1_2_bit0 $end
$var wire 1 {Q stage1_1_bit1 $end
$var wire 1 |Q stage1_2_bit1 $end
$var wire 1 }Q stage1_1_bit2 $end
$var wire 1 ~Q stage1_2_bit2 $end
$var wire 1 !R stage1_1_bit3 $end
$var wire 1 "R stage1_2_bit4 $end
$var wire 1 #R stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 yQ Out $end
$var wire 1 j+ S $end
$var wire 1 N+ InpA $end
$var wire 1 M+ InpB $end
$var wire 1 $R notS $end
$var wire 1 %R nand1 $end
$var wire 1 &R nand2 $end
$var wire 1 'R inputA $end
$var wire 1 (R inputB $end
$var wire 1 )R final_not $end

$scope module S_not $end
$var wire 1 $R out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %R out $end
$var wire 1 $R in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'R out $end
$var wire 1 %R in1 $end
$var wire 1 %R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &R out $end
$var wire 1 j+ in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (R out $end
$var wire 1 &R in1 $end
$var wire 1 &R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )R out $end
$var wire 1 'R in1 $end
$var wire 1 (R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yQ out $end
$var wire 1 )R in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 {Q Out $end
$var wire 1 j+ S $end
$var wire 1 M+ InpA $end
$var wire 1 L+ InpB $end
$var wire 1 *R notS $end
$var wire 1 +R nand1 $end
$var wire 1 ,R nand2 $end
$var wire 1 -R inputA $end
$var wire 1 .R inputB $end
$var wire 1 /R final_not $end

$scope module S_not $end
$var wire 1 *R out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +R out $end
$var wire 1 *R in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -R out $end
$var wire 1 +R in1 $end
$var wire 1 +R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,R out $end
$var wire 1 j+ in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .R out $end
$var wire 1 ,R in1 $end
$var wire 1 ,R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /R out $end
$var wire 1 -R in1 $end
$var wire 1 .R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {Q out $end
$var wire 1 /R in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 }Q Out $end
$var wire 1 j+ S $end
$var wire 1 L+ InpA $end
$var wire 1 K+ InpB $end
$var wire 1 0R notS $end
$var wire 1 1R nand1 $end
$var wire 1 2R nand2 $end
$var wire 1 3R inputA $end
$var wire 1 4R inputB $end
$var wire 1 5R final_not $end

$scope module S_not $end
$var wire 1 0R out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1R out $end
$var wire 1 0R in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3R out $end
$var wire 1 1R in1 $end
$var wire 1 1R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2R out $end
$var wire 1 j+ in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4R out $end
$var wire 1 2R in1 $end
$var wire 1 2R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5R out $end
$var wire 1 3R in1 $end
$var wire 1 4R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }Q out $end
$var wire 1 5R in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 !R Out $end
$var wire 1 j+ S $end
$var wire 1 K+ InpA $end
$var wire 1 K+ InpB $end
$var wire 1 6R notS $end
$var wire 1 7R nand1 $end
$var wire 1 8R nand2 $end
$var wire 1 9R inputA $end
$var wire 1 :R inputB $end
$var wire 1 ;R final_not $end

$scope module S_not $end
$var wire 1 6R out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7R out $end
$var wire 1 6R in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9R out $end
$var wire 1 7R in1 $end
$var wire 1 7R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8R out $end
$var wire 1 j+ in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :R out $end
$var wire 1 8R in1 $end
$var wire 1 8R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;R out $end
$var wire 1 9R in1 $end
$var wire 1 :R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !R out $end
$var wire 1 ;R in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 zQ Out $end
$var wire 1 j+ S $end
$var wire 1 tQ InpA $end
$var wire 1 xQ InpB $end
$var wire 1 <R notS $end
$var wire 1 =R nand1 $end
$var wire 1 >R nand2 $end
$var wire 1 ?R inputA $end
$var wire 1 @R inputB $end
$var wire 1 AR final_not $end

$scope module S_not $end
$var wire 1 <R out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =R out $end
$var wire 1 <R in1 $end
$var wire 1 tQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?R out $end
$var wire 1 =R in1 $end
$var wire 1 =R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >R out $end
$var wire 1 j+ in1 $end
$var wire 1 xQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @R out $end
$var wire 1 >R in1 $end
$var wire 1 >R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AR out $end
$var wire 1 ?R in1 $end
$var wire 1 @R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zQ out $end
$var wire 1 AR in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 |Q Out $end
$var wire 1 j+ S $end
$var wire 1 sQ InpA $end
$var wire 1 wQ InpB $end
$var wire 1 BR notS $end
$var wire 1 CR nand1 $end
$var wire 1 DR nand2 $end
$var wire 1 ER inputA $end
$var wire 1 FR inputB $end
$var wire 1 GR final_not $end

$scope module S_not $end
$var wire 1 BR out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CR out $end
$var wire 1 BR in1 $end
$var wire 1 sQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ER out $end
$var wire 1 CR in1 $end
$var wire 1 CR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DR out $end
$var wire 1 j+ in1 $end
$var wire 1 wQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FR out $end
$var wire 1 DR in1 $end
$var wire 1 DR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GR out $end
$var wire 1 ER in1 $end
$var wire 1 FR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |Q out $end
$var wire 1 GR in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ~Q Out $end
$var wire 1 j+ S $end
$var wire 1 rQ InpA $end
$var wire 1 vQ InpB $end
$var wire 1 HR notS $end
$var wire 1 IR nand1 $end
$var wire 1 JR nand2 $end
$var wire 1 KR inputA $end
$var wire 1 LR inputB $end
$var wire 1 MR final_not $end

$scope module S_not $end
$var wire 1 HR out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IR out $end
$var wire 1 HR in1 $end
$var wire 1 rQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KR out $end
$var wire 1 IR in1 $end
$var wire 1 IR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JR out $end
$var wire 1 j+ in1 $end
$var wire 1 vQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LR out $end
$var wire 1 JR in1 $end
$var wire 1 JR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MR out $end
$var wire 1 KR in1 $end
$var wire 1 LR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~Q out $end
$var wire 1 MR in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 #R Out $end
$var wire 1 j+ S $end
$var wire 1 qQ InpA $end
$var wire 1 uQ InpB $end
$var wire 1 NR notS $end
$var wire 1 OR nand1 $end
$var wire 1 PR nand2 $end
$var wire 1 QR inputA $end
$var wire 1 RR inputB $end
$var wire 1 SR final_not $end

$scope module S_not $end
$var wire 1 NR out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OR out $end
$var wire 1 NR in1 $end
$var wire 1 qQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QR out $end
$var wire 1 OR in1 $end
$var wire 1 OR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PR out $end
$var wire 1 j+ in1 $end
$var wire 1 uQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RR out $end
$var wire 1 PR in1 $end
$var wire 1 PR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SR out $end
$var wire 1 QR in1 $end
$var wire 1 RR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #R out $end
$var wire 1 SR in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ON Out $end
$var wire 1 pQ S $end
$var wire 1 yQ InpA $end
$var wire 1 zQ InpB $end
$var wire 1 TR notS $end
$var wire 1 UR nand1 $end
$var wire 1 VR nand2 $end
$var wire 1 WR inputA $end
$var wire 1 XR inputB $end
$var wire 1 YR final_not $end

$scope module S_not $end
$var wire 1 TR out $end
$var wire 1 pQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UR out $end
$var wire 1 TR in1 $end
$var wire 1 yQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WR out $end
$var wire 1 UR in1 $end
$var wire 1 UR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VR out $end
$var wire 1 pQ in1 $end
$var wire 1 zQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XR out $end
$var wire 1 VR in1 $end
$var wire 1 VR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YR out $end
$var wire 1 WR in1 $end
$var wire 1 XR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ON out $end
$var wire 1 YR in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 NN Out $end
$var wire 1 pQ S $end
$var wire 1 {Q InpA $end
$var wire 1 |Q InpB $end
$var wire 1 ZR notS $end
$var wire 1 [R nand1 $end
$var wire 1 \R nand2 $end
$var wire 1 ]R inputA $end
$var wire 1 ^R inputB $end
$var wire 1 _R final_not $end

$scope module S_not $end
$var wire 1 ZR out $end
$var wire 1 pQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [R out $end
$var wire 1 ZR in1 $end
$var wire 1 {Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]R out $end
$var wire 1 [R in1 $end
$var wire 1 [R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \R out $end
$var wire 1 pQ in1 $end
$var wire 1 |Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^R out $end
$var wire 1 \R in1 $end
$var wire 1 \R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _R out $end
$var wire 1 ]R in1 $end
$var wire 1 ^R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 NN out $end
$var wire 1 _R in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 MN Out $end
$var wire 1 pQ S $end
$var wire 1 }Q InpA $end
$var wire 1 ~Q InpB $end
$var wire 1 `R notS $end
$var wire 1 aR nand1 $end
$var wire 1 bR nand2 $end
$var wire 1 cR inputA $end
$var wire 1 dR inputB $end
$var wire 1 eR final_not $end

$scope module S_not $end
$var wire 1 `R out $end
$var wire 1 pQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aR out $end
$var wire 1 `R in1 $end
$var wire 1 }Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cR out $end
$var wire 1 aR in1 $end
$var wire 1 aR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bR out $end
$var wire 1 pQ in1 $end
$var wire 1 ~Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dR out $end
$var wire 1 bR in1 $end
$var wire 1 bR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eR out $end
$var wire 1 cR in1 $end
$var wire 1 dR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 MN out $end
$var wire 1 eR in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 LN Out $end
$var wire 1 pQ S $end
$var wire 1 !R InpA $end
$var wire 1 #R InpB $end
$var wire 1 fR notS $end
$var wire 1 gR nand1 $end
$var wire 1 hR nand2 $end
$var wire 1 iR inputA $end
$var wire 1 jR inputB $end
$var wire 1 kR final_not $end

$scope module S_not $end
$var wire 1 fR out $end
$var wire 1 pQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gR out $end
$var wire 1 fR in1 $end
$var wire 1 !R in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iR out $end
$var wire 1 gR in1 $end
$var wire 1 gR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hR out $end
$var wire 1 pQ in1 $end
$var wire 1 #R in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jR out $end
$var wire 1 hR in1 $end
$var wire 1 hR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kR out $end
$var wire 1 iR in1 $end
$var wire 1 jR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 LN out $end
$var wire 1 kR in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 hN Out [3] $end
$var wire 1 iN Out [2] $end
$var wire 1 jN Out [1] $end
$var wire 1 kN Out [0] $end
$var wire 1 lR S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 XN InpA [3] $end
$var wire 1 YN InpA [2] $end
$var wire 1 ZN InpA [1] $end
$var wire 1 [N InpA [0] $end
$var wire 1 VN InpB [3] $end
$var wire 1 WN InpB [2] $end
$var wire 1 XN InpB [1] $end
$var wire 1 YN InpB [0] $end
$var wire 1 mR InpC [3] $end
$var wire 1 nR InpC [2] $end
$var wire 1 oR InpC [1] $end
$var wire 1 pR InpC [0] $end
$var wire 1 qR InpD [3] $end
$var wire 1 rR InpD [2] $end
$var wire 1 sR InpD [1] $end
$var wire 1 tR InpD [0] $end
$var wire 1 uR stage1_1_bit0 $end
$var wire 1 vR stage1_2_bit0 $end
$var wire 1 wR stage1_1_bit1 $end
$var wire 1 xR stage1_2_bit1 $end
$var wire 1 yR stage1_1_bit2 $end
$var wire 1 zR stage1_2_bit2 $end
$var wire 1 {R stage1_1_bit3 $end
$var wire 1 |R stage1_2_bit4 $end
$var wire 1 }R stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 uR Out $end
$var wire 1 i+ S $end
$var wire 1 [N InpA $end
$var wire 1 YN InpB $end
$var wire 1 ~R notS $end
$var wire 1 !S nand1 $end
$var wire 1 "S nand2 $end
$var wire 1 #S inputA $end
$var wire 1 $S inputB $end
$var wire 1 %S final_not $end

$scope module S_not $end
$var wire 1 ~R out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !S out $end
$var wire 1 ~R in1 $end
$var wire 1 [N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #S out $end
$var wire 1 !S in1 $end
$var wire 1 !S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "S out $end
$var wire 1 i+ in1 $end
$var wire 1 YN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $S out $end
$var wire 1 "S in1 $end
$var wire 1 "S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %S out $end
$var wire 1 #S in1 $end
$var wire 1 $S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uR out $end
$var wire 1 %S in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 wR Out $end
$var wire 1 i+ S $end
$var wire 1 ZN InpA $end
$var wire 1 XN InpB $end
$var wire 1 &S notS $end
$var wire 1 'S nand1 $end
$var wire 1 (S nand2 $end
$var wire 1 )S inputA $end
$var wire 1 *S inputB $end
$var wire 1 +S final_not $end

$scope module S_not $end
$var wire 1 &S out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'S out $end
$var wire 1 &S in1 $end
$var wire 1 ZN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )S out $end
$var wire 1 'S in1 $end
$var wire 1 'S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (S out $end
$var wire 1 i+ in1 $end
$var wire 1 XN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *S out $end
$var wire 1 (S in1 $end
$var wire 1 (S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +S out $end
$var wire 1 )S in1 $end
$var wire 1 *S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wR out $end
$var wire 1 +S in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 yR Out $end
$var wire 1 i+ S $end
$var wire 1 YN InpA $end
$var wire 1 WN InpB $end
$var wire 1 ,S notS $end
$var wire 1 -S nand1 $end
$var wire 1 .S nand2 $end
$var wire 1 /S inputA $end
$var wire 1 0S inputB $end
$var wire 1 1S final_not $end

$scope module S_not $end
$var wire 1 ,S out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -S out $end
$var wire 1 ,S in1 $end
$var wire 1 YN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /S out $end
$var wire 1 -S in1 $end
$var wire 1 -S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .S out $end
$var wire 1 i+ in1 $end
$var wire 1 WN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0S out $end
$var wire 1 .S in1 $end
$var wire 1 .S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1S out $end
$var wire 1 /S in1 $end
$var wire 1 0S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yR out $end
$var wire 1 1S in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 {R Out $end
$var wire 1 i+ S $end
$var wire 1 XN InpA $end
$var wire 1 VN InpB $end
$var wire 1 2S notS $end
$var wire 1 3S nand1 $end
$var wire 1 4S nand2 $end
$var wire 1 5S inputA $end
$var wire 1 6S inputB $end
$var wire 1 7S final_not $end

$scope module S_not $end
$var wire 1 2S out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3S out $end
$var wire 1 2S in1 $end
$var wire 1 XN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5S out $end
$var wire 1 3S in1 $end
$var wire 1 3S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4S out $end
$var wire 1 i+ in1 $end
$var wire 1 VN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6S out $end
$var wire 1 4S in1 $end
$var wire 1 4S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7S out $end
$var wire 1 5S in1 $end
$var wire 1 6S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {R out $end
$var wire 1 7S in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 vR Out $end
$var wire 1 i+ S $end
$var wire 1 pR InpA $end
$var wire 1 tR InpB $end
$var wire 1 8S notS $end
$var wire 1 9S nand1 $end
$var wire 1 :S nand2 $end
$var wire 1 ;S inputA $end
$var wire 1 <S inputB $end
$var wire 1 =S final_not $end

$scope module S_not $end
$var wire 1 8S out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9S out $end
$var wire 1 8S in1 $end
$var wire 1 pR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;S out $end
$var wire 1 9S in1 $end
$var wire 1 9S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :S out $end
$var wire 1 i+ in1 $end
$var wire 1 tR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <S out $end
$var wire 1 :S in1 $end
$var wire 1 :S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =S out $end
$var wire 1 ;S in1 $end
$var wire 1 <S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vR out $end
$var wire 1 =S in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 xR Out $end
$var wire 1 i+ S $end
$var wire 1 oR InpA $end
$var wire 1 sR InpB $end
$var wire 1 >S notS $end
$var wire 1 ?S nand1 $end
$var wire 1 @S nand2 $end
$var wire 1 AS inputA $end
$var wire 1 BS inputB $end
$var wire 1 CS final_not $end

$scope module S_not $end
$var wire 1 >S out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?S out $end
$var wire 1 >S in1 $end
$var wire 1 oR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AS out $end
$var wire 1 ?S in1 $end
$var wire 1 ?S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @S out $end
$var wire 1 i+ in1 $end
$var wire 1 sR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BS out $end
$var wire 1 @S in1 $end
$var wire 1 @S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CS out $end
$var wire 1 AS in1 $end
$var wire 1 BS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xR out $end
$var wire 1 CS in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 zR Out $end
$var wire 1 i+ S $end
$var wire 1 nR InpA $end
$var wire 1 rR InpB $end
$var wire 1 DS notS $end
$var wire 1 ES nand1 $end
$var wire 1 FS nand2 $end
$var wire 1 GS inputA $end
$var wire 1 HS inputB $end
$var wire 1 IS final_not $end

$scope module S_not $end
$var wire 1 DS out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ES out $end
$var wire 1 DS in1 $end
$var wire 1 nR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GS out $end
$var wire 1 ES in1 $end
$var wire 1 ES in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FS out $end
$var wire 1 i+ in1 $end
$var wire 1 rR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HS out $end
$var wire 1 FS in1 $end
$var wire 1 FS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IS out $end
$var wire 1 GS in1 $end
$var wire 1 HS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zR out $end
$var wire 1 IS in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 }R Out $end
$var wire 1 i+ S $end
$var wire 1 mR InpA $end
$var wire 1 qR InpB $end
$var wire 1 JS notS $end
$var wire 1 KS nand1 $end
$var wire 1 LS nand2 $end
$var wire 1 MS inputA $end
$var wire 1 NS inputB $end
$var wire 1 OS final_not $end

$scope module S_not $end
$var wire 1 JS out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KS out $end
$var wire 1 JS in1 $end
$var wire 1 mR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MS out $end
$var wire 1 KS in1 $end
$var wire 1 KS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LS out $end
$var wire 1 i+ in1 $end
$var wire 1 qR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NS out $end
$var wire 1 LS in1 $end
$var wire 1 LS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OS out $end
$var wire 1 MS in1 $end
$var wire 1 NS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }R out $end
$var wire 1 OS in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 kN Out $end
$var wire 1 lR S $end
$var wire 1 uR InpA $end
$var wire 1 vR InpB $end
$var wire 1 PS notS $end
$var wire 1 QS nand1 $end
$var wire 1 RS nand2 $end
$var wire 1 SS inputA $end
$var wire 1 TS inputB $end
$var wire 1 US final_not $end

$scope module S_not $end
$var wire 1 PS out $end
$var wire 1 lR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QS out $end
$var wire 1 PS in1 $end
$var wire 1 uR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SS out $end
$var wire 1 QS in1 $end
$var wire 1 QS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RS out $end
$var wire 1 lR in1 $end
$var wire 1 vR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TS out $end
$var wire 1 RS in1 $end
$var wire 1 RS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 US out $end
$var wire 1 SS in1 $end
$var wire 1 TS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kN out $end
$var wire 1 US in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 jN Out $end
$var wire 1 lR S $end
$var wire 1 wR InpA $end
$var wire 1 xR InpB $end
$var wire 1 VS notS $end
$var wire 1 WS nand1 $end
$var wire 1 XS nand2 $end
$var wire 1 YS inputA $end
$var wire 1 ZS inputB $end
$var wire 1 [S final_not $end

$scope module S_not $end
$var wire 1 VS out $end
$var wire 1 lR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WS out $end
$var wire 1 VS in1 $end
$var wire 1 wR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YS out $end
$var wire 1 WS in1 $end
$var wire 1 WS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XS out $end
$var wire 1 lR in1 $end
$var wire 1 xR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZS out $end
$var wire 1 XS in1 $end
$var wire 1 XS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [S out $end
$var wire 1 YS in1 $end
$var wire 1 ZS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jN out $end
$var wire 1 [S in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 iN Out $end
$var wire 1 lR S $end
$var wire 1 yR InpA $end
$var wire 1 zR InpB $end
$var wire 1 \S notS $end
$var wire 1 ]S nand1 $end
$var wire 1 ^S nand2 $end
$var wire 1 _S inputA $end
$var wire 1 `S inputB $end
$var wire 1 aS final_not $end

$scope module S_not $end
$var wire 1 \S out $end
$var wire 1 lR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]S out $end
$var wire 1 \S in1 $end
$var wire 1 yR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _S out $end
$var wire 1 ]S in1 $end
$var wire 1 ]S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^S out $end
$var wire 1 lR in1 $end
$var wire 1 zR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `S out $end
$var wire 1 ^S in1 $end
$var wire 1 ^S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aS out $end
$var wire 1 _S in1 $end
$var wire 1 `S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iN out $end
$var wire 1 aS in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 hN Out $end
$var wire 1 lR S $end
$var wire 1 {R InpA $end
$var wire 1 }R InpB $end
$var wire 1 bS notS $end
$var wire 1 cS nand1 $end
$var wire 1 dS nand2 $end
$var wire 1 eS inputA $end
$var wire 1 fS inputB $end
$var wire 1 gS final_not $end

$scope module S_not $end
$var wire 1 bS out $end
$var wire 1 lR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cS out $end
$var wire 1 bS in1 $end
$var wire 1 {R in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eS out $end
$var wire 1 cS in1 $end
$var wire 1 cS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dS out $end
$var wire 1 lR in1 $end
$var wire 1 }R in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fS out $end
$var wire 1 dS in1 $end
$var wire 1 dS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gS out $end
$var wire 1 eS in1 $end
$var wire 1 fS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hN out $end
$var wire 1 gS in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 dN Out [3] $end
$var wire 1 eN Out [2] $end
$var wire 1 fN Out [1] $end
$var wire 1 gN Out [0] $end
$var wire 1 hS S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 TN InpA [3] $end
$var wire 1 UN InpA [2] $end
$var wire 1 VN InpA [1] $end
$var wire 1 WN InpA [0] $end
$var wire 1 RN InpB [3] $end
$var wire 1 SN InpB [2] $end
$var wire 1 TN InpB [1] $end
$var wire 1 UN InpB [0] $end
$var wire 1 iS InpC [3] $end
$var wire 1 jS InpC [2] $end
$var wire 1 kS InpC [1] $end
$var wire 1 lS InpC [0] $end
$var wire 1 mS InpD [3] $end
$var wire 1 nS InpD [2] $end
$var wire 1 oS InpD [1] $end
$var wire 1 pS InpD [0] $end
$var wire 1 qS stage1_1_bit0 $end
$var wire 1 rS stage1_2_bit0 $end
$var wire 1 sS stage1_1_bit1 $end
$var wire 1 tS stage1_2_bit1 $end
$var wire 1 uS stage1_1_bit2 $end
$var wire 1 vS stage1_2_bit2 $end
$var wire 1 wS stage1_1_bit3 $end
$var wire 1 xS stage1_2_bit4 $end
$var wire 1 yS stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 qS Out $end
$var wire 1 i+ S $end
$var wire 1 WN InpA $end
$var wire 1 UN InpB $end
$var wire 1 zS notS $end
$var wire 1 {S nand1 $end
$var wire 1 |S nand2 $end
$var wire 1 }S inputA $end
$var wire 1 ~S inputB $end
$var wire 1 !T final_not $end

$scope module S_not $end
$var wire 1 zS out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {S out $end
$var wire 1 zS in1 $end
$var wire 1 WN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }S out $end
$var wire 1 {S in1 $end
$var wire 1 {S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |S out $end
$var wire 1 i+ in1 $end
$var wire 1 UN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~S out $end
$var wire 1 |S in1 $end
$var wire 1 |S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !T out $end
$var wire 1 }S in1 $end
$var wire 1 ~S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qS out $end
$var wire 1 !T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 sS Out $end
$var wire 1 i+ S $end
$var wire 1 VN InpA $end
$var wire 1 TN InpB $end
$var wire 1 "T notS $end
$var wire 1 #T nand1 $end
$var wire 1 $T nand2 $end
$var wire 1 %T inputA $end
$var wire 1 &T inputB $end
$var wire 1 'T final_not $end

$scope module S_not $end
$var wire 1 "T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #T out $end
$var wire 1 "T in1 $end
$var wire 1 VN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %T out $end
$var wire 1 #T in1 $end
$var wire 1 #T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $T out $end
$var wire 1 i+ in1 $end
$var wire 1 TN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &T out $end
$var wire 1 $T in1 $end
$var wire 1 $T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'T out $end
$var wire 1 %T in1 $end
$var wire 1 &T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sS out $end
$var wire 1 'T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 uS Out $end
$var wire 1 i+ S $end
$var wire 1 UN InpA $end
$var wire 1 SN InpB $end
$var wire 1 (T notS $end
$var wire 1 )T nand1 $end
$var wire 1 *T nand2 $end
$var wire 1 +T inputA $end
$var wire 1 ,T inputB $end
$var wire 1 -T final_not $end

$scope module S_not $end
$var wire 1 (T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )T out $end
$var wire 1 (T in1 $end
$var wire 1 UN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +T out $end
$var wire 1 )T in1 $end
$var wire 1 )T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *T out $end
$var wire 1 i+ in1 $end
$var wire 1 SN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,T out $end
$var wire 1 *T in1 $end
$var wire 1 *T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -T out $end
$var wire 1 +T in1 $end
$var wire 1 ,T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uS out $end
$var wire 1 -T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 wS Out $end
$var wire 1 i+ S $end
$var wire 1 TN InpA $end
$var wire 1 RN InpB $end
$var wire 1 .T notS $end
$var wire 1 /T nand1 $end
$var wire 1 0T nand2 $end
$var wire 1 1T inputA $end
$var wire 1 2T inputB $end
$var wire 1 3T final_not $end

$scope module S_not $end
$var wire 1 .T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /T out $end
$var wire 1 .T in1 $end
$var wire 1 TN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1T out $end
$var wire 1 /T in1 $end
$var wire 1 /T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0T out $end
$var wire 1 i+ in1 $end
$var wire 1 RN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2T out $end
$var wire 1 0T in1 $end
$var wire 1 0T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3T out $end
$var wire 1 1T in1 $end
$var wire 1 2T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wS out $end
$var wire 1 3T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 rS Out $end
$var wire 1 i+ S $end
$var wire 1 lS InpA $end
$var wire 1 pS InpB $end
$var wire 1 4T notS $end
$var wire 1 5T nand1 $end
$var wire 1 6T nand2 $end
$var wire 1 7T inputA $end
$var wire 1 8T inputB $end
$var wire 1 9T final_not $end

$scope module S_not $end
$var wire 1 4T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5T out $end
$var wire 1 4T in1 $end
$var wire 1 lS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7T out $end
$var wire 1 5T in1 $end
$var wire 1 5T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6T out $end
$var wire 1 i+ in1 $end
$var wire 1 pS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8T out $end
$var wire 1 6T in1 $end
$var wire 1 6T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9T out $end
$var wire 1 7T in1 $end
$var wire 1 8T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rS out $end
$var wire 1 9T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 tS Out $end
$var wire 1 i+ S $end
$var wire 1 kS InpA $end
$var wire 1 oS InpB $end
$var wire 1 :T notS $end
$var wire 1 ;T nand1 $end
$var wire 1 <T nand2 $end
$var wire 1 =T inputA $end
$var wire 1 >T inputB $end
$var wire 1 ?T final_not $end

$scope module S_not $end
$var wire 1 :T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;T out $end
$var wire 1 :T in1 $end
$var wire 1 kS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =T out $end
$var wire 1 ;T in1 $end
$var wire 1 ;T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <T out $end
$var wire 1 i+ in1 $end
$var wire 1 oS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >T out $end
$var wire 1 <T in1 $end
$var wire 1 <T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?T out $end
$var wire 1 =T in1 $end
$var wire 1 >T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tS out $end
$var wire 1 ?T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 vS Out $end
$var wire 1 i+ S $end
$var wire 1 jS InpA $end
$var wire 1 nS InpB $end
$var wire 1 @T notS $end
$var wire 1 AT nand1 $end
$var wire 1 BT nand2 $end
$var wire 1 CT inputA $end
$var wire 1 DT inputB $end
$var wire 1 ET final_not $end

$scope module S_not $end
$var wire 1 @T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AT out $end
$var wire 1 @T in1 $end
$var wire 1 jS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CT out $end
$var wire 1 AT in1 $end
$var wire 1 AT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BT out $end
$var wire 1 i+ in1 $end
$var wire 1 nS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DT out $end
$var wire 1 BT in1 $end
$var wire 1 BT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ET out $end
$var wire 1 CT in1 $end
$var wire 1 DT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vS out $end
$var wire 1 ET in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 yS Out $end
$var wire 1 i+ S $end
$var wire 1 iS InpA $end
$var wire 1 mS InpB $end
$var wire 1 FT notS $end
$var wire 1 GT nand1 $end
$var wire 1 HT nand2 $end
$var wire 1 IT inputA $end
$var wire 1 JT inputB $end
$var wire 1 KT final_not $end

$scope module S_not $end
$var wire 1 FT out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GT out $end
$var wire 1 FT in1 $end
$var wire 1 iS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IT out $end
$var wire 1 GT in1 $end
$var wire 1 GT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HT out $end
$var wire 1 i+ in1 $end
$var wire 1 mS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JT out $end
$var wire 1 HT in1 $end
$var wire 1 HT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KT out $end
$var wire 1 IT in1 $end
$var wire 1 JT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yS out $end
$var wire 1 KT in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 gN Out $end
$var wire 1 hS S $end
$var wire 1 qS InpA $end
$var wire 1 rS InpB $end
$var wire 1 LT notS $end
$var wire 1 MT nand1 $end
$var wire 1 NT nand2 $end
$var wire 1 OT inputA $end
$var wire 1 PT inputB $end
$var wire 1 QT final_not $end

$scope module S_not $end
$var wire 1 LT out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MT out $end
$var wire 1 LT in1 $end
$var wire 1 qS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OT out $end
$var wire 1 MT in1 $end
$var wire 1 MT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NT out $end
$var wire 1 hS in1 $end
$var wire 1 rS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PT out $end
$var wire 1 NT in1 $end
$var wire 1 NT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QT out $end
$var wire 1 OT in1 $end
$var wire 1 PT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gN out $end
$var wire 1 QT in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 fN Out $end
$var wire 1 hS S $end
$var wire 1 sS InpA $end
$var wire 1 tS InpB $end
$var wire 1 RT notS $end
$var wire 1 ST nand1 $end
$var wire 1 TT nand2 $end
$var wire 1 UT inputA $end
$var wire 1 VT inputB $end
$var wire 1 WT final_not $end

$scope module S_not $end
$var wire 1 RT out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ST out $end
$var wire 1 RT in1 $end
$var wire 1 sS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UT out $end
$var wire 1 ST in1 $end
$var wire 1 ST in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TT out $end
$var wire 1 hS in1 $end
$var wire 1 tS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VT out $end
$var wire 1 TT in1 $end
$var wire 1 TT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WT out $end
$var wire 1 UT in1 $end
$var wire 1 VT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fN out $end
$var wire 1 WT in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 eN Out $end
$var wire 1 hS S $end
$var wire 1 uS InpA $end
$var wire 1 vS InpB $end
$var wire 1 XT notS $end
$var wire 1 YT nand1 $end
$var wire 1 ZT nand2 $end
$var wire 1 [T inputA $end
$var wire 1 \T inputB $end
$var wire 1 ]T final_not $end

$scope module S_not $end
$var wire 1 XT out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YT out $end
$var wire 1 XT in1 $end
$var wire 1 uS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [T out $end
$var wire 1 YT in1 $end
$var wire 1 YT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZT out $end
$var wire 1 hS in1 $end
$var wire 1 vS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \T out $end
$var wire 1 ZT in1 $end
$var wire 1 ZT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]T out $end
$var wire 1 [T in1 $end
$var wire 1 \T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eN out $end
$var wire 1 ]T in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 dN Out $end
$var wire 1 hS S $end
$var wire 1 wS InpA $end
$var wire 1 yS InpB $end
$var wire 1 ^T notS $end
$var wire 1 _T nand1 $end
$var wire 1 `T nand2 $end
$var wire 1 aT inputA $end
$var wire 1 bT inputB $end
$var wire 1 cT final_not $end

$scope module S_not $end
$var wire 1 ^T out $end
$var wire 1 hS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _T out $end
$var wire 1 ^T in1 $end
$var wire 1 wS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aT out $end
$var wire 1 _T in1 $end
$var wire 1 _T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `T out $end
$var wire 1 hS in1 $end
$var wire 1 yS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bT out $end
$var wire 1 `T in1 $end
$var wire 1 `T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cT out $end
$var wire 1 aT in1 $end
$var wire 1 bT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dN out $end
$var wire 1 cT in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 `N Out [3] $end
$var wire 1 aN Out [2] $end
$var wire 1 bN Out [1] $end
$var wire 1 cN Out [0] $end
$var wire 1 dT S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 PN InpA [3] $end
$var wire 1 QN InpA [2] $end
$var wire 1 RN InpA [1] $end
$var wire 1 SN InpA [0] $end
$var wire 1 NN InpB [3] $end
$var wire 1 ON InpB [2] $end
$var wire 1 PN InpB [1] $end
$var wire 1 QN InpB [0] $end
$var wire 1 eT InpC [3] $end
$var wire 1 fT InpC [2] $end
$var wire 1 gT InpC [1] $end
$var wire 1 hT InpC [0] $end
$var wire 1 iT InpD [3] $end
$var wire 1 jT InpD [2] $end
$var wire 1 kT InpD [1] $end
$var wire 1 lT InpD [0] $end
$var wire 1 mT stage1_1_bit0 $end
$var wire 1 nT stage1_2_bit0 $end
$var wire 1 oT stage1_1_bit1 $end
$var wire 1 pT stage1_2_bit1 $end
$var wire 1 qT stage1_1_bit2 $end
$var wire 1 rT stage1_2_bit2 $end
$var wire 1 sT stage1_1_bit3 $end
$var wire 1 tT stage1_2_bit4 $end
$var wire 1 uT stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 mT Out $end
$var wire 1 i+ S $end
$var wire 1 SN InpA $end
$var wire 1 QN InpB $end
$var wire 1 vT notS $end
$var wire 1 wT nand1 $end
$var wire 1 xT nand2 $end
$var wire 1 yT inputA $end
$var wire 1 zT inputB $end
$var wire 1 {T final_not $end

$scope module S_not $end
$var wire 1 vT out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wT out $end
$var wire 1 vT in1 $end
$var wire 1 SN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yT out $end
$var wire 1 wT in1 $end
$var wire 1 wT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xT out $end
$var wire 1 i+ in1 $end
$var wire 1 QN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zT out $end
$var wire 1 xT in1 $end
$var wire 1 xT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {T out $end
$var wire 1 yT in1 $end
$var wire 1 zT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mT out $end
$var wire 1 {T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 oT Out $end
$var wire 1 i+ S $end
$var wire 1 RN InpA $end
$var wire 1 PN InpB $end
$var wire 1 |T notS $end
$var wire 1 }T nand1 $end
$var wire 1 ~T nand2 $end
$var wire 1 !U inputA $end
$var wire 1 "U inputB $end
$var wire 1 #U final_not $end

$scope module S_not $end
$var wire 1 |T out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }T out $end
$var wire 1 |T in1 $end
$var wire 1 RN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !U out $end
$var wire 1 }T in1 $end
$var wire 1 }T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~T out $end
$var wire 1 i+ in1 $end
$var wire 1 PN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "U out $end
$var wire 1 ~T in1 $end
$var wire 1 ~T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #U out $end
$var wire 1 !U in1 $end
$var wire 1 "U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oT out $end
$var wire 1 #U in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 qT Out $end
$var wire 1 i+ S $end
$var wire 1 QN InpA $end
$var wire 1 ON InpB $end
$var wire 1 $U notS $end
$var wire 1 %U nand1 $end
$var wire 1 &U nand2 $end
$var wire 1 'U inputA $end
$var wire 1 (U inputB $end
$var wire 1 )U final_not $end

$scope module S_not $end
$var wire 1 $U out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %U out $end
$var wire 1 $U in1 $end
$var wire 1 QN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'U out $end
$var wire 1 %U in1 $end
$var wire 1 %U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &U out $end
$var wire 1 i+ in1 $end
$var wire 1 ON in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (U out $end
$var wire 1 &U in1 $end
$var wire 1 &U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )U out $end
$var wire 1 'U in1 $end
$var wire 1 (U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qT out $end
$var wire 1 )U in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 sT Out $end
$var wire 1 i+ S $end
$var wire 1 PN InpA $end
$var wire 1 NN InpB $end
$var wire 1 *U notS $end
$var wire 1 +U nand1 $end
$var wire 1 ,U nand2 $end
$var wire 1 -U inputA $end
$var wire 1 .U inputB $end
$var wire 1 /U final_not $end

$scope module S_not $end
$var wire 1 *U out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +U out $end
$var wire 1 *U in1 $end
$var wire 1 PN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -U out $end
$var wire 1 +U in1 $end
$var wire 1 +U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,U out $end
$var wire 1 i+ in1 $end
$var wire 1 NN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .U out $end
$var wire 1 ,U in1 $end
$var wire 1 ,U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /U out $end
$var wire 1 -U in1 $end
$var wire 1 .U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sT out $end
$var wire 1 /U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 nT Out $end
$var wire 1 i+ S $end
$var wire 1 hT InpA $end
$var wire 1 lT InpB $end
$var wire 1 0U notS $end
$var wire 1 1U nand1 $end
$var wire 1 2U nand2 $end
$var wire 1 3U inputA $end
$var wire 1 4U inputB $end
$var wire 1 5U final_not $end

$scope module S_not $end
$var wire 1 0U out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1U out $end
$var wire 1 0U in1 $end
$var wire 1 hT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3U out $end
$var wire 1 1U in1 $end
$var wire 1 1U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2U out $end
$var wire 1 i+ in1 $end
$var wire 1 lT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4U out $end
$var wire 1 2U in1 $end
$var wire 1 2U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5U out $end
$var wire 1 3U in1 $end
$var wire 1 4U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nT out $end
$var wire 1 5U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 pT Out $end
$var wire 1 i+ S $end
$var wire 1 gT InpA $end
$var wire 1 kT InpB $end
$var wire 1 6U notS $end
$var wire 1 7U nand1 $end
$var wire 1 8U nand2 $end
$var wire 1 9U inputA $end
$var wire 1 :U inputB $end
$var wire 1 ;U final_not $end

$scope module S_not $end
$var wire 1 6U out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7U out $end
$var wire 1 6U in1 $end
$var wire 1 gT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9U out $end
$var wire 1 7U in1 $end
$var wire 1 7U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8U out $end
$var wire 1 i+ in1 $end
$var wire 1 kT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :U out $end
$var wire 1 8U in1 $end
$var wire 1 8U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;U out $end
$var wire 1 9U in1 $end
$var wire 1 :U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pT out $end
$var wire 1 ;U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 rT Out $end
$var wire 1 i+ S $end
$var wire 1 fT InpA $end
$var wire 1 jT InpB $end
$var wire 1 <U notS $end
$var wire 1 =U nand1 $end
$var wire 1 >U nand2 $end
$var wire 1 ?U inputA $end
$var wire 1 @U inputB $end
$var wire 1 AU final_not $end

$scope module S_not $end
$var wire 1 <U out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =U out $end
$var wire 1 <U in1 $end
$var wire 1 fT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?U out $end
$var wire 1 =U in1 $end
$var wire 1 =U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >U out $end
$var wire 1 i+ in1 $end
$var wire 1 jT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @U out $end
$var wire 1 >U in1 $end
$var wire 1 >U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AU out $end
$var wire 1 ?U in1 $end
$var wire 1 @U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rT out $end
$var wire 1 AU in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 uT Out $end
$var wire 1 i+ S $end
$var wire 1 eT InpA $end
$var wire 1 iT InpB $end
$var wire 1 BU notS $end
$var wire 1 CU nand1 $end
$var wire 1 DU nand2 $end
$var wire 1 EU inputA $end
$var wire 1 FU inputB $end
$var wire 1 GU final_not $end

$scope module S_not $end
$var wire 1 BU out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CU out $end
$var wire 1 BU in1 $end
$var wire 1 eT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EU out $end
$var wire 1 CU in1 $end
$var wire 1 CU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DU out $end
$var wire 1 i+ in1 $end
$var wire 1 iT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FU out $end
$var wire 1 DU in1 $end
$var wire 1 DU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GU out $end
$var wire 1 EU in1 $end
$var wire 1 FU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uT out $end
$var wire 1 GU in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 cN Out $end
$var wire 1 dT S $end
$var wire 1 mT InpA $end
$var wire 1 nT InpB $end
$var wire 1 HU notS $end
$var wire 1 IU nand1 $end
$var wire 1 JU nand2 $end
$var wire 1 KU inputA $end
$var wire 1 LU inputB $end
$var wire 1 MU final_not $end

$scope module S_not $end
$var wire 1 HU out $end
$var wire 1 dT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IU out $end
$var wire 1 HU in1 $end
$var wire 1 mT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KU out $end
$var wire 1 IU in1 $end
$var wire 1 IU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JU out $end
$var wire 1 dT in1 $end
$var wire 1 nT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LU out $end
$var wire 1 JU in1 $end
$var wire 1 JU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MU out $end
$var wire 1 KU in1 $end
$var wire 1 LU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cN out $end
$var wire 1 MU in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 bN Out $end
$var wire 1 dT S $end
$var wire 1 oT InpA $end
$var wire 1 pT InpB $end
$var wire 1 NU notS $end
$var wire 1 OU nand1 $end
$var wire 1 PU nand2 $end
$var wire 1 QU inputA $end
$var wire 1 RU inputB $end
$var wire 1 SU final_not $end

$scope module S_not $end
$var wire 1 NU out $end
$var wire 1 dT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OU out $end
$var wire 1 NU in1 $end
$var wire 1 oT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QU out $end
$var wire 1 OU in1 $end
$var wire 1 OU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PU out $end
$var wire 1 dT in1 $end
$var wire 1 pT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RU out $end
$var wire 1 PU in1 $end
$var wire 1 PU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SU out $end
$var wire 1 QU in1 $end
$var wire 1 RU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bN out $end
$var wire 1 SU in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 aN Out $end
$var wire 1 dT S $end
$var wire 1 qT InpA $end
$var wire 1 rT InpB $end
$var wire 1 TU notS $end
$var wire 1 UU nand1 $end
$var wire 1 VU nand2 $end
$var wire 1 WU inputA $end
$var wire 1 XU inputB $end
$var wire 1 YU final_not $end

$scope module S_not $end
$var wire 1 TU out $end
$var wire 1 dT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UU out $end
$var wire 1 TU in1 $end
$var wire 1 qT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WU out $end
$var wire 1 UU in1 $end
$var wire 1 UU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VU out $end
$var wire 1 dT in1 $end
$var wire 1 rT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XU out $end
$var wire 1 VU in1 $end
$var wire 1 VU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YU out $end
$var wire 1 WU in1 $end
$var wire 1 XU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aN out $end
$var wire 1 YU in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 `N Out $end
$var wire 1 dT S $end
$var wire 1 sT InpA $end
$var wire 1 uT InpB $end
$var wire 1 ZU notS $end
$var wire 1 [U nand1 $end
$var wire 1 \U nand2 $end
$var wire 1 ]U inputA $end
$var wire 1 ^U inputB $end
$var wire 1 _U final_not $end

$scope module S_not $end
$var wire 1 ZU out $end
$var wire 1 dT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [U out $end
$var wire 1 ZU in1 $end
$var wire 1 sT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]U out $end
$var wire 1 [U in1 $end
$var wire 1 [U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \U out $end
$var wire 1 dT in1 $end
$var wire 1 uT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^U out $end
$var wire 1 \U in1 $end
$var wire 1 \U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _U out $end
$var wire 1 ]U in1 $end
$var wire 1 ^U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `N out $end
$var wire 1 _U in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 \N Out [3] $end
$var wire 1 ]N Out [2] $end
$var wire 1 ^N Out [1] $end
$var wire 1 _N Out [0] $end
$var wire 1 `U S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 LN InpA [3] $end
$var wire 1 MN InpA [2] $end
$var wire 1 NN InpA [1] $end
$var wire 1 ON InpA [0] $end
$var wire 1 aU InpB [3] $end
$var wire 1 bU InpB [2] $end
$var wire 1 LN InpB [1] $end
$var wire 1 MN InpB [0] $end
$var wire 1 cU InpC [3] $end
$var wire 1 dU InpC [2] $end
$var wire 1 eU InpC [1] $end
$var wire 1 fU InpC [0] $end
$var wire 1 gU InpD [3] $end
$var wire 1 hU InpD [2] $end
$var wire 1 iU InpD [1] $end
$var wire 1 jU InpD [0] $end
$var wire 1 kU stage1_1_bit0 $end
$var wire 1 lU stage1_2_bit0 $end
$var wire 1 mU stage1_1_bit1 $end
$var wire 1 nU stage1_2_bit1 $end
$var wire 1 oU stage1_1_bit2 $end
$var wire 1 pU stage1_2_bit2 $end
$var wire 1 qU stage1_1_bit3 $end
$var wire 1 rU stage1_2_bit4 $end
$var wire 1 sU stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 kU Out $end
$var wire 1 i+ S $end
$var wire 1 ON InpA $end
$var wire 1 MN InpB $end
$var wire 1 tU notS $end
$var wire 1 uU nand1 $end
$var wire 1 vU nand2 $end
$var wire 1 wU inputA $end
$var wire 1 xU inputB $end
$var wire 1 yU final_not $end

$scope module S_not $end
$var wire 1 tU out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uU out $end
$var wire 1 tU in1 $end
$var wire 1 ON in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wU out $end
$var wire 1 uU in1 $end
$var wire 1 uU in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vU out $end
$var wire 1 i+ in1 $end
$var wire 1 MN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xU out $end
$var wire 1 vU in1 $end
$var wire 1 vU in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yU out $end
$var wire 1 wU in1 $end
$var wire 1 xU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kU out $end
$var wire 1 yU in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 mU Out $end
$var wire 1 i+ S $end
$var wire 1 NN InpA $end
$var wire 1 LN InpB $end
$var wire 1 zU notS $end
$var wire 1 {U nand1 $end
$var wire 1 |U nand2 $end
$var wire 1 }U inputA $end
$var wire 1 ~U inputB $end
$var wire 1 !V final_not $end

$scope module S_not $end
$var wire 1 zU out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {U out $end
$var wire 1 zU in1 $end
$var wire 1 NN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }U out $end
$var wire 1 {U in1 $end
$var wire 1 {U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |U out $end
$var wire 1 i+ in1 $end
$var wire 1 LN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~U out $end
$var wire 1 |U in1 $end
$var wire 1 |U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !V out $end
$var wire 1 }U in1 $end
$var wire 1 ~U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mU out $end
$var wire 1 !V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 oU Out $end
$var wire 1 i+ S $end
$var wire 1 MN InpA $end
$var wire 1 bU InpB $end
$var wire 1 "V notS $end
$var wire 1 #V nand1 $end
$var wire 1 $V nand2 $end
$var wire 1 %V inputA $end
$var wire 1 &V inputB $end
$var wire 1 'V final_not $end

$scope module S_not $end
$var wire 1 "V out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #V out $end
$var wire 1 "V in1 $end
$var wire 1 MN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %V out $end
$var wire 1 #V in1 $end
$var wire 1 #V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $V out $end
$var wire 1 i+ in1 $end
$var wire 1 bU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &V out $end
$var wire 1 $V in1 $end
$var wire 1 $V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'V out $end
$var wire 1 %V in1 $end
$var wire 1 &V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oU out $end
$var wire 1 'V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 qU Out $end
$var wire 1 i+ S $end
$var wire 1 LN InpA $end
$var wire 1 aU InpB $end
$var wire 1 (V notS $end
$var wire 1 )V nand1 $end
$var wire 1 *V nand2 $end
$var wire 1 +V inputA $end
$var wire 1 ,V inputB $end
$var wire 1 -V final_not $end

$scope module S_not $end
$var wire 1 (V out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )V out $end
$var wire 1 (V in1 $end
$var wire 1 LN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +V out $end
$var wire 1 )V in1 $end
$var wire 1 )V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *V out $end
$var wire 1 i+ in1 $end
$var wire 1 aU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,V out $end
$var wire 1 *V in1 $end
$var wire 1 *V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -V out $end
$var wire 1 +V in1 $end
$var wire 1 ,V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qU out $end
$var wire 1 -V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 lU Out $end
$var wire 1 i+ S $end
$var wire 1 fU InpA $end
$var wire 1 jU InpB $end
$var wire 1 .V notS $end
$var wire 1 /V nand1 $end
$var wire 1 0V nand2 $end
$var wire 1 1V inputA $end
$var wire 1 2V inputB $end
$var wire 1 3V final_not $end

$scope module S_not $end
$var wire 1 .V out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /V out $end
$var wire 1 .V in1 $end
$var wire 1 fU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1V out $end
$var wire 1 /V in1 $end
$var wire 1 /V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0V out $end
$var wire 1 i+ in1 $end
$var wire 1 jU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2V out $end
$var wire 1 0V in1 $end
$var wire 1 0V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3V out $end
$var wire 1 1V in1 $end
$var wire 1 2V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lU out $end
$var wire 1 3V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 nU Out $end
$var wire 1 i+ S $end
$var wire 1 eU InpA $end
$var wire 1 iU InpB $end
$var wire 1 4V notS $end
$var wire 1 5V nand1 $end
$var wire 1 6V nand2 $end
$var wire 1 7V inputA $end
$var wire 1 8V inputB $end
$var wire 1 9V final_not $end

$scope module S_not $end
$var wire 1 4V out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5V out $end
$var wire 1 4V in1 $end
$var wire 1 eU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7V out $end
$var wire 1 5V in1 $end
$var wire 1 5V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6V out $end
$var wire 1 i+ in1 $end
$var wire 1 iU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8V out $end
$var wire 1 6V in1 $end
$var wire 1 6V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9V out $end
$var wire 1 7V in1 $end
$var wire 1 8V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nU out $end
$var wire 1 9V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 pU Out $end
$var wire 1 i+ S $end
$var wire 1 dU InpA $end
$var wire 1 hU InpB $end
$var wire 1 :V notS $end
$var wire 1 ;V nand1 $end
$var wire 1 <V nand2 $end
$var wire 1 =V inputA $end
$var wire 1 >V inputB $end
$var wire 1 ?V final_not $end

$scope module S_not $end
$var wire 1 :V out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;V out $end
$var wire 1 :V in1 $end
$var wire 1 dU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =V out $end
$var wire 1 ;V in1 $end
$var wire 1 ;V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <V out $end
$var wire 1 i+ in1 $end
$var wire 1 hU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >V out $end
$var wire 1 <V in1 $end
$var wire 1 <V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?V out $end
$var wire 1 =V in1 $end
$var wire 1 >V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pU out $end
$var wire 1 ?V in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 sU Out $end
$var wire 1 i+ S $end
$var wire 1 cU InpA $end
$var wire 1 gU InpB $end
$var wire 1 @V notS $end
$var wire 1 AV nand1 $end
$var wire 1 BV nand2 $end
$var wire 1 CV inputA $end
$var wire 1 DV inputB $end
$var wire 1 EV final_not $end

$scope module S_not $end
$var wire 1 @V out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AV out $end
$var wire 1 @V in1 $end
$var wire 1 cU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CV out $end
$var wire 1 AV in1 $end
$var wire 1 AV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BV out $end
$var wire 1 i+ in1 $end
$var wire 1 gU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DV out $end
$var wire 1 BV in1 $end
$var wire 1 BV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EV out $end
$var wire 1 CV in1 $end
$var wire 1 DV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sU out $end
$var wire 1 EV in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 _N Out $end
$var wire 1 `U S $end
$var wire 1 kU InpA $end
$var wire 1 lU InpB $end
$var wire 1 FV notS $end
$var wire 1 GV nand1 $end
$var wire 1 HV nand2 $end
$var wire 1 IV inputA $end
$var wire 1 JV inputB $end
$var wire 1 KV final_not $end

$scope module S_not $end
$var wire 1 FV out $end
$var wire 1 `U in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GV out $end
$var wire 1 FV in1 $end
$var wire 1 kU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IV out $end
$var wire 1 GV in1 $end
$var wire 1 GV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HV out $end
$var wire 1 `U in1 $end
$var wire 1 lU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JV out $end
$var wire 1 HV in1 $end
$var wire 1 HV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KV out $end
$var wire 1 IV in1 $end
$var wire 1 JV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _N out $end
$var wire 1 KV in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ^N Out $end
$var wire 1 `U S $end
$var wire 1 mU InpA $end
$var wire 1 nU InpB $end
$var wire 1 LV notS $end
$var wire 1 MV nand1 $end
$var wire 1 NV nand2 $end
$var wire 1 OV inputA $end
$var wire 1 PV inputB $end
$var wire 1 QV final_not $end

$scope module S_not $end
$var wire 1 LV out $end
$var wire 1 `U in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MV out $end
$var wire 1 LV in1 $end
$var wire 1 mU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OV out $end
$var wire 1 MV in1 $end
$var wire 1 MV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NV out $end
$var wire 1 `U in1 $end
$var wire 1 nU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PV out $end
$var wire 1 NV in1 $end
$var wire 1 NV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QV out $end
$var wire 1 OV in1 $end
$var wire 1 PV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^N out $end
$var wire 1 QV in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ]N Out $end
$var wire 1 `U S $end
$var wire 1 oU InpA $end
$var wire 1 pU InpB $end
$var wire 1 RV notS $end
$var wire 1 SV nand1 $end
$var wire 1 TV nand2 $end
$var wire 1 UV inputA $end
$var wire 1 VV inputB $end
$var wire 1 WV final_not $end

$scope module S_not $end
$var wire 1 RV out $end
$var wire 1 `U in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SV out $end
$var wire 1 RV in1 $end
$var wire 1 oU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UV out $end
$var wire 1 SV in1 $end
$var wire 1 SV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TV out $end
$var wire 1 `U in1 $end
$var wire 1 pU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VV out $end
$var wire 1 TV in1 $end
$var wire 1 TV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WV out $end
$var wire 1 UV in1 $end
$var wire 1 VV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]N out $end
$var wire 1 WV in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 \N Out $end
$var wire 1 `U S $end
$var wire 1 qU InpA $end
$var wire 1 sU InpB $end
$var wire 1 XV notS $end
$var wire 1 YV nand1 $end
$var wire 1 ZV nand2 $end
$var wire 1 [V inputA $end
$var wire 1 \V inputB $end
$var wire 1 ]V final_not $end

$scope module S_not $end
$var wire 1 XV out $end
$var wire 1 `U in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YV out $end
$var wire 1 XV in1 $end
$var wire 1 qU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [V out $end
$var wire 1 YV in1 $end
$var wire 1 YV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZV out $end
$var wire 1 `U in1 $end
$var wire 1 sU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \V out $end
$var wire 1 ZV in1 $end
$var wire 1 ZV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]V out $end
$var wire 1 [V in1 $end
$var wire 1 \V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \N out $end
$var wire 1 ]V in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 xN Out [3] $end
$var wire 1 yN Out [2] $end
$var wire 1 zN Out [1] $end
$var wire 1 {N Out [0] $end
$var wire 1 ^V S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 hN InpA [3] $end
$var wire 1 iN InpA [2] $end
$var wire 1 jN InpA [1] $end
$var wire 1 kN InpA [0] $end
$var wire 1 dN InpB [3] $end
$var wire 1 eN InpB [2] $end
$var wire 1 fN InpB [1] $end
$var wire 1 gN InpB [0] $end
$var wire 1 _V InpC [3] $end
$var wire 1 `V InpC [2] $end
$var wire 1 aV InpC [1] $end
$var wire 1 bV InpC [0] $end
$var wire 1 cV InpD [3] $end
$var wire 1 dV InpD [2] $end
$var wire 1 eV InpD [1] $end
$var wire 1 fV InpD [0] $end
$var wire 1 gV stage1_1_bit0 $end
$var wire 1 hV stage1_2_bit0 $end
$var wire 1 iV stage1_1_bit1 $end
$var wire 1 jV stage1_2_bit1 $end
$var wire 1 kV stage1_1_bit2 $end
$var wire 1 lV stage1_2_bit2 $end
$var wire 1 mV stage1_1_bit3 $end
$var wire 1 nV stage1_2_bit4 $end
$var wire 1 oV stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 gV Out $end
$var wire 1 h+ S $end
$var wire 1 kN InpA $end
$var wire 1 gN InpB $end
$var wire 1 pV notS $end
$var wire 1 qV nand1 $end
$var wire 1 rV nand2 $end
$var wire 1 sV inputA $end
$var wire 1 tV inputB $end
$var wire 1 uV final_not $end

$scope module S_not $end
$var wire 1 pV out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qV out $end
$var wire 1 pV in1 $end
$var wire 1 kN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sV out $end
$var wire 1 qV in1 $end
$var wire 1 qV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rV out $end
$var wire 1 h+ in1 $end
$var wire 1 gN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tV out $end
$var wire 1 rV in1 $end
$var wire 1 rV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uV out $end
$var wire 1 sV in1 $end
$var wire 1 tV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gV out $end
$var wire 1 uV in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 iV Out $end
$var wire 1 h+ S $end
$var wire 1 jN InpA $end
$var wire 1 fN InpB $end
$var wire 1 vV notS $end
$var wire 1 wV nand1 $end
$var wire 1 xV nand2 $end
$var wire 1 yV inputA $end
$var wire 1 zV inputB $end
$var wire 1 {V final_not $end

$scope module S_not $end
$var wire 1 vV out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wV out $end
$var wire 1 vV in1 $end
$var wire 1 jN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yV out $end
$var wire 1 wV in1 $end
$var wire 1 wV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xV out $end
$var wire 1 h+ in1 $end
$var wire 1 fN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zV out $end
$var wire 1 xV in1 $end
$var wire 1 xV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {V out $end
$var wire 1 yV in1 $end
$var wire 1 zV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iV out $end
$var wire 1 {V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 kV Out $end
$var wire 1 h+ S $end
$var wire 1 iN InpA $end
$var wire 1 eN InpB $end
$var wire 1 |V notS $end
$var wire 1 }V nand1 $end
$var wire 1 ~V nand2 $end
$var wire 1 !W inputA $end
$var wire 1 "W inputB $end
$var wire 1 #W final_not $end

$scope module S_not $end
$var wire 1 |V out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }V out $end
$var wire 1 |V in1 $end
$var wire 1 iN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !W out $end
$var wire 1 }V in1 $end
$var wire 1 }V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~V out $end
$var wire 1 h+ in1 $end
$var wire 1 eN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "W out $end
$var wire 1 ~V in1 $end
$var wire 1 ~V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #W out $end
$var wire 1 !W in1 $end
$var wire 1 "W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kV out $end
$var wire 1 #W in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 mV Out $end
$var wire 1 h+ S $end
$var wire 1 hN InpA $end
$var wire 1 dN InpB $end
$var wire 1 $W notS $end
$var wire 1 %W nand1 $end
$var wire 1 &W nand2 $end
$var wire 1 'W inputA $end
$var wire 1 (W inputB $end
$var wire 1 )W final_not $end

$scope module S_not $end
$var wire 1 $W out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %W out $end
$var wire 1 $W in1 $end
$var wire 1 hN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'W out $end
$var wire 1 %W in1 $end
$var wire 1 %W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &W out $end
$var wire 1 h+ in1 $end
$var wire 1 dN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (W out $end
$var wire 1 &W in1 $end
$var wire 1 &W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )W out $end
$var wire 1 'W in1 $end
$var wire 1 (W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mV out $end
$var wire 1 )W in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 hV Out $end
$var wire 1 h+ S $end
$var wire 1 bV InpA $end
$var wire 1 fV InpB $end
$var wire 1 *W notS $end
$var wire 1 +W nand1 $end
$var wire 1 ,W nand2 $end
$var wire 1 -W inputA $end
$var wire 1 .W inputB $end
$var wire 1 /W final_not $end

$scope module S_not $end
$var wire 1 *W out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +W out $end
$var wire 1 *W in1 $end
$var wire 1 bV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -W out $end
$var wire 1 +W in1 $end
$var wire 1 +W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,W out $end
$var wire 1 h+ in1 $end
$var wire 1 fV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .W out $end
$var wire 1 ,W in1 $end
$var wire 1 ,W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /W out $end
$var wire 1 -W in1 $end
$var wire 1 .W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hV out $end
$var wire 1 /W in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 jV Out $end
$var wire 1 h+ S $end
$var wire 1 aV InpA $end
$var wire 1 eV InpB $end
$var wire 1 0W notS $end
$var wire 1 1W nand1 $end
$var wire 1 2W nand2 $end
$var wire 1 3W inputA $end
$var wire 1 4W inputB $end
$var wire 1 5W final_not $end

$scope module S_not $end
$var wire 1 0W out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1W out $end
$var wire 1 0W in1 $end
$var wire 1 aV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3W out $end
$var wire 1 1W in1 $end
$var wire 1 1W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2W out $end
$var wire 1 h+ in1 $end
$var wire 1 eV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4W out $end
$var wire 1 2W in1 $end
$var wire 1 2W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5W out $end
$var wire 1 3W in1 $end
$var wire 1 4W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jV out $end
$var wire 1 5W in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 lV Out $end
$var wire 1 h+ S $end
$var wire 1 `V InpA $end
$var wire 1 dV InpB $end
$var wire 1 6W notS $end
$var wire 1 7W nand1 $end
$var wire 1 8W nand2 $end
$var wire 1 9W inputA $end
$var wire 1 :W inputB $end
$var wire 1 ;W final_not $end

$scope module S_not $end
$var wire 1 6W out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7W out $end
$var wire 1 6W in1 $end
$var wire 1 `V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9W out $end
$var wire 1 7W in1 $end
$var wire 1 7W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8W out $end
$var wire 1 h+ in1 $end
$var wire 1 dV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :W out $end
$var wire 1 8W in1 $end
$var wire 1 8W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;W out $end
$var wire 1 9W in1 $end
$var wire 1 :W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lV out $end
$var wire 1 ;W in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 oV Out $end
$var wire 1 h+ S $end
$var wire 1 _V InpA $end
$var wire 1 cV InpB $end
$var wire 1 <W notS $end
$var wire 1 =W nand1 $end
$var wire 1 >W nand2 $end
$var wire 1 ?W inputA $end
$var wire 1 @W inputB $end
$var wire 1 AW final_not $end

$scope module S_not $end
$var wire 1 <W out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =W out $end
$var wire 1 <W in1 $end
$var wire 1 _V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?W out $end
$var wire 1 =W in1 $end
$var wire 1 =W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >W out $end
$var wire 1 h+ in1 $end
$var wire 1 cV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @W out $end
$var wire 1 >W in1 $end
$var wire 1 >W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AW out $end
$var wire 1 ?W in1 $end
$var wire 1 @W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oV out $end
$var wire 1 AW in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 {N Out $end
$var wire 1 ^V S $end
$var wire 1 gV InpA $end
$var wire 1 hV InpB $end
$var wire 1 BW notS $end
$var wire 1 CW nand1 $end
$var wire 1 DW nand2 $end
$var wire 1 EW inputA $end
$var wire 1 FW inputB $end
$var wire 1 GW final_not $end

$scope module S_not $end
$var wire 1 BW out $end
$var wire 1 ^V in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CW out $end
$var wire 1 BW in1 $end
$var wire 1 gV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EW out $end
$var wire 1 CW in1 $end
$var wire 1 CW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DW out $end
$var wire 1 ^V in1 $end
$var wire 1 hV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FW out $end
$var wire 1 DW in1 $end
$var wire 1 DW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GW out $end
$var wire 1 EW in1 $end
$var wire 1 FW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {N out $end
$var wire 1 GW in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 zN Out $end
$var wire 1 ^V S $end
$var wire 1 iV InpA $end
$var wire 1 jV InpB $end
$var wire 1 HW notS $end
$var wire 1 IW nand1 $end
$var wire 1 JW nand2 $end
$var wire 1 KW inputA $end
$var wire 1 LW inputB $end
$var wire 1 MW final_not $end

$scope module S_not $end
$var wire 1 HW out $end
$var wire 1 ^V in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IW out $end
$var wire 1 HW in1 $end
$var wire 1 iV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KW out $end
$var wire 1 IW in1 $end
$var wire 1 IW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JW out $end
$var wire 1 ^V in1 $end
$var wire 1 jV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LW out $end
$var wire 1 JW in1 $end
$var wire 1 JW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MW out $end
$var wire 1 KW in1 $end
$var wire 1 LW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zN out $end
$var wire 1 MW in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 yN Out $end
$var wire 1 ^V S $end
$var wire 1 kV InpA $end
$var wire 1 lV InpB $end
$var wire 1 NW notS $end
$var wire 1 OW nand1 $end
$var wire 1 PW nand2 $end
$var wire 1 QW inputA $end
$var wire 1 RW inputB $end
$var wire 1 SW final_not $end

$scope module S_not $end
$var wire 1 NW out $end
$var wire 1 ^V in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OW out $end
$var wire 1 NW in1 $end
$var wire 1 kV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QW out $end
$var wire 1 OW in1 $end
$var wire 1 OW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PW out $end
$var wire 1 ^V in1 $end
$var wire 1 lV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RW out $end
$var wire 1 PW in1 $end
$var wire 1 PW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SW out $end
$var wire 1 QW in1 $end
$var wire 1 RW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yN out $end
$var wire 1 SW in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 xN Out $end
$var wire 1 ^V S $end
$var wire 1 mV InpA $end
$var wire 1 oV InpB $end
$var wire 1 TW notS $end
$var wire 1 UW nand1 $end
$var wire 1 VW nand2 $end
$var wire 1 WW inputA $end
$var wire 1 XW inputB $end
$var wire 1 YW final_not $end

$scope module S_not $end
$var wire 1 TW out $end
$var wire 1 ^V in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UW out $end
$var wire 1 TW in1 $end
$var wire 1 mV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WW out $end
$var wire 1 UW in1 $end
$var wire 1 UW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VW out $end
$var wire 1 ^V in1 $end
$var wire 1 oV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XW out $end
$var wire 1 VW in1 $end
$var wire 1 VW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YW out $end
$var wire 1 WW in1 $end
$var wire 1 XW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xN out $end
$var wire 1 YW in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 tN Out [3] $end
$var wire 1 uN Out [2] $end
$var wire 1 vN Out [1] $end
$var wire 1 wN Out [0] $end
$var wire 1 ZW S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 dN InpA [3] $end
$var wire 1 eN InpA [2] $end
$var wire 1 fN InpA [1] $end
$var wire 1 gN InpA [0] $end
$var wire 1 `N InpB [3] $end
$var wire 1 aN InpB [2] $end
$var wire 1 bN InpB [1] $end
$var wire 1 cN InpB [0] $end
$var wire 1 [W InpC [3] $end
$var wire 1 \W InpC [2] $end
$var wire 1 ]W InpC [1] $end
$var wire 1 ^W InpC [0] $end
$var wire 1 _W InpD [3] $end
$var wire 1 `W InpD [2] $end
$var wire 1 aW InpD [1] $end
$var wire 1 bW InpD [0] $end
$var wire 1 cW stage1_1_bit0 $end
$var wire 1 dW stage1_2_bit0 $end
$var wire 1 eW stage1_1_bit1 $end
$var wire 1 fW stage1_2_bit1 $end
$var wire 1 gW stage1_1_bit2 $end
$var wire 1 hW stage1_2_bit2 $end
$var wire 1 iW stage1_1_bit3 $end
$var wire 1 jW stage1_2_bit4 $end
$var wire 1 kW stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 cW Out $end
$var wire 1 h+ S $end
$var wire 1 gN InpA $end
$var wire 1 cN InpB $end
$var wire 1 lW notS $end
$var wire 1 mW nand1 $end
$var wire 1 nW nand2 $end
$var wire 1 oW inputA $end
$var wire 1 pW inputB $end
$var wire 1 qW final_not $end

$scope module S_not $end
$var wire 1 lW out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mW out $end
$var wire 1 lW in1 $end
$var wire 1 gN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oW out $end
$var wire 1 mW in1 $end
$var wire 1 mW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nW out $end
$var wire 1 h+ in1 $end
$var wire 1 cN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pW out $end
$var wire 1 nW in1 $end
$var wire 1 nW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qW out $end
$var wire 1 oW in1 $end
$var wire 1 pW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cW out $end
$var wire 1 qW in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 eW Out $end
$var wire 1 h+ S $end
$var wire 1 fN InpA $end
$var wire 1 bN InpB $end
$var wire 1 rW notS $end
$var wire 1 sW nand1 $end
$var wire 1 tW nand2 $end
$var wire 1 uW inputA $end
$var wire 1 vW inputB $end
$var wire 1 wW final_not $end

$scope module S_not $end
$var wire 1 rW out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sW out $end
$var wire 1 rW in1 $end
$var wire 1 fN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uW out $end
$var wire 1 sW in1 $end
$var wire 1 sW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tW out $end
$var wire 1 h+ in1 $end
$var wire 1 bN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vW out $end
$var wire 1 tW in1 $end
$var wire 1 tW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wW out $end
$var wire 1 uW in1 $end
$var wire 1 vW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eW out $end
$var wire 1 wW in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 gW Out $end
$var wire 1 h+ S $end
$var wire 1 eN InpA $end
$var wire 1 aN InpB $end
$var wire 1 xW notS $end
$var wire 1 yW nand1 $end
$var wire 1 zW nand2 $end
$var wire 1 {W inputA $end
$var wire 1 |W inputB $end
$var wire 1 }W final_not $end

$scope module S_not $end
$var wire 1 xW out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yW out $end
$var wire 1 xW in1 $end
$var wire 1 eN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {W out $end
$var wire 1 yW in1 $end
$var wire 1 yW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zW out $end
$var wire 1 h+ in1 $end
$var wire 1 aN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |W out $end
$var wire 1 zW in1 $end
$var wire 1 zW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }W out $end
$var wire 1 {W in1 $end
$var wire 1 |W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gW out $end
$var wire 1 }W in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 iW Out $end
$var wire 1 h+ S $end
$var wire 1 dN InpA $end
$var wire 1 `N InpB $end
$var wire 1 ~W notS $end
$var wire 1 !X nand1 $end
$var wire 1 "X nand2 $end
$var wire 1 #X inputA $end
$var wire 1 $X inputB $end
$var wire 1 %X final_not $end

$scope module S_not $end
$var wire 1 ~W out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !X out $end
$var wire 1 ~W in1 $end
$var wire 1 dN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #X out $end
$var wire 1 !X in1 $end
$var wire 1 !X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "X out $end
$var wire 1 h+ in1 $end
$var wire 1 `N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $X out $end
$var wire 1 "X in1 $end
$var wire 1 "X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %X out $end
$var wire 1 #X in1 $end
$var wire 1 $X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iW out $end
$var wire 1 %X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 dW Out $end
$var wire 1 h+ S $end
$var wire 1 ^W InpA $end
$var wire 1 bW InpB $end
$var wire 1 &X notS $end
$var wire 1 'X nand1 $end
$var wire 1 (X nand2 $end
$var wire 1 )X inputA $end
$var wire 1 *X inputB $end
$var wire 1 +X final_not $end

$scope module S_not $end
$var wire 1 &X out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'X out $end
$var wire 1 &X in1 $end
$var wire 1 ^W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )X out $end
$var wire 1 'X in1 $end
$var wire 1 'X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (X out $end
$var wire 1 h+ in1 $end
$var wire 1 bW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *X out $end
$var wire 1 (X in1 $end
$var wire 1 (X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +X out $end
$var wire 1 )X in1 $end
$var wire 1 *X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dW out $end
$var wire 1 +X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 fW Out $end
$var wire 1 h+ S $end
$var wire 1 ]W InpA $end
$var wire 1 aW InpB $end
$var wire 1 ,X notS $end
$var wire 1 -X nand1 $end
$var wire 1 .X nand2 $end
$var wire 1 /X inputA $end
$var wire 1 0X inputB $end
$var wire 1 1X final_not $end

$scope module S_not $end
$var wire 1 ,X out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -X out $end
$var wire 1 ,X in1 $end
$var wire 1 ]W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /X out $end
$var wire 1 -X in1 $end
$var wire 1 -X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .X out $end
$var wire 1 h+ in1 $end
$var wire 1 aW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0X out $end
$var wire 1 .X in1 $end
$var wire 1 .X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1X out $end
$var wire 1 /X in1 $end
$var wire 1 0X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fW out $end
$var wire 1 1X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 hW Out $end
$var wire 1 h+ S $end
$var wire 1 \W InpA $end
$var wire 1 `W InpB $end
$var wire 1 2X notS $end
$var wire 1 3X nand1 $end
$var wire 1 4X nand2 $end
$var wire 1 5X inputA $end
$var wire 1 6X inputB $end
$var wire 1 7X final_not $end

$scope module S_not $end
$var wire 1 2X out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3X out $end
$var wire 1 2X in1 $end
$var wire 1 \W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5X out $end
$var wire 1 3X in1 $end
$var wire 1 3X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4X out $end
$var wire 1 h+ in1 $end
$var wire 1 `W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6X out $end
$var wire 1 4X in1 $end
$var wire 1 4X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7X out $end
$var wire 1 5X in1 $end
$var wire 1 6X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hW out $end
$var wire 1 7X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 kW Out $end
$var wire 1 h+ S $end
$var wire 1 [W InpA $end
$var wire 1 _W InpB $end
$var wire 1 8X notS $end
$var wire 1 9X nand1 $end
$var wire 1 :X nand2 $end
$var wire 1 ;X inputA $end
$var wire 1 <X inputB $end
$var wire 1 =X final_not $end

$scope module S_not $end
$var wire 1 8X out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9X out $end
$var wire 1 8X in1 $end
$var wire 1 [W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;X out $end
$var wire 1 9X in1 $end
$var wire 1 9X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :X out $end
$var wire 1 h+ in1 $end
$var wire 1 _W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <X out $end
$var wire 1 :X in1 $end
$var wire 1 :X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =X out $end
$var wire 1 ;X in1 $end
$var wire 1 <X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kW out $end
$var wire 1 =X in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 wN Out $end
$var wire 1 ZW S $end
$var wire 1 cW InpA $end
$var wire 1 dW InpB $end
$var wire 1 >X notS $end
$var wire 1 ?X nand1 $end
$var wire 1 @X nand2 $end
$var wire 1 AX inputA $end
$var wire 1 BX inputB $end
$var wire 1 CX final_not $end

$scope module S_not $end
$var wire 1 >X out $end
$var wire 1 ZW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?X out $end
$var wire 1 >X in1 $end
$var wire 1 cW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AX out $end
$var wire 1 ?X in1 $end
$var wire 1 ?X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @X out $end
$var wire 1 ZW in1 $end
$var wire 1 dW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BX out $end
$var wire 1 @X in1 $end
$var wire 1 @X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CX out $end
$var wire 1 AX in1 $end
$var wire 1 BX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wN out $end
$var wire 1 CX in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 vN Out $end
$var wire 1 ZW S $end
$var wire 1 eW InpA $end
$var wire 1 fW InpB $end
$var wire 1 DX notS $end
$var wire 1 EX nand1 $end
$var wire 1 FX nand2 $end
$var wire 1 GX inputA $end
$var wire 1 HX inputB $end
$var wire 1 IX final_not $end

$scope module S_not $end
$var wire 1 DX out $end
$var wire 1 ZW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EX out $end
$var wire 1 DX in1 $end
$var wire 1 eW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GX out $end
$var wire 1 EX in1 $end
$var wire 1 EX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FX out $end
$var wire 1 ZW in1 $end
$var wire 1 fW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HX out $end
$var wire 1 FX in1 $end
$var wire 1 FX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IX out $end
$var wire 1 GX in1 $end
$var wire 1 HX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vN out $end
$var wire 1 IX in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 uN Out $end
$var wire 1 ZW S $end
$var wire 1 gW InpA $end
$var wire 1 hW InpB $end
$var wire 1 JX notS $end
$var wire 1 KX nand1 $end
$var wire 1 LX nand2 $end
$var wire 1 MX inputA $end
$var wire 1 NX inputB $end
$var wire 1 OX final_not $end

$scope module S_not $end
$var wire 1 JX out $end
$var wire 1 ZW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KX out $end
$var wire 1 JX in1 $end
$var wire 1 gW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MX out $end
$var wire 1 KX in1 $end
$var wire 1 KX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LX out $end
$var wire 1 ZW in1 $end
$var wire 1 hW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NX out $end
$var wire 1 LX in1 $end
$var wire 1 LX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OX out $end
$var wire 1 MX in1 $end
$var wire 1 NX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uN out $end
$var wire 1 OX in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 tN Out $end
$var wire 1 ZW S $end
$var wire 1 iW InpA $end
$var wire 1 kW InpB $end
$var wire 1 PX notS $end
$var wire 1 QX nand1 $end
$var wire 1 RX nand2 $end
$var wire 1 SX inputA $end
$var wire 1 TX inputB $end
$var wire 1 UX final_not $end

$scope module S_not $end
$var wire 1 PX out $end
$var wire 1 ZW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QX out $end
$var wire 1 PX in1 $end
$var wire 1 iW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SX out $end
$var wire 1 QX in1 $end
$var wire 1 QX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RX out $end
$var wire 1 ZW in1 $end
$var wire 1 kW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TX out $end
$var wire 1 RX in1 $end
$var wire 1 RX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UX out $end
$var wire 1 SX in1 $end
$var wire 1 TX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tN out $end
$var wire 1 UX in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 pN Out [3] $end
$var wire 1 qN Out [2] $end
$var wire 1 rN Out [1] $end
$var wire 1 sN Out [0] $end
$var wire 1 VX S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 `N InpA [3] $end
$var wire 1 aN InpA [2] $end
$var wire 1 bN InpA [1] $end
$var wire 1 cN InpA [0] $end
$var wire 1 \N InpB [3] $end
$var wire 1 ]N InpB [2] $end
$var wire 1 ^N InpB [1] $end
$var wire 1 _N InpB [0] $end
$var wire 1 WX InpC [3] $end
$var wire 1 XX InpC [2] $end
$var wire 1 YX InpC [1] $end
$var wire 1 ZX InpC [0] $end
$var wire 1 [X InpD [3] $end
$var wire 1 \X InpD [2] $end
$var wire 1 ]X InpD [1] $end
$var wire 1 ^X InpD [0] $end
$var wire 1 _X stage1_1_bit0 $end
$var wire 1 `X stage1_2_bit0 $end
$var wire 1 aX stage1_1_bit1 $end
$var wire 1 bX stage1_2_bit1 $end
$var wire 1 cX stage1_1_bit2 $end
$var wire 1 dX stage1_2_bit2 $end
$var wire 1 eX stage1_1_bit3 $end
$var wire 1 fX stage1_2_bit4 $end
$var wire 1 gX stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 _X Out $end
$var wire 1 h+ S $end
$var wire 1 cN InpA $end
$var wire 1 _N InpB $end
$var wire 1 hX notS $end
$var wire 1 iX nand1 $end
$var wire 1 jX nand2 $end
$var wire 1 kX inputA $end
$var wire 1 lX inputB $end
$var wire 1 mX final_not $end

$scope module S_not $end
$var wire 1 hX out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iX out $end
$var wire 1 hX in1 $end
$var wire 1 cN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kX out $end
$var wire 1 iX in1 $end
$var wire 1 iX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jX out $end
$var wire 1 h+ in1 $end
$var wire 1 _N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lX out $end
$var wire 1 jX in1 $end
$var wire 1 jX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mX out $end
$var wire 1 kX in1 $end
$var wire 1 lX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _X out $end
$var wire 1 mX in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 aX Out $end
$var wire 1 h+ S $end
$var wire 1 bN InpA $end
$var wire 1 ^N InpB $end
$var wire 1 nX notS $end
$var wire 1 oX nand1 $end
$var wire 1 pX nand2 $end
$var wire 1 qX inputA $end
$var wire 1 rX inputB $end
$var wire 1 sX final_not $end

$scope module S_not $end
$var wire 1 nX out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oX out $end
$var wire 1 nX in1 $end
$var wire 1 bN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qX out $end
$var wire 1 oX in1 $end
$var wire 1 oX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pX out $end
$var wire 1 h+ in1 $end
$var wire 1 ^N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rX out $end
$var wire 1 pX in1 $end
$var wire 1 pX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sX out $end
$var wire 1 qX in1 $end
$var wire 1 rX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aX out $end
$var wire 1 sX in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 cX Out $end
$var wire 1 h+ S $end
$var wire 1 aN InpA $end
$var wire 1 ]N InpB $end
$var wire 1 tX notS $end
$var wire 1 uX nand1 $end
$var wire 1 vX nand2 $end
$var wire 1 wX inputA $end
$var wire 1 xX inputB $end
$var wire 1 yX final_not $end

$scope module S_not $end
$var wire 1 tX out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uX out $end
$var wire 1 tX in1 $end
$var wire 1 aN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wX out $end
$var wire 1 uX in1 $end
$var wire 1 uX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vX out $end
$var wire 1 h+ in1 $end
$var wire 1 ]N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xX out $end
$var wire 1 vX in1 $end
$var wire 1 vX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yX out $end
$var wire 1 wX in1 $end
$var wire 1 xX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cX out $end
$var wire 1 yX in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 eX Out $end
$var wire 1 h+ S $end
$var wire 1 `N InpA $end
$var wire 1 \N InpB $end
$var wire 1 zX notS $end
$var wire 1 {X nand1 $end
$var wire 1 |X nand2 $end
$var wire 1 }X inputA $end
$var wire 1 ~X inputB $end
$var wire 1 !Y final_not $end

$scope module S_not $end
$var wire 1 zX out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {X out $end
$var wire 1 zX in1 $end
$var wire 1 `N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }X out $end
$var wire 1 {X in1 $end
$var wire 1 {X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |X out $end
$var wire 1 h+ in1 $end
$var wire 1 \N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~X out $end
$var wire 1 |X in1 $end
$var wire 1 |X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !Y out $end
$var wire 1 }X in1 $end
$var wire 1 ~X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eX out $end
$var wire 1 !Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 `X Out $end
$var wire 1 h+ S $end
$var wire 1 ZX InpA $end
$var wire 1 ^X InpB $end
$var wire 1 "Y notS $end
$var wire 1 #Y nand1 $end
$var wire 1 $Y nand2 $end
$var wire 1 %Y inputA $end
$var wire 1 &Y inputB $end
$var wire 1 'Y final_not $end

$scope module S_not $end
$var wire 1 "Y out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #Y out $end
$var wire 1 "Y in1 $end
$var wire 1 ZX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %Y out $end
$var wire 1 #Y in1 $end
$var wire 1 #Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $Y out $end
$var wire 1 h+ in1 $end
$var wire 1 ^X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &Y out $end
$var wire 1 $Y in1 $end
$var wire 1 $Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'Y out $end
$var wire 1 %Y in1 $end
$var wire 1 &Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `X out $end
$var wire 1 'Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 bX Out $end
$var wire 1 h+ S $end
$var wire 1 YX InpA $end
$var wire 1 ]X InpB $end
$var wire 1 (Y notS $end
$var wire 1 )Y nand1 $end
$var wire 1 *Y nand2 $end
$var wire 1 +Y inputA $end
$var wire 1 ,Y inputB $end
$var wire 1 -Y final_not $end

$scope module S_not $end
$var wire 1 (Y out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )Y out $end
$var wire 1 (Y in1 $end
$var wire 1 YX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +Y out $end
$var wire 1 )Y in1 $end
$var wire 1 )Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *Y out $end
$var wire 1 h+ in1 $end
$var wire 1 ]X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,Y out $end
$var wire 1 *Y in1 $end
$var wire 1 *Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -Y out $end
$var wire 1 +Y in1 $end
$var wire 1 ,Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bX out $end
$var wire 1 -Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 dX Out $end
$var wire 1 h+ S $end
$var wire 1 XX InpA $end
$var wire 1 \X InpB $end
$var wire 1 .Y notS $end
$var wire 1 /Y nand1 $end
$var wire 1 0Y nand2 $end
$var wire 1 1Y inputA $end
$var wire 1 2Y inputB $end
$var wire 1 3Y final_not $end

$scope module S_not $end
$var wire 1 .Y out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /Y out $end
$var wire 1 .Y in1 $end
$var wire 1 XX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1Y out $end
$var wire 1 /Y in1 $end
$var wire 1 /Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0Y out $end
$var wire 1 h+ in1 $end
$var wire 1 \X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2Y out $end
$var wire 1 0Y in1 $end
$var wire 1 0Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3Y out $end
$var wire 1 1Y in1 $end
$var wire 1 2Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dX out $end
$var wire 1 3Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 gX Out $end
$var wire 1 h+ S $end
$var wire 1 WX InpA $end
$var wire 1 [X InpB $end
$var wire 1 4Y notS $end
$var wire 1 5Y nand1 $end
$var wire 1 6Y nand2 $end
$var wire 1 7Y inputA $end
$var wire 1 8Y inputB $end
$var wire 1 9Y final_not $end

$scope module S_not $end
$var wire 1 4Y out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5Y out $end
$var wire 1 4Y in1 $end
$var wire 1 WX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7Y out $end
$var wire 1 5Y in1 $end
$var wire 1 5Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6Y out $end
$var wire 1 h+ in1 $end
$var wire 1 [X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8Y out $end
$var wire 1 6Y in1 $end
$var wire 1 6Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9Y out $end
$var wire 1 7Y in1 $end
$var wire 1 8Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gX out $end
$var wire 1 9Y in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 sN Out $end
$var wire 1 VX S $end
$var wire 1 _X InpA $end
$var wire 1 `X InpB $end
$var wire 1 :Y notS $end
$var wire 1 ;Y nand1 $end
$var wire 1 <Y nand2 $end
$var wire 1 =Y inputA $end
$var wire 1 >Y inputB $end
$var wire 1 ?Y final_not $end

$scope module S_not $end
$var wire 1 :Y out $end
$var wire 1 VX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;Y out $end
$var wire 1 :Y in1 $end
$var wire 1 _X in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =Y out $end
$var wire 1 ;Y in1 $end
$var wire 1 ;Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <Y out $end
$var wire 1 VX in1 $end
$var wire 1 `X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >Y out $end
$var wire 1 <Y in1 $end
$var wire 1 <Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?Y out $end
$var wire 1 =Y in1 $end
$var wire 1 >Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sN out $end
$var wire 1 ?Y in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 rN Out $end
$var wire 1 VX S $end
$var wire 1 aX InpA $end
$var wire 1 bX InpB $end
$var wire 1 @Y notS $end
$var wire 1 AY nand1 $end
$var wire 1 BY nand2 $end
$var wire 1 CY inputA $end
$var wire 1 DY inputB $end
$var wire 1 EY final_not $end

$scope module S_not $end
$var wire 1 @Y out $end
$var wire 1 VX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AY out $end
$var wire 1 @Y in1 $end
$var wire 1 aX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CY out $end
$var wire 1 AY in1 $end
$var wire 1 AY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BY out $end
$var wire 1 VX in1 $end
$var wire 1 bX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DY out $end
$var wire 1 BY in1 $end
$var wire 1 BY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EY out $end
$var wire 1 CY in1 $end
$var wire 1 DY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rN out $end
$var wire 1 EY in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 qN Out $end
$var wire 1 VX S $end
$var wire 1 cX InpA $end
$var wire 1 dX InpB $end
$var wire 1 FY notS $end
$var wire 1 GY nand1 $end
$var wire 1 HY nand2 $end
$var wire 1 IY inputA $end
$var wire 1 JY inputB $end
$var wire 1 KY final_not $end

$scope module S_not $end
$var wire 1 FY out $end
$var wire 1 VX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GY out $end
$var wire 1 FY in1 $end
$var wire 1 cX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IY out $end
$var wire 1 GY in1 $end
$var wire 1 GY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HY out $end
$var wire 1 VX in1 $end
$var wire 1 dX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JY out $end
$var wire 1 HY in1 $end
$var wire 1 HY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KY out $end
$var wire 1 IY in1 $end
$var wire 1 JY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qN out $end
$var wire 1 KY in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 pN Out $end
$var wire 1 VX S $end
$var wire 1 eX InpA $end
$var wire 1 gX InpB $end
$var wire 1 LY notS $end
$var wire 1 MY nand1 $end
$var wire 1 NY nand2 $end
$var wire 1 OY inputA $end
$var wire 1 PY inputB $end
$var wire 1 QY final_not $end

$scope module S_not $end
$var wire 1 LY out $end
$var wire 1 VX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MY out $end
$var wire 1 LY in1 $end
$var wire 1 eX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OY out $end
$var wire 1 MY in1 $end
$var wire 1 MY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NY out $end
$var wire 1 VX in1 $end
$var wire 1 gX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PY out $end
$var wire 1 NY in1 $end
$var wire 1 NY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QY out $end
$var wire 1 OY in1 $end
$var wire 1 PY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pN out $end
$var wire 1 QY in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 lN Out [3] $end
$var wire 1 mN Out [2] $end
$var wire 1 nN Out [1] $end
$var wire 1 oN Out [0] $end
$var wire 1 RY S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 \N InpA [3] $end
$var wire 1 ]N InpA [2] $end
$var wire 1 ^N InpA [1] $end
$var wire 1 _N InpA [0] $end
$var wire 1 SY InpB [3] $end
$var wire 1 TY InpB [2] $end
$var wire 1 UY InpB [1] $end
$var wire 1 VY InpB [0] $end
$var wire 1 WY InpC [3] $end
$var wire 1 XY InpC [2] $end
$var wire 1 YY InpC [1] $end
$var wire 1 ZY InpC [0] $end
$var wire 1 [Y InpD [3] $end
$var wire 1 \Y InpD [2] $end
$var wire 1 ]Y InpD [1] $end
$var wire 1 ^Y InpD [0] $end
$var wire 1 _Y stage1_1_bit0 $end
$var wire 1 `Y stage1_2_bit0 $end
$var wire 1 aY stage1_1_bit1 $end
$var wire 1 bY stage1_2_bit1 $end
$var wire 1 cY stage1_1_bit2 $end
$var wire 1 dY stage1_2_bit2 $end
$var wire 1 eY stage1_1_bit3 $end
$var wire 1 fY stage1_2_bit4 $end
$var wire 1 gY stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 _Y Out $end
$var wire 1 h+ S $end
$var wire 1 _N InpA $end
$var wire 1 VY InpB $end
$var wire 1 hY notS $end
$var wire 1 iY nand1 $end
$var wire 1 jY nand2 $end
$var wire 1 kY inputA $end
$var wire 1 lY inputB $end
$var wire 1 mY final_not $end

$scope module S_not $end
$var wire 1 hY out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iY out $end
$var wire 1 hY in1 $end
$var wire 1 _N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kY out $end
$var wire 1 iY in1 $end
$var wire 1 iY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jY out $end
$var wire 1 h+ in1 $end
$var wire 1 VY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lY out $end
$var wire 1 jY in1 $end
$var wire 1 jY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mY out $end
$var wire 1 kY in1 $end
$var wire 1 lY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _Y out $end
$var wire 1 mY in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 aY Out $end
$var wire 1 h+ S $end
$var wire 1 ^N InpA $end
$var wire 1 UY InpB $end
$var wire 1 nY notS $end
$var wire 1 oY nand1 $end
$var wire 1 pY nand2 $end
$var wire 1 qY inputA $end
$var wire 1 rY inputB $end
$var wire 1 sY final_not $end

$scope module S_not $end
$var wire 1 nY out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oY out $end
$var wire 1 nY in1 $end
$var wire 1 ^N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qY out $end
$var wire 1 oY in1 $end
$var wire 1 oY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pY out $end
$var wire 1 h+ in1 $end
$var wire 1 UY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rY out $end
$var wire 1 pY in1 $end
$var wire 1 pY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sY out $end
$var wire 1 qY in1 $end
$var wire 1 rY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aY out $end
$var wire 1 sY in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 cY Out $end
$var wire 1 h+ S $end
$var wire 1 ]N InpA $end
$var wire 1 TY InpB $end
$var wire 1 tY notS $end
$var wire 1 uY nand1 $end
$var wire 1 vY nand2 $end
$var wire 1 wY inputA $end
$var wire 1 xY inputB $end
$var wire 1 yY final_not $end

$scope module S_not $end
$var wire 1 tY out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uY out $end
$var wire 1 tY in1 $end
$var wire 1 ]N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wY out $end
$var wire 1 uY in1 $end
$var wire 1 uY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vY out $end
$var wire 1 h+ in1 $end
$var wire 1 TY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xY out $end
$var wire 1 vY in1 $end
$var wire 1 vY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yY out $end
$var wire 1 wY in1 $end
$var wire 1 xY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cY out $end
$var wire 1 yY in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 eY Out $end
$var wire 1 h+ S $end
$var wire 1 \N InpA $end
$var wire 1 SY InpB $end
$var wire 1 zY notS $end
$var wire 1 {Y nand1 $end
$var wire 1 |Y nand2 $end
$var wire 1 }Y inputA $end
$var wire 1 ~Y inputB $end
$var wire 1 !Z final_not $end

$scope module S_not $end
$var wire 1 zY out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {Y out $end
$var wire 1 zY in1 $end
$var wire 1 \N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }Y out $end
$var wire 1 {Y in1 $end
$var wire 1 {Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |Y out $end
$var wire 1 h+ in1 $end
$var wire 1 SY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~Y out $end
$var wire 1 |Y in1 $end
$var wire 1 |Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !Z out $end
$var wire 1 }Y in1 $end
$var wire 1 ~Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eY out $end
$var wire 1 !Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 `Y Out $end
$var wire 1 h+ S $end
$var wire 1 ZY InpA $end
$var wire 1 ^Y InpB $end
$var wire 1 "Z notS $end
$var wire 1 #Z nand1 $end
$var wire 1 $Z nand2 $end
$var wire 1 %Z inputA $end
$var wire 1 &Z inputB $end
$var wire 1 'Z final_not $end

$scope module S_not $end
$var wire 1 "Z out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #Z out $end
$var wire 1 "Z in1 $end
$var wire 1 ZY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %Z out $end
$var wire 1 #Z in1 $end
$var wire 1 #Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $Z out $end
$var wire 1 h+ in1 $end
$var wire 1 ^Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &Z out $end
$var wire 1 $Z in1 $end
$var wire 1 $Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'Z out $end
$var wire 1 %Z in1 $end
$var wire 1 &Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `Y out $end
$var wire 1 'Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 bY Out $end
$var wire 1 h+ S $end
$var wire 1 YY InpA $end
$var wire 1 ]Y InpB $end
$var wire 1 (Z notS $end
$var wire 1 )Z nand1 $end
$var wire 1 *Z nand2 $end
$var wire 1 +Z inputA $end
$var wire 1 ,Z inputB $end
$var wire 1 -Z final_not $end

$scope module S_not $end
$var wire 1 (Z out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )Z out $end
$var wire 1 (Z in1 $end
$var wire 1 YY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +Z out $end
$var wire 1 )Z in1 $end
$var wire 1 )Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *Z out $end
$var wire 1 h+ in1 $end
$var wire 1 ]Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,Z out $end
$var wire 1 *Z in1 $end
$var wire 1 *Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -Z out $end
$var wire 1 +Z in1 $end
$var wire 1 ,Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bY out $end
$var wire 1 -Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 dY Out $end
$var wire 1 h+ S $end
$var wire 1 XY InpA $end
$var wire 1 \Y InpB $end
$var wire 1 .Z notS $end
$var wire 1 /Z nand1 $end
$var wire 1 0Z nand2 $end
$var wire 1 1Z inputA $end
$var wire 1 2Z inputB $end
$var wire 1 3Z final_not $end

$scope module S_not $end
$var wire 1 .Z out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /Z out $end
$var wire 1 .Z in1 $end
$var wire 1 XY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1Z out $end
$var wire 1 /Z in1 $end
$var wire 1 /Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0Z out $end
$var wire 1 h+ in1 $end
$var wire 1 \Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2Z out $end
$var wire 1 0Z in1 $end
$var wire 1 0Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3Z out $end
$var wire 1 1Z in1 $end
$var wire 1 2Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dY out $end
$var wire 1 3Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 gY Out $end
$var wire 1 h+ S $end
$var wire 1 WY InpA $end
$var wire 1 [Y InpB $end
$var wire 1 4Z notS $end
$var wire 1 5Z nand1 $end
$var wire 1 6Z nand2 $end
$var wire 1 7Z inputA $end
$var wire 1 8Z inputB $end
$var wire 1 9Z final_not $end

$scope module S_not $end
$var wire 1 4Z out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5Z out $end
$var wire 1 4Z in1 $end
$var wire 1 WY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7Z out $end
$var wire 1 5Z in1 $end
$var wire 1 5Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6Z out $end
$var wire 1 h+ in1 $end
$var wire 1 [Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8Z out $end
$var wire 1 6Z in1 $end
$var wire 1 6Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9Z out $end
$var wire 1 7Z in1 $end
$var wire 1 8Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gY out $end
$var wire 1 9Z in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 oN Out $end
$var wire 1 RY S $end
$var wire 1 _Y InpA $end
$var wire 1 `Y InpB $end
$var wire 1 :Z notS $end
$var wire 1 ;Z nand1 $end
$var wire 1 <Z nand2 $end
$var wire 1 =Z inputA $end
$var wire 1 >Z inputB $end
$var wire 1 ?Z final_not $end

$scope module S_not $end
$var wire 1 :Z out $end
$var wire 1 RY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;Z out $end
$var wire 1 :Z in1 $end
$var wire 1 _Y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =Z out $end
$var wire 1 ;Z in1 $end
$var wire 1 ;Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <Z out $end
$var wire 1 RY in1 $end
$var wire 1 `Y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >Z out $end
$var wire 1 <Z in1 $end
$var wire 1 <Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?Z out $end
$var wire 1 =Z in1 $end
$var wire 1 >Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oN out $end
$var wire 1 ?Z in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 nN Out $end
$var wire 1 RY S $end
$var wire 1 aY InpA $end
$var wire 1 bY InpB $end
$var wire 1 @Z notS $end
$var wire 1 AZ nand1 $end
$var wire 1 BZ nand2 $end
$var wire 1 CZ inputA $end
$var wire 1 DZ inputB $end
$var wire 1 EZ final_not $end

$scope module S_not $end
$var wire 1 @Z out $end
$var wire 1 RY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AZ out $end
$var wire 1 @Z in1 $end
$var wire 1 aY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CZ out $end
$var wire 1 AZ in1 $end
$var wire 1 AZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BZ out $end
$var wire 1 RY in1 $end
$var wire 1 bY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DZ out $end
$var wire 1 BZ in1 $end
$var wire 1 BZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EZ out $end
$var wire 1 CZ in1 $end
$var wire 1 DZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nN out $end
$var wire 1 EZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 mN Out $end
$var wire 1 RY S $end
$var wire 1 cY InpA $end
$var wire 1 dY InpB $end
$var wire 1 FZ notS $end
$var wire 1 GZ nand1 $end
$var wire 1 HZ nand2 $end
$var wire 1 IZ inputA $end
$var wire 1 JZ inputB $end
$var wire 1 KZ final_not $end

$scope module S_not $end
$var wire 1 FZ out $end
$var wire 1 RY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GZ out $end
$var wire 1 FZ in1 $end
$var wire 1 cY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IZ out $end
$var wire 1 GZ in1 $end
$var wire 1 GZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HZ out $end
$var wire 1 RY in1 $end
$var wire 1 dY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JZ out $end
$var wire 1 HZ in1 $end
$var wire 1 HZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KZ out $end
$var wire 1 IZ in1 $end
$var wire 1 JZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mN out $end
$var wire 1 KZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 lN Out $end
$var wire 1 RY S $end
$var wire 1 eY InpA $end
$var wire 1 gY InpB $end
$var wire 1 LZ notS $end
$var wire 1 MZ nand1 $end
$var wire 1 NZ nand2 $end
$var wire 1 OZ inputA $end
$var wire 1 PZ inputB $end
$var wire 1 QZ final_not $end

$scope module S_not $end
$var wire 1 LZ out $end
$var wire 1 RY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MZ out $end
$var wire 1 LZ in1 $end
$var wire 1 eY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OZ out $end
$var wire 1 MZ in1 $end
$var wire 1 MZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NZ out $end
$var wire 1 RY in1 $end
$var wire 1 gY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PZ out $end
$var wire 1 NZ in1 $end
$var wire 1 NZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QZ out $end
$var wire 1 OZ in1 $end
$var wire 1 PZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lN out $end
$var wire 1 QZ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 @. Out [3] $end
$var wire 1 A. Out [2] $end
$var wire 1 B. Out [1] $end
$var wire 1 C. Out [0] $end
$var wire 1 RZ S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 xN InpA [3] $end
$var wire 1 yN InpA [2] $end
$var wire 1 zN InpA [1] $end
$var wire 1 {N InpA [0] $end
$var wire 1 pN InpB [3] $end
$var wire 1 qN InpB [2] $end
$var wire 1 rN InpB [1] $end
$var wire 1 sN InpB [0] $end
$var wire 1 SZ InpC [3] $end
$var wire 1 TZ InpC [2] $end
$var wire 1 UZ InpC [1] $end
$var wire 1 VZ InpC [0] $end
$var wire 1 WZ InpD [3] $end
$var wire 1 XZ InpD [2] $end
$var wire 1 YZ InpD [1] $end
$var wire 1 ZZ InpD [0] $end
$var wire 1 [Z stage1_1_bit0 $end
$var wire 1 \Z stage1_2_bit0 $end
$var wire 1 ]Z stage1_1_bit1 $end
$var wire 1 ^Z stage1_2_bit1 $end
$var wire 1 _Z stage1_1_bit2 $end
$var wire 1 `Z stage1_2_bit2 $end
$var wire 1 aZ stage1_1_bit3 $end
$var wire 1 bZ stage1_2_bit4 $end
$var wire 1 cZ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 [Z Out $end
$var wire 1 g+ S $end
$var wire 1 {N InpA $end
$var wire 1 sN InpB $end
$var wire 1 dZ notS $end
$var wire 1 eZ nand1 $end
$var wire 1 fZ nand2 $end
$var wire 1 gZ inputA $end
$var wire 1 hZ inputB $end
$var wire 1 iZ final_not $end

$scope module S_not $end
$var wire 1 dZ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eZ out $end
$var wire 1 dZ in1 $end
$var wire 1 {N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gZ out $end
$var wire 1 eZ in1 $end
$var wire 1 eZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fZ out $end
$var wire 1 g+ in1 $end
$var wire 1 sN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hZ out $end
$var wire 1 fZ in1 $end
$var wire 1 fZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iZ out $end
$var wire 1 gZ in1 $end
$var wire 1 hZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [Z out $end
$var wire 1 iZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ]Z Out $end
$var wire 1 g+ S $end
$var wire 1 zN InpA $end
$var wire 1 rN InpB $end
$var wire 1 jZ notS $end
$var wire 1 kZ nand1 $end
$var wire 1 lZ nand2 $end
$var wire 1 mZ inputA $end
$var wire 1 nZ inputB $end
$var wire 1 oZ final_not $end

$scope module S_not $end
$var wire 1 jZ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kZ out $end
$var wire 1 jZ in1 $end
$var wire 1 zN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mZ out $end
$var wire 1 kZ in1 $end
$var wire 1 kZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lZ out $end
$var wire 1 g+ in1 $end
$var wire 1 rN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nZ out $end
$var wire 1 lZ in1 $end
$var wire 1 lZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oZ out $end
$var wire 1 mZ in1 $end
$var wire 1 nZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]Z out $end
$var wire 1 oZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 _Z Out $end
$var wire 1 g+ S $end
$var wire 1 yN InpA $end
$var wire 1 qN InpB $end
$var wire 1 pZ notS $end
$var wire 1 qZ nand1 $end
$var wire 1 rZ nand2 $end
$var wire 1 sZ inputA $end
$var wire 1 tZ inputB $end
$var wire 1 uZ final_not $end

$scope module S_not $end
$var wire 1 pZ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qZ out $end
$var wire 1 pZ in1 $end
$var wire 1 yN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sZ out $end
$var wire 1 qZ in1 $end
$var wire 1 qZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rZ out $end
$var wire 1 g+ in1 $end
$var wire 1 qN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tZ out $end
$var wire 1 rZ in1 $end
$var wire 1 rZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uZ out $end
$var wire 1 sZ in1 $end
$var wire 1 tZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _Z out $end
$var wire 1 uZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 aZ Out $end
$var wire 1 g+ S $end
$var wire 1 xN InpA $end
$var wire 1 pN InpB $end
$var wire 1 vZ notS $end
$var wire 1 wZ nand1 $end
$var wire 1 xZ nand2 $end
$var wire 1 yZ inputA $end
$var wire 1 zZ inputB $end
$var wire 1 {Z final_not $end

$scope module S_not $end
$var wire 1 vZ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wZ out $end
$var wire 1 vZ in1 $end
$var wire 1 xN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yZ out $end
$var wire 1 wZ in1 $end
$var wire 1 wZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xZ out $end
$var wire 1 g+ in1 $end
$var wire 1 pN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zZ out $end
$var wire 1 xZ in1 $end
$var wire 1 xZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {Z out $end
$var wire 1 yZ in1 $end
$var wire 1 zZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aZ out $end
$var wire 1 {Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 \Z Out $end
$var wire 1 g+ S $end
$var wire 1 VZ InpA $end
$var wire 1 ZZ InpB $end
$var wire 1 |Z notS $end
$var wire 1 }Z nand1 $end
$var wire 1 ~Z nand2 $end
$var wire 1 ![ inputA $end
$var wire 1 "[ inputB $end
$var wire 1 #[ final_not $end

$scope module S_not $end
$var wire 1 |Z out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }Z out $end
$var wire 1 |Z in1 $end
$var wire 1 VZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ![ out $end
$var wire 1 }Z in1 $end
$var wire 1 }Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~Z out $end
$var wire 1 g+ in1 $end
$var wire 1 ZZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "[ out $end
$var wire 1 ~Z in1 $end
$var wire 1 ~Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #[ out $end
$var wire 1 ![ in1 $end
$var wire 1 "[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \Z out $end
$var wire 1 #[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ^Z Out $end
$var wire 1 g+ S $end
$var wire 1 UZ InpA $end
$var wire 1 YZ InpB $end
$var wire 1 $[ notS $end
$var wire 1 %[ nand1 $end
$var wire 1 &[ nand2 $end
$var wire 1 '[ inputA $end
$var wire 1 ([ inputB $end
$var wire 1 )[ final_not $end

$scope module S_not $end
$var wire 1 $[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %[ out $end
$var wire 1 $[ in1 $end
$var wire 1 UZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '[ out $end
$var wire 1 %[ in1 $end
$var wire 1 %[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &[ out $end
$var wire 1 g+ in1 $end
$var wire 1 YZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ([ out $end
$var wire 1 &[ in1 $end
$var wire 1 &[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )[ out $end
$var wire 1 '[ in1 $end
$var wire 1 ([ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^Z out $end
$var wire 1 )[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 `Z Out $end
$var wire 1 g+ S $end
$var wire 1 TZ InpA $end
$var wire 1 XZ InpB $end
$var wire 1 *[ notS $end
$var wire 1 +[ nand1 $end
$var wire 1 ,[ nand2 $end
$var wire 1 -[ inputA $end
$var wire 1 .[ inputB $end
$var wire 1 /[ final_not $end

$scope module S_not $end
$var wire 1 *[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +[ out $end
$var wire 1 *[ in1 $end
$var wire 1 TZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -[ out $end
$var wire 1 +[ in1 $end
$var wire 1 +[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,[ out $end
$var wire 1 g+ in1 $end
$var wire 1 XZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .[ out $end
$var wire 1 ,[ in1 $end
$var wire 1 ,[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /[ out $end
$var wire 1 -[ in1 $end
$var wire 1 .[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `Z out $end
$var wire 1 /[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 cZ Out $end
$var wire 1 g+ S $end
$var wire 1 SZ InpA $end
$var wire 1 WZ InpB $end
$var wire 1 0[ notS $end
$var wire 1 1[ nand1 $end
$var wire 1 2[ nand2 $end
$var wire 1 3[ inputA $end
$var wire 1 4[ inputB $end
$var wire 1 5[ final_not $end

$scope module S_not $end
$var wire 1 0[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1[ out $end
$var wire 1 0[ in1 $end
$var wire 1 SZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3[ out $end
$var wire 1 1[ in1 $end
$var wire 1 1[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2[ out $end
$var wire 1 g+ in1 $end
$var wire 1 WZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4[ out $end
$var wire 1 2[ in1 $end
$var wire 1 2[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5[ out $end
$var wire 1 3[ in1 $end
$var wire 1 4[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cZ out $end
$var wire 1 5[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 C. Out $end
$var wire 1 RZ S $end
$var wire 1 [Z InpA $end
$var wire 1 \Z InpB $end
$var wire 1 6[ notS $end
$var wire 1 7[ nand1 $end
$var wire 1 8[ nand2 $end
$var wire 1 9[ inputA $end
$var wire 1 :[ inputB $end
$var wire 1 ;[ final_not $end

$scope module S_not $end
$var wire 1 6[ out $end
$var wire 1 RZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7[ out $end
$var wire 1 6[ in1 $end
$var wire 1 [Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9[ out $end
$var wire 1 7[ in1 $end
$var wire 1 7[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8[ out $end
$var wire 1 RZ in1 $end
$var wire 1 \Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :[ out $end
$var wire 1 8[ in1 $end
$var wire 1 8[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;[ out $end
$var wire 1 9[ in1 $end
$var wire 1 :[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C. out $end
$var wire 1 ;[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 B. Out $end
$var wire 1 RZ S $end
$var wire 1 ]Z InpA $end
$var wire 1 ^Z InpB $end
$var wire 1 <[ notS $end
$var wire 1 =[ nand1 $end
$var wire 1 >[ nand2 $end
$var wire 1 ?[ inputA $end
$var wire 1 @[ inputB $end
$var wire 1 A[ final_not $end

$scope module S_not $end
$var wire 1 <[ out $end
$var wire 1 RZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =[ out $end
$var wire 1 <[ in1 $end
$var wire 1 ]Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?[ out $end
$var wire 1 =[ in1 $end
$var wire 1 =[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >[ out $end
$var wire 1 RZ in1 $end
$var wire 1 ^Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @[ out $end
$var wire 1 >[ in1 $end
$var wire 1 >[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A[ out $end
$var wire 1 ?[ in1 $end
$var wire 1 @[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B. out $end
$var wire 1 A[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 A. Out $end
$var wire 1 RZ S $end
$var wire 1 _Z InpA $end
$var wire 1 `Z InpB $end
$var wire 1 B[ notS $end
$var wire 1 C[ nand1 $end
$var wire 1 D[ nand2 $end
$var wire 1 E[ inputA $end
$var wire 1 F[ inputB $end
$var wire 1 G[ final_not $end

$scope module S_not $end
$var wire 1 B[ out $end
$var wire 1 RZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C[ out $end
$var wire 1 B[ in1 $end
$var wire 1 _Z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E[ out $end
$var wire 1 C[ in1 $end
$var wire 1 C[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D[ out $end
$var wire 1 RZ in1 $end
$var wire 1 `Z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F[ out $end
$var wire 1 D[ in1 $end
$var wire 1 D[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G[ out $end
$var wire 1 E[ in1 $end
$var wire 1 F[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A. out $end
$var wire 1 G[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 @. Out $end
$var wire 1 RZ S $end
$var wire 1 aZ InpA $end
$var wire 1 cZ InpB $end
$var wire 1 H[ notS $end
$var wire 1 I[ nand1 $end
$var wire 1 J[ nand2 $end
$var wire 1 K[ inputA $end
$var wire 1 L[ inputB $end
$var wire 1 M[ final_not $end

$scope module S_not $end
$var wire 1 H[ out $end
$var wire 1 RZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I[ out $end
$var wire 1 H[ in1 $end
$var wire 1 aZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K[ out $end
$var wire 1 I[ in1 $end
$var wire 1 I[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J[ out $end
$var wire 1 RZ in1 $end
$var wire 1 cZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L[ out $end
$var wire 1 J[ in1 $end
$var wire 1 J[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M[ out $end
$var wire 1 K[ in1 $end
$var wire 1 L[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @. out $end
$var wire 1 M[ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 <. Out [3] $end
$var wire 1 =. Out [2] $end
$var wire 1 >. Out [1] $end
$var wire 1 ?. Out [0] $end
$var wire 1 N[ S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 tN InpA [3] $end
$var wire 1 uN InpA [2] $end
$var wire 1 vN InpA [1] $end
$var wire 1 wN InpA [0] $end
$var wire 1 lN InpB [3] $end
$var wire 1 mN InpB [2] $end
$var wire 1 nN InpB [1] $end
$var wire 1 oN InpB [0] $end
$var wire 1 O[ InpC [3] $end
$var wire 1 P[ InpC [2] $end
$var wire 1 Q[ InpC [1] $end
$var wire 1 R[ InpC [0] $end
$var wire 1 S[ InpD [3] $end
$var wire 1 T[ InpD [2] $end
$var wire 1 U[ InpD [1] $end
$var wire 1 V[ InpD [0] $end
$var wire 1 W[ stage1_1_bit0 $end
$var wire 1 X[ stage1_2_bit0 $end
$var wire 1 Y[ stage1_1_bit1 $end
$var wire 1 Z[ stage1_2_bit1 $end
$var wire 1 [[ stage1_1_bit2 $end
$var wire 1 \[ stage1_2_bit2 $end
$var wire 1 ][ stage1_1_bit3 $end
$var wire 1 ^[ stage1_2_bit4 $end
$var wire 1 _[ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 W[ Out $end
$var wire 1 g+ S $end
$var wire 1 wN InpA $end
$var wire 1 oN InpB $end
$var wire 1 `[ notS $end
$var wire 1 a[ nand1 $end
$var wire 1 b[ nand2 $end
$var wire 1 c[ inputA $end
$var wire 1 d[ inputB $end
$var wire 1 e[ final_not $end

$scope module S_not $end
$var wire 1 `[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a[ out $end
$var wire 1 `[ in1 $end
$var wire 1 wN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c[ out $end
$var wire 1 a[ in1 $end
$var wire 1 a[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b[ out $end
$var wire 1 g+ in1 $end
$var wire 1 oN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d[ out $end
$var wire 1 b[ in1 $end
$var wire 1 b[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e[ out $end
$var wire 1 c[ in1 $end
$var wire 1 d[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W[ out $end
$var wire 1 e[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Y[ Out $end
$var wire 1 g+ S $end
$var wire 1 vN InpA $end
$var wire 1 nN InpB $end
$var wire 1 f[ notS $end
$var wire 1 g[ nand1 $end
$var wire 1 h[ nand2 $end
$var wire 1 i[ inputA $end
$var wire 1 j[ inputB $end
$var wire 1 k[ final_not $end

$scope module S_not $end
$var wire 1 f[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g[ out $end
$var wire 1 f[ in1 $end
$var wire 1 vN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i[ out $end
$var wire 1 g[ in1 $end
$var wire 1 g[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h[ out $end
$var wire 1 g+ in1 $end
$var wire 1 nN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j[ out $end
$var wire 1 h[ in1 $end
$var wire 1 h[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k[ out $end
$var wire 1 i[ in1 $end
$var wire 1 j[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y[ out $end
$var wire 1 k[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 [[ Out $end
$var wire 1 g+ S $end
$var wire 1 uN InpA $end
$var wire 1 mN InpB $end
$var wire 1 l[ notS $end
$var wire 1 m[ nand1 $end
$var wire 1 n[ nand2 $end
$var wire 1 o[ inputA $end
$var wire 1 p[ inputB $end
$var wire 1 q[ final_not $end

$scope module S_not $end
$var wire 1 l[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m[ out $end
$var wire 1 l[ in1 $end
$var wire 1 uN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o[ out $end
$var wire 1 m[ in1 $end
$var wire 1 m[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n[ out $end
$var wire 1 g+ in1 $end
$var wire 1 mN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p[ out $end
$var wire 1 n[ in1 $end
$var wire 1 n[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q[ out $end
$var wire 1 o[ in1 $end
$var wire 1 p[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [[ out $end
$var wire 1 q[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ][ Out $end
$var wire 1 g+ S $end
$var wire 1 tN InpA $end
$var wire 1 lN InpB $end
$var wire 1 r[ notS $end
$var wire 1 s[ nand1 $end
$var wire 1 t[ nand2 $end
$var wire 1 u[ inputA $end
$var wire 1 v[ inputB $end
$var wire 1 w[ final_not $end

$scope module S_not $end
$var wire 1 r[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s[ out $end
$var wire 1 r[ in1 $end
$var wire 1 tN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u[ out $end
$var wire 1 s[ in1 $end
$var wire 1 s[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t[ out $end
$var wire 1 g+ in1 $end
$var wire 1 lN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v[ out $end
$var wire 1 t[ in1 $end
$var wire 1 t[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w[ out $end
$var wire 1 u[ in1 $end
$var wire 1 v[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ][ out $end
$var wire 1 w[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 X[ Out $end
$var wire 1 g+ S $end
$var wire 1 R[ InpA $end
$var wire 1 V[ InpB $end
$var wire 1 x[ notS $end
$var wire 1 y[ nand1 $end
$var wire 1 z[ nand2 $end
$var wire 1 {[ inputA $end
$var wire 1 |[ inputB $end
$var wire 1 }[ final_not $end

$scope module S_not $end
$var wire 1 x[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y[ out $end
$var wire 1 x[ in1 $end
$var wire 1 R[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {[ out $end
$var wire 1 y[ in1 $end
$var wire 1 y[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z[ out $end
$var wire 1 g+ in1 $end
$var wire 1 V[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |[ out $end
$var wire 1 z[ in1 $end
$var wire 1 z[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }[ out $end
$var wire 1 {[ in1 $end
$var wire 1 |[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X[ out $end
$var wire 1 }[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Z[ Out $end
$var wire 1 g+ S $end
$var wire 1 Q[ InpA $end
$var wire 1 U[ InpB $end
$var wire 1 ~[ notS $end
$var wire 1 !\ nand1 $end
$var wire 1 "\ nand2 $end
$var wire 1 #\ inputA $end
$var wire 1 $\ inputB $end
$var wire 1 %\ final_not $end

$scope module S_not $end
$var wire 1 ~[ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !\ out $end
$var wire 1 ~[ in1 $end
$var wire 1 Q[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #\ out $end
$var wire 1 !\ in1 $end
$var wire 1 !\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "\ out $end
$var wire 1 g+ in1 $end
$var wire 1 U[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $\ out $end
$var wire 1 "\ in1 $end
$var wire 1 "\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %\ out $end
$var wire 1 #\ in1 $end
$var wire 1 $\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z[ out $end
$var wire 1 %\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 \[ Out $end
$var wire 1 g+ S $end
$var wire 1 P[ InpA $end
$var wire 1 T[ InpB $end
$var wire 1 &\ notS $end
$var wire 1 '\ nand1 $end
$var wire 1 (\ nand2 $end
$var wire 1 )\ inputA $end
$var wire 1 *\ inputB $end
$var wire 1 +\ final_not $end

$scope module S_not $end
$var wire 1 &\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '\ out $end
$var wire 1 &\ in1 $end
$var wire 1 P[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )\ out $end
$var wire 1 '\ in1 $end
$var wire 1 '\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (\ out $end
$var wire 1 g+ in1 $end
$var wire 1 T[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *\ out $end
$var wire 1 (\ in1 $end
$var wire 1 (\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +\ out $end
$var wire 1 )\ in1 $end
$var wire 1 *\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \[ out $end
$var wire 1 +\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 _[ Out $end
$var wire 1 g+ S $end
$var wire 1 O[ InpA $end
$var wire 1 S[ InpB $end
$var wire 1 ,\ notS $end
$var wire 1 -\ nand1 $end
$var wire 1 .\ nand2 $end
$var wire 1 /\ inputA $end
$var wire 1 0\ inputB $end
$var wire 1 1\ final_not $end

$scope module S_not $end
$var wire 1 ,\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -\ out $end
$var wire 1 ,\ in1 $end
$var wire 1 O[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /\ out $end
$var wire 1 -\ in1 $end
$var wire 1 -\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .\ out $end
$var wire 1 g+ in1 $end
$var wire 1 S[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0\ out $end
$var wire 1 .\ in1 $end
$var wire 1 .\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1\ out $end
$var wire 1 /\ in1 $end
$var wire 1 0\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _[ out $end
$var wire 1 1\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ?. Out $end
$var wire 1 N[ S $end
$var wire 1 W[ InpA $end
$var wire 1 X[ InpB $end
$var wire 1 2\ notS $end
$var wire 1 3\ nand1 $end
$var wire 1 4\ nand2 $end
$var wire 1 5\ inputA $end
$var wire 1 6\ inputB $end
$var wire 1 7\ final_not $end

$scope module S_not $end
$var wire 1 2\ out $end
$var wire 1 N[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3\ out $end
$var wire 1 2\ in1 $end
$var wire 1 W[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5\ out $end
$var wire 1 3\ in1 $end
$var wire 1 3\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4\ out $end
$var wire 1 N[ in1 $end
$var wire 1 X[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6\ out $end
$var wire 1 4\ in1 $end
$var wire 1 4\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7\ out $end
$var wire 1 5\ in1 $end
$var wire 1 6\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?. out $end
$var wire 1 7\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 >. Out $end
$var wire 1 N[ S $end
$var wire 1 Y[ InpA $end
$var wire 1 Z[ InpB $end
$var wire 1 8\ notS $end
$var wire 1 9\ nand1 $end
$var wire 1 :\ nand2 $end
$var wire 1 ;\ inputA $end
$var wire 1 <\ inputB $end
$var wire 1 =\ final_not $end

$scope module S_not $end
$var wire 1 8\ out $end
$var wire 1 N[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9\ out $end
$var wire 1 8\ in1 $end
$var wire 1 Y[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;\ out $end
$var wire 1 9\ in1 $end
$var wire 1 9\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :\ out $end
$var wire 1 N[ in1 $end
$var wire 1 Z[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <\ out $end
$var wire 1 :\ in1 $end
$var wire 1 :\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =\ out $end
$var wire 1 ;\ in1 $end
$var wire 1 <\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >. out $end
$var wire 1 =\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 =. Out $end
$var wire 1 N[ S $end
$var wire 1 [[ InpA $end
$var wire 1 \[ InpB $end
$var wire 1 >\ notS $end
$var wire 1 ?\ nand1 $end
$var wire 1 @\ nand2 $end
$var wire 1 A\ inputA $end
$var wire 1 B\ inputB $end
$var wire 1 C\ final_not $end

$scope module S_not $end
$var wire 1 >\ out $end
$var wire 1 N[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?\ out $end
$var wire 1 >\ in1 $end
$var wire 1 [[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A\ out $end
$var wire 1 ?\ in1 $end
$var wire 1 ?\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @\ out $end
$var wire 1 N[ in1 $end
$var wire 1 \[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B\ out $end
$var wire 1 @\ in1 $end
$var wire 1 @\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C\ out $end
$var wire 1 A\ in1 $end
$var wire 1 B\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =. out $end
$var wire 1 C\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 <. Out $end
$var wire 1 N[ S $end
$var wire 1 ][ InpA $end
$var wire 1 _[ InpB $end
$var wire 1 D\ notS $end
$var wire 1 E\ nand1 $end
$var wire 1 F\ nand2 $end
$var wire 1 G\ inputA $end
$var wire 1 H\ inputB $end
$var wire 1 I\ final_not $end

$scope module S_not $end
$var wire 1 D\ out $end
$var wire 1 N[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E\ out $end
$var wire 1 D\ in1 $end
$var wire 1 ][ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G\ out $end
$var wire 1 E\ in1 $end
$var wire 1 E\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F\ out $end
$var wire 1 N[ in1 $end
$var wire 1 _[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H\ out $end
$var wire 1 F\ in1 $end
$var wire 1 F\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I\ out $end
$var wire 1 G\ in1 $end
$var wire 1 H\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <. out $end
$var wire 1 I\ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 8. Out [3] $end
$var wire 1 9. Out [2] $end
$var wire 1 :. Out [1] $end
$var wire 1 ;. Out [0] $end
$var wire 1 J\ S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 pN InpA [3] $end
$var wire 1 qN InpA [2] $end
$var wire 1 rN InpA [1] $end
$var wire 1 sN InpA [0] $end
$var wire 1 K\ InpB [3] $end
$var wire 1 L\ InpB [2] $end
$var wire 1 M\ InpB [1] $end
$var wire 1 N\ InpB [0] $end
$var wire 1 O\ InpC [3] $end
$var wire 1 P\ InpC [2] $end
$var wire 1 Q\ InpC [1] $end
$var wire 1 R\ InpC [0] $end
$var wire 1 S\ InpD [3] $end
$var wire 1 T\ InpD [2] $end
$var wire 1 U\ InpD [1] $end
$var wire 1 V\ InpD [0] $end
$var wire 1 W\ stage1_1_bit0 $end
$var wire 1 X\ stage1_2_bit0 $end
$var wire 1 Y\ stage1_1_bit1 $end
$var wire 1 Z\ stage1_2_bit1 $end
$var wire 1 [\ stage1_1_bit2 $end
$var wire 1 \\ stage1_2_bit2 $end
$var wire 1 ]\ stage1_1_bit3 $end
$var wire 1 ^\ stage1_2_bit4 $end
$var wire 1 _\ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 W\ Out $end
$var wire 1 g+ S $end
$var wire 1 sN InpA $end
$var wire 1 N\ InpB $end
$var wire 1 `\ notS $end
$var wire 1 a\ nand1 $end
$var wire 1 b\ nand2 $end
$var wire 1 c\ inputA $end
$var wire 1 d\ inputB $end
$var wire 1 e\ final_not $end

$scope module S_not $end
$var wire 1 `\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a\ out $end
$var wire 1 `\ in1 $end
$var wire 1 sN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c\ out $end
$var wire 1 a\ in1 $end
$var wire 1 a\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b\ out $end
$var wire 1 g+ in1 $end
$var wire 1 N\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d\ out $end
$var wire 1 b\ in1 $end
$var wire 1 b\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e\ out $end
$var wire 1 c\ in1 $end
$var wire 1 d\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W\ out $end
$var wire 1 e\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Y\ Out $end
$var wire 1 g+ S $end
$var wire 1 rN InpA $end
$var wire 1 M\ InpB $end
$var wire 1 f\ notS $end
$var wire 1 g\ nand1 $end
$var wire 1 h\ nand2 $end
$var wire 1 i\ inputA $end
$var wire 1 j\ inputB $end
$var wire 1 k\ final_not $end

$scope module S_not $end
$var wire 1 f\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g\ out $end
$var wire 1 f\ in1 $end
$var wire 1 rN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i\ out $end
$var wire 1 g\ in1 $end
$var wire 1 g\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h\ out $end
$var wire 1 g+ in1 $end
$var wire 1 M\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j\ out $end
$var wire 1 h\ in1 $end
$var wire 1 h\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k\ out $end
$var wire 1 i\ in1 $end
$var wire 1 j\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y\ out $end
$var wire 1 k\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 [\ Out $end
$var wire 1 g+ S $end
$var wire 1 qN InpA $end
$var wire 1 L\ InpB $end
$var wire 1 l\ notS $end
$var wire 1 m\ nand1 $end
$var wire 1 n\ nand2 $end
$var wire 1 o\ inputA $end
$var wire 1 p\ inputB $end
$var wire 1 q\ final_not $end

$scope module S_not $end
$var wire 1 l\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m\ out $end
$var wire 1 l\ in1 $end
$var wire 1 qN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o\ out $end
$var wire 1 m\ in1 $end
$var wire 1 m\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n\ out $end
$var wire 1 g+ in1 $end
$var wire 1 L\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p\ out $end
$var wire 1 n\ in1 $end
$var wire 1 n\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q\ out $end
$var wire 1 o\ in1 $end
$var wire 1 p\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [\ out $end
$var wire 1 q\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ]\ Out $end
$var wire 1 g+ S $end
$var wire 1 pN InpA $end
$var wire 1 K\ InpB $end
$var wire 1 r\ notS $end
$var wire 1 s\ nand1 $end
$var wire 1 t\ nand2 $end
$var wire 1 u\ inputA $end
$var wire 1 v\ inputB $end
$var wire 1 w\ final_not $end

$scope module S_not $end
$var wire 1 r\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s\ out $end
$var wire 1 r\ in1 $end
$var wire 1 pN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u\ out $end
$var wire 1 s\ in1 $end
$var wire 1 s\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t\ out $end
$var wire 1 g+ in1 $end
$var wire 1 K\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v\ out $end
$var wire 1 t\ in1 $end
$var wire 1 t\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w\ out $end
$var wire 1 u\ in1 $end
$var wire 1 v\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]\ out $end
$var wire 1 w\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 X\ Out $end
$var wire 1 g+ S $end
$var wire 1 R\ InpA $end
$var wire 1 V\ InpB $end
$var wire 1 x\ notS $end
$var wire 1 y\ nand1 $end
$var wire 1 z\ nand2 $end
$var wire 1 {\ inputA $end
$var wire 1 |\ inputB $end
$var wire 1 }\ final_not $end

$scope module S_not $end
$var wire 1 x\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y\ out $end
$var wire 1 x\ in1 $end
$var wire 1 R\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {\ out $end
$var wire 1 y\ in1 $end
$var wire 1 y\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z\ out $end
$var wire 1 g+ in1 $end
$var wire 1 V\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |\ out $end
$var wire 1 z\ in1 $end
$var wire 1 z\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }\ out $end
$var wire 1 {\ in1 $end
$var wire 1 |\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X\ out $end
$var wire 1 }\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Z\ Out $end
$var wire 1 g+ S $end
$var wire 1 Q\ InpA $end
$var wire 1 U\ InpB $end
$var wire 1 ~\ notS $end
$var wire 1 !] nand1 $end
$var wire 1 "] nand2 $end
$var wire 1 #] inputA $end
$var wire 1 $] inputB $end
$var wire 1 %] final_not $end

$scope module S_not $end
$var wire 1 ~\ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !] out $end
$var wire 1 ~\ in1 $end
$var wire 1 Q\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #] out $end
$var wire 1 !] in1 $end
$var wire 1 !] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "] out $end
$var wire 1 g+ in1 $end
$var wire 1 U\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $] out $end
$var wire 1 "] in1 $end
$var wire 1 "] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %] out $end
$var wire 1 #] in1 $end
$var wire 1 $] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z\ out $end
$var wire 1 %] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 \\ Out $end
$var wire 1 g+ S $end
$var wire 1 P\ InpA $end
$var wire 1 T\ InpB $end
$var wire 1 &] notS $end
$var wire 1 '] nand1 $end
$var wire 1 (] nand2 $end
$var wire 1 )] inputA $end
$var wire 1 *] inputB $end
$var wire 1 +] final_not $end

$scope module S_not $end
$var wire 1 &] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '] out $end
$var wire 1 &] in1 $end
$var wire 1 P\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )] out $end
$var wire 1 '] in1 $end
$var wire 1 '] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (] out $end
$var wire 1 g+ in1 $end
$var wire 1 T\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *] out $end
$var wire 1 (] in1 $end
$var wire 1 (] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +] out $end
$var wire 1 )] in1 $end
$var wire 1 *] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \\ out $end
$var wire 1 +] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 _\ Out $end
$var wire 1 g+ S $end
$var wire 1 O\ InpA $end
$var wire 1 S\ InpB $end
$var wire 1 ,] notS $end
$var wire 1 -] nand1 $end
$var wire 1 .] nand2 $end
$var wire 1 /] inputA $end
$var wire 1 0] inputB $end
$var wire 1 1] final_not $end

$scope module S_not $end
$var wire 1 ,] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -] out $end
$var wire 1 ,] in1 $end
$var wire 1 O\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /] out $end
$var wire 1 -] in1 $end
$var wire 1 -] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .] out $end
$var wire 1 g+ in1 $end
$var wire 1 S\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0] out $end
$var wire 1 .] in1 $end
$var wire 1 .] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1] out $end
$var wire 1 /] in1 $end
$var wire 1 0] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _\ out $end
$var wire 1 1] in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ;. Out $end
$var wire 1 J\ S $end
$var wire 1 W\ InpA $end
$var wire 1 X\ InpB $end
$var wire 1 2] notS $end
$var wire 1 3] nand1 $end
$var wire 1 4] nand2 $end
$var wire 1 5] inputA $end
$var wire 1 6] inputB $end
$var wire 1 7] final_not $end

$scope module S_not $end
$var wire 1 2] out $end
$var wire 1 J\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3] out $end
$var wire 1 2] in1 $end
$var wire 1 W\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5] out $end
$var wire 1 3] in1 $end
$var wire 1 3] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4] out $end
$var wire 1 J\ in1 $end
$var wire 1 X\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6] out $end
$var wire 1 4] in1 $end
$var wire 1 4] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7] out $end
$var wire 1 5] in1 $end
$var wire 1 6] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;. out $end
$var wire 1 7] in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 :. Out $end
$var wire 1 J\ S $end
$var wire 1 Y\ InpA $end
$var wire 1 Z\ InpB $end
$var wire 1 8] notS $end
$var wire 1 9] nand1 $end
$var wire 1 :] nand2 $end
$var wire 1 ;] inputA $end
$var wire 1 <] inputB $end
$var wire 1 =] final_not $end

$scope module S_not $end
$var wire 1 8] out $end
$var wire 1 J\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9] out $end
$var wire 1 8] in1 $end
$var wire 1 Y\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;] out $end
$var wire 1 9] in1 $end
$var wire 1 9] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :] out $end
$var wire 1 J\ in1 $end
$var wire 1 Z\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <] out $end
$var wire 1 :] in1 $end
$var wire 1 :] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =] out $end
$var wire 1 ;] in1 $end
$var wire 1 <] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :. out $end
$var wire 1 =] in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 9. Out $end
$var wire 1 J\ S $end
$var wire 1 [\ InpA $end
$var wire 1 \\ InpB $end
$var wire 1 >] notS $end
$var wire 1 ?] nand1 $end
$var wire 1 @] nand2 $end
$var wire 1 A] inputA $end
$var wire 1 B] inputB $end
$var wire 1 C] final_not $end

$scope module S_not $end
$var wire 1 >] out $end
$var wire 1 J\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?] out $end
$var wire 1 >] in1 $end
$var wire 1 [\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A] out $end
$var wire 1 ?] in1 $end
$var wire 1 ?] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @] out $end
$var wire 1 J\ in1 $end
$var wire 1 \\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B] out $end
$var wire 1 @] in1 $end
$var wire 1 @] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C] out $end
$var wire 1 A] in1 $end
$var wire 1 B] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9. out $end
$var wire 1 C] in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 8. Out $end
$var wire 1 J\ S $end
$var wire 1 ]\ InpA $end
$var wire 1 _\ InpB $end
$var wire 1 D] notS $end
$var wire 1 E] nand1 $end
$var wire 1 F] nand2 $end
$var wire 1 G] inputA $end
$var wire 1 H] inputB $end
$var wire 1 I] final_not $end

$scope module S_not $end
$var wire 1 D] out $end
$var wire 1 J\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E] out $end
$var wire 1 D] in1 $end
$var wire 1 ]\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G] out $end
$var wire 1 E] in1 $end
$var wire 1 E] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F] out $end
$var wire 1 J\ in1 $end
$var wire 1 _\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H] out $end
$var wire 1 F] in1 $end
$var wire 1 F] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I] out $end
$var wire 1 G] in1 $end
$var wire 1 H] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8. out $end
$var wire 1 I] in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 4. Out [3] $end
$var wire 1 5. Out [2] $end
$var wire 1 6. Out [1] $end
$var wire 1 7. Out [0] $end
$var wire 1 J] S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 lN InpA [3] $end
$var wire 1 mN InpA [2] $end
$var wire 1 nN InpA [1] $end
$var wire 1 oN InpA [0] $end
$var wire 1 K] InpB [3] $end
$var wire 1 L] InpB [2] $end
$var wire 1 M] InpB [1] $end
$var wire 1 N] InpB [0] $end
$var wire 1 O] InpC [3] $end
$var wire 1 P] InpC [2] $end
$var wire 1 Q] InpC [1] $end
$var wire 1 R] InpC [0] $end
$var wire 1 S] InpD [3] $end
$var wire 1 T] InpD [2] $end
$var wire 1 U] InpD [1] $end
$var wire 1 V] InpD [0] $end
$var wire 1 W] stage1_1_bit0 $end
$var wire 1 X] stage1_2_bit0 $end
$var wire 1 Y] stage1_1_bit1 $end
$var wire 1 Z] stage1_2_bit1 $end
$var wire 1 [] stage1_1_bit2 $end
$var wire 1 \] stage1_2_bit2 $end
$var wire 1 ]] stage1_1_bit3 $end
$var wire 1 ^] stage1_2_bit4 $end
$var wire 1 _] stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 W] Out $end
$var wire 1 g+ S $end
$var wire 1 oN InpA $end
$var wire 1 N] InpB $end
$var wire 1 `] notS $end
$var wire 1 a] nand1 $end
$var wire 1 b] nand2 $end
$var wire 1 c] inputA $end
$var wire 1 d] inputB $end
$var wire 1 e] final_not $end

$scope module S_not $end
$var wire 1 `] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a] out $end
$var wire 1 `] in1 $end
$var wire 1 oN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c] out $end
$var wire 1 a] in1 $end
$var wire 1 a] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b] out $end
$var wire 1 g+ in1 $end
$var wire 1 N] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d] out $end
$var wire 1 b] in1 $end
$var wire 1 b] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e] out $end
$var wire 1 c] in1 $end
$var wire 1 d] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W] out $end
$var wire 1 e] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Y] Out $end
$var wire 1 g+ S $end
$var wire 1 nN InpA $end
$var wire 1 M] InpB $end
$var wire 1 f] notS $end
$var wire 1 g] nand1 $end
$var wire 1 h] nand2 $end
$var wire 1 i] inputA $end
$var wire 1 j] inputB $end
$var wire 1 k] final_not $end

$scope module S_not $end
$var wire 1 f] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g] out $end
$var wire 1 f] in1 $end
$var wire 1 nN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i] out $end
$var wire 1 g] in1 $end
$var wire 1 g] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h] out $end
$var wire 1 g+ in1 $end
$var wire 1 M] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j] out $end
$var wire 1 h] in1 $end
$var wire 1 h] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k] out $end
$var wire 1 i] in1 $end
$var wire 1 j] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y] out $end
$var wire 1 k] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 [] Out $end
$var wire 1 g+ S $end
$var wire 1 mN InpA $end
$var wire 1 L] InpB $end
$var wire 1 l] notS $end
$var wire 1 m] nand1 $end
$var wire 1 n] nand2 $end
$var wire 1 o] inputA $end
$var wire 1 p] inputB $end
$var wire 1 q] final_not $end

$scope module S_not $end
$var wire 1 l] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m] out $end
$var wire 1 l] in1 $end
$var wire 1 mN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o] out $end
$var wire 1 m] in1 $end
$var wire 1 m] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n] out $end
$var wire 1 g+ in1 $end
$var wire 1 L] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p] out $end
$var wire 1 n] in1 $end
$var wire 1 n] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q] out $end
$var wire 1 o] in1 $end
$var wire 1 p] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [] out $end
$var wire 1 q] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ]] Out $end
$var wire 1 g+ S $end
$var wire 1 lN InpA $end
$var wire 1 K] InpB $end
$var wire 1 r] notS $end
$var wire 1 s] nand1 $end
$var wire 1 t] nand2 $end
$var wire 1 u] inputA $end
$var wire 1 v] inputB $end
$var wire 1 w] final_not $end

$scope module S_not $end
$var wire 1 r] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s] out $end
$var wire 1 r] in1 $end
$var wire 1 lN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u] out $end
$var wire 1 s] in1 $end
$var wire 1 s] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t] out $end
$var wire 1 g+ in1 $end
$var wire 1 K] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v] out $end
$var wire 1 t] in1 $end
$var wire 1 t] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w] out $end
$var wire 1 u] in1 $end
$var wire 1 v] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]] out $end
$var wire 1 w] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 X] Out $end
$var wire 1 g+ S $end
$var wire 1 R] InpA $end
$var wire 1 V] InpB $end
$var wire 1 x] notS $end
$var wire 1 y] nand1 $end
$var wire 1 z] nand2 $end
$var wire 1 {] inputA $end
$var wire 1 |] inputB $end
$var wire 1 }] final_not $end

$scope module S_not $end
$var wire 1 x] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y] out $end
$var wire 1 x] in1 $end
$var wire 1 R] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {] out $end
$var wire 1 y] in1 $end
$var wire 1 y] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z] out $end
$var wire 1 g+ in1 $end
$var wire 1 V] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |] out $end
$var wire 1 z] in1 $end
$var wire 1 z] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }] out $end
$var wire 1 {] in1 $end
$var wire 1 |] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X] out $end
$var wire 1 }] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Z] Out $end
$var wire 1 g+ S $end
$var wire 1 Q] InpA $end
$var wire 1 U] InpB $end
$var wire 1 ~] notS $end
$var wire 1 !^ nand1 $end
$var wire 1 "^ nand2 $end
$var wire 1 #^ inputA $end
$var wire 1 $^ inputB $end
$var wire 1 %^ final_not $end

$scope module S_not $end
$var wire 1 ~] out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !^ out $end
$var wire 1 ~] in1 $end
$var wire 1 Q] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #^ out $end
$var wire 1 !^ in1 $end
$var wire 1 !^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "^ out $end
$var wire 1 g+ in1 $end
$var wire 1 U] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $^ out $end
$var wire 1 "^ in1 $end
$var wire 1 "^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %^ out $end
$var wire 1 #^ in1 $end
$var wire 1 $^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z] out $end
$var wire 1 %^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 \] Out $end
$var wire 1 g+ S $end
$var wire 1 P] InpA $end
$var wire 1 T] InpB $end
$var wire 1 &^ notS $end
$var wire 1 '^ nand1 $end
$var wire 1 (^ nand2 $end
$var wire 1 )^ inputA $end
$var wire 1 *^ inputB $end
$var wire 1 +^ final_not $end

$scope module S_not $end
$var wire 1 &^ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '^ out $end
$var wire 1 &^ in1 $end
$var wire 1 P] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )^ out $end
$var wire 1 '^ in1 $end
$var wire 1 '^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (^ out $end
$var wire 1 g+ in1 $end
$var wire 1 T] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *^ out $end
$var wire 1 (^ in1 $end
$var wire 1 (^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +^ out $end
$var wire 1 )^ in1 $end
$var wire 1 *^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \] out $end
$var wire 1 +^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 _] Out $end
$var wire 1 g+ S $end
$var wire 1 O] InpA $end
$var wire 1 S] InpB $end
$var wire 1 ,^ notS $end
$var wire 1 -^ nand1 $end
$var wire 1 .^ nand2 $end
$var wire 1 /^ inputA $end
$var wire 1 0^ inputB $end
$var wire 1 1^ final_not $end

$scope module S_not $end
$var wire 1 ,^ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -^ out $end
$var wire 1 ,^ in1 $end
$var wire 1 O] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /^ out $end
$var wire 1 -^ in1 $end
$var wire 1 -^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .^ out $end
$var wire 1 g+ in1 $end
$var wire 1 S] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0^ out $end
$var wire 1 .^ in1 $end
$var wire 1 .^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1^ out $end
$var wire 1 /^ in1 $end
$var wire 1 0^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _] out $end
$var wire 1 1^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 7. Out $end
$var wire 1 J] S $end
$var wire 1 W] InpA $end
$var wire 1 X] InpB $end
$var wire 1 2^ notS $end
$var wire 1 3^ nand1 $end
$var wire 1 4^ nand2 $end
$var wire 1 5^ inputA $end
$var wire 1 6^ inputB $end
$var wire 1 7^ final_not $end

$scope module S_not $end
$var wire 1 2^ out $end
$var wire 1 J] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3^ out $end
$var wire 1 2^ in1 $end
$var wire 1 W] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5^ out $end
$var wire 1 3^ in1 $end
$var wire 1 3^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4^ out $end
$var wire 1 J] in1 $end
$var wire 1 X] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6^ out $end
$var wire 1 4^ in1 $end
$var wire 1 4^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7^ out $end
$var wire 1 5^ in1 $end
$var wire 1 6^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7. out $end
$var wire 1 7^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 6. Out $end
$var wire 1 J] S $end
$var wire 1 Y] InpA $end
$var wire 1 Z] InpB $end
$var wire 1 8^ notS $end
$var wire 1 9^ nand1 $end
$var wire 1 :^ nand2 $end
$var wire 1 ;^ inputA $end
$var wire 1 <^ inputB $end
$var wire 1 =^ final_not $end

$scope module S_not $end
$var wire 1 8^ out $end
$var wire 1 J] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9^ out $end
$var wire 1 8^ in1 $end
$var wire 1 Y] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;^ out $end
$var wire 1 9^ in1 $end
$var wire 1 9^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :^ out $end
$var wire 1 J] in1 $end
$var wire 1 Z] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <^ out $end
$var wire 1 :^ in1 $end
$var wire 1 :^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =^ out $end
$var wire 1 ;^ in1 $end
$var wire 1 <^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6. out $end
$var wire 1 =^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 5. Out $end
$var wire 1 J] S $end
$var wire 1 [] InpA $end
$var wire 1 \] InpB $end
$var wire 1 >^ notS $end
$var wire 1 ?^ nand1 $end
$var wire 1 @^ nand2 $end
$var wire 1 A^ inputA $end
$var wire 1 B^ inputB $end
$var wire 1 C^ final_not $end

$scope module S_not $end
$var wire 1 >^ out $end
$var wire 1 J] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?^ out $end
$var wire 1 >^ in1 $end
$var wire 1 [] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A^ out $end
$var wire 1 ?^ in1 $end
$var wire 1 ?^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @^ out $end
$var wire 1 J] in1 $end
$var wire 1 \] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B^ out $end
$var wire 1 @^ in1 $end
$var wire 1 @^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C^ out $end
$var wire 1 A^ in1 $end
$var wire 1 B^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5. out $end
$var wire 1 C^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 4. Out $end
$var wire 1 J] S $end
$var wire 1 ]] InpA $end
$var wire 1 _] InpB $end
$var wire 1 D^ notS $end
$var wire 1 E^ nand1 $end
$var wire 1 F^ nand2 $end
$var wire 1 G^ inputA $end
$var wire 1 H^ inputB $end
$var wire 1 I^ final_not $end

$scope module S_not $end
$var wire 1 D^ out $end
$var wire 1 J] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E^ out $end
$var wire 1 D^ in1 $end
$var wire 1 ]] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G^ out $end
$var wire 1 E^ in1 $end
$var wire 1 E^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F^ out $end
$var wire 1 J] in1 $end
$var wire 1 _] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H^ out $end
$var wire 1 F^ in1 $end
$var wire 1 F^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I^ out $end
$var wire 1 G^ in1 $end
$var wire 1 H^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4. out $end
$var wire 1 I^ in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_3 $end
$var parameter 32 J^ OPERAND_WIDTH $end
$var parameter 32 K^ SHAMT_WIDTH $end
$var parameter 32 L^ NUM_OPERATIONS $end
$var wire 1 K+ in [15] $end
$var wire 1 L+ in [14] $end
$var wire 1 M+ in [13] $end
$var wire 1 N+ in [12] $end
$var wire 1 O+ in [11] $end
$var wire 1 P+ in [10] $end
$var wire 1 Q+ in [9] $end
$var wire 1 R+ in [8] $end
$var wire 1 S+ in [7] $end
$var wire 1 T+ in [6] $end
$var wire 1 U+ in [5] $end
$var wire 1 V+ in [4] $end
$var wire 1 W+ in [3] $end
$var wire 1 X+ in [2] $end
$var wire 1 Y+ in [1] $end
$var wire 1 Z+ in [0] $end
$var wire 1 g+ shamt [3] $end
$var wire 1 h+ shamt [2] $end
$var wire 1 i+ shamt [1] $end
$var wire 1 j+ shamt [0] $end
$var wire 1 D. out [15] $end
$var wire 1 E. out [14] $end
$var wire 1 F. out [13] $end
$var wire 1 G. out [12] $end
$var wire 1 H. out [11] $end
$var wire 1 I. out [10] $end
$var wire 1 J. out [9] $end
$var wire 1 K. out [8] $end
$var wire 1 L. out [7] $end
$var wire 1 M. out [6] $end
$var wire 1 N. out [5] $end
$var wire 1 O. out [4] $end
$var wire 1 P. out [3] $end
$var wire 1 Q. out [2] $end
$var wire 1 R. out [1] $end
$var wire 1 S. out [0] $end
$var wire 1 M^ shift1 [15] $end
$var wire 1 N^ shift1 [14] $end
$var wire 1 O^ shift1 [13] $end
$var wire 1 P^ shift1 [12] $end
$var wire 1 Q^ shift1 [11] $end
$var wire 1 R^ shift1 [10] $end
$var wire 1 S^ shift1 [9] $end
$var wire 1 T^ shift1 [8] $end
$var wire 1 U^ shift1 [7] $end
$var wire 1 V^ shift1 [6] $end
$var wire 1 W^ shift1 [5] $end
$var wire 1 X^ shift1 [4] $end
$var wire 1 Y^ shift1 [3] $end
$var wire 1 Z^ shift1 [2] $end
$var wire 1 [^ shift1 [1] $end
$var wire 1 \^ shift1 [0] $end
$var wire 1 ]^ shift2 [15] $end
$var wire 1 ^^ shift2 [14] $end
$var wire 1 _^ shift2 [13] $end
$var wire 1 `^ shift2 [12] $end
$var wire 1 a^ shift2 [11] $end
$var wire 1 b^ shift2 [10] $end
$var wire 1 c^ shift2 [9] $end
$var wire 1 d^ shift2 [8] $end
$var wire 1 e^ shift2 [7] $end
$var wire 1 f^ shift2 [6] $end
$var wire 1 g^ shift2 [5] $end
$var wire 1 h^ shift2 [4] $end
$var wire 1 i^ shift2 [3] $end
$var wire 1 j^ shift2 [2] $end
$var wire 1 k^ shift2 [1] $end
$var wire 1 l^ shift2 [0] $end
$var wire 1 m^ shift4 [15] $end
$var wire 1 n^ shift4 [14] $end
$var wire 1 o^ shift4 [13] $end
$var wire 1 p^ shift4 [12] $end
$var wire 1 q^ shift4 [11] $end
$var wire 1 r^ shift4 [10] $end
$var wire 1 s^ shift4 [9] $end
$var wire 1 t^ shift4 [8] $end
$var wire 1 u^ shift4 [7] $end
$var wire 1 v^ shift4 [6] $end
$var wire 1 w^ shift4 [5] $end
$var wire 1 x^ shift4 [4] $end
$var wire 1 y^ shift4 [3] $end
$var wire 1 z^ shift4 [2] $end
$var wire 1 {^ shift4 [1] $end
$var wire 1 |^ shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 Y^ Out [3] $end
$var wire 1 Z^ Out [2] $end
$var wire 1 [^ Out [1] $end
$var wire 1 \^ Out [0] $end
$var wire 1 }^ S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 W+ InpA [3] $end
$var wire 1 X+ InpA [2] $end
$var wire 1 Y+ InpA [1] $end
$var wire 1 Z+ InpA [0] $end
$var wire 1 V+ InpB [3] $end
$var wire 1 W+ InpB [2] $end
$var wire 1 X+ InpB [1] $end
$var wire 1 Y+ InpB [0] $end
$var wire 1 ~^ InpC [3] $end
$var wire 1 !_ InpC [2] $end
$var wire 1 "_ InpC [1] $end
$var wire 1 #_ InpC [0] $end
$var wire 1 $_ InpD [3] $end
$var wire 1 %_ InpD [2] $end
$var wire 1 &_ InpD [1] $end
$var wire 1 '_ InpD [0] $end
$var wire 1 (_ stage1_1_bit0 $end
$var wire 1 )_ stage1_2_bit0 $end
$var wire 1 *_ stage1_1_bit1 $end
$var wire 1 +_ stage1_2_bit1 $end
$var wire 1 ,_ stage1_1_bit2 $end
$var wire 1 -_ stage1_2_bit2 $end
$var wire 1 ._ stage1_1_bit3 $end
$var wire 1 /_ stage1_2_bit4 $end
$var wire 1 0_ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 (_ Out $end
$var wire 1 j+ S $end
$var wire 1 Z+ InpA $end
$var wire 1 Y+ InpB $end
$var wire 1 1_ notS $end
$var wire 1 2_ nand1 $end
$var wire 1 3_ nand2 $end
$var wire 1 4_ inputA $end
$var wire 1 5_ inputB $end
$var wire 1 6_ final_not $end

$scope module S_not $end
$var wire 1 1_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2_ out $end
$var wire 1 1_ in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4_ out $end
$var wire 1 2_ in1 $end
$var wire 1 2_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3_ out $end
$var wire 1 j+ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5_ out $end
$var wire 1 3_ in1 $end
$var wire 1 3_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6_ out $end
$var wire 1 4_ in1 $end
$var wire 1 5_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (_ out $end
$var wire 1 6_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 *_ Out $end
$var wire 1 j+ S $end
$var wire 1 Y+ InpA $end
$var wire 1 X+ InpB $end
$var wire 1 7_ notS $end
$var wire 1 8_ nand1 $end
$var wire 1 9_ nand2 $end
$var wire 1 :_ inputA $end
$var wire 1 ;_ inputB $end
$var wire 1 <_ final_not $end

$scope module S_not $end
$var wire 1 7_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8_ out $end
$var wire 1 7_ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :_ out $end
$var wire 1 8_ in1 $end
$var wire 1 8_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9_ out $end
$var wire 1 j+ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;_ out $end
$var wire 1 9_ in1 $end
$var wire 1 9_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <_ out $end
$var wire 1 :_ in1 $end
$var wire 1 ;_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *_ out $end
$var wire 1 <_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ,_ Out $end
$var wire 1 j+ S $end
$var wire 1 X+ InpA $end
$var wire 1 W+ InpB $end
$var wire 1 =_ notS $end
$var wire 1 >_ nand1 $end
$var wire 1 ?_ nand2 $end
$var wire 1 @_ inputA $end
$var wire 1 A_ inputB $end
$var wire 1 B_ final_not $end

$scope module S_not $end
$var wire 1 =_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >_ out $end
$var wire 1 =_ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @_ out $end
$var wire 1 >_ in1 $end
$var wire 1 >_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?_ out $end
$var wire 1 j+ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A_ out $end
$var wire 1 ?_ in1 $end
$var wire 1 ?_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B_ out $end
$var wire 1 @_ in1 $end
$var wire 1 A_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,_ out $end
$var wire 1 B_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ._ Out $end
$var wire 1 j+ S $end
$var wire 1 W+ InpA $end
$var wire 1 V+ InpB $end
$var wire 1 C_ notS $end
$var wire 1 D_ nand1 $end
$var wire 1 E_ nand2 $end
$var wire 1 F_ inputA $end
$var wire 1 G_ inputB $end
$var wire 1 H_ final_not $end

$scope module S_not $end
$var wire 1 C_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D_ out $end
$var wire 1 C_ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F_ out $end
$var wire 1 D_ in1 $end
$var wire 1 D_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E_ out $end
$var wire 1 j+ in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G_ out $end
$var wire 1 E_ in1 $end
$var wire 1 E_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H_ out $end
$var wire 1 F_ in1 $end
$var wire 1 G_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ._ out $end
$var wire 1 H_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 )_ Out $end
$var wire 1 j+ S $end
$var wire 1 #_ InpA $end
$var wire 1 '_ InpB $end
$var wire 1 I_ notS $end
$var wire 1 J_ nand1 $end
$var wire 1 K_ nand2 $end
$var wire 1 L_ inputA $end
$var wire 1 M_ inputB $end
$var wire 1 N_ final_not $end

$scope module S_not $end
$var wire 1 I_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J_ out $end
$var wire 1 I_ in1 $end
$var wire 1 #_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L_ out $end
$var wire 1 J_ in1 $end
$var wire 1 J_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K_ out $end
$var wire 1 j+ in1 $end
$var wire 1 '_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M_ out $end
$var wire 1 K_ in1 $end
$var wire 1 K_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N_ out $end
$var wire 1 L_ in1 $end
$var wire 1 M_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )_ out $end
$var wire 1 N_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 +_ Out $end
$var wire 1 j+ S $end
$var wire 1 "_ InpA $end
$var wire 1 &_ InpB $end
$var wire 1 O_ notS $end
$var wire 1 P_ nand1 $end
$var wire 1 Q_ nand2 $end
$var wire 1 R_ inputA $end
$var wire 1 S_ inputB $end
$var wire 1 T_ final_not $end

$scope module S_not $end
$var wire 1 O_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P_ out $end
$var wire 1 O_ in1 $end
$var wire 1 "_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R_ out $end
$var wire 1 P_ in1 $end
$var wire 1 P_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q_ out $end
$var wire 1 j+ in1 $end
$var wire 1 &_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S_ out $end
$var wire 1 Q_ in1 $end
$var wire 1 Q_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T_ out $end
$var wire 1 R_ in1 $end
$var wire 1 S_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +_ out $end
$var wire 1 T_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 -_ Out $end
$var wire 1 j+ S $end
$var wire 1 !_ InpA $end
$var wire 1 %_ InpB $end
$var wire 1 U_ notS $end
$var wire 1 V_ nand1 $end
$var wire 1 W_ nand2 $end
$var wire 1 X_ inputA $end
$var wire 1 Y_ inputB $end
$var wire 1 Z_ final_not $end

$scope module S_not $end
$var wire 1 U_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V_ out $end
$var wire 1 U_ in1 $end
$var wire 1 !_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X_ out $end
$var wire 1 V_ in1 $end
$var wire 1 V_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W_ out $end
$var wire 1 j+ in1 $end
$var wire 1 %_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y_ out $end
$var wire 1 W_ in1 $end
$var wire 1 W_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z_ out $end
$var wire 1 X_ in1 $end
$var wire 1 Y_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -_ out $end
$var wire 1 Z_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 0_ Out $end
$var wire 1 j+ S $end
$var wire 1 ~^ InpA $end
$var wire 1 $_ InpB $end
$var wire 1 [_ notS $end
$var wire 1 \_ nand1 $end
$var wire 1 ]_ nand2 $end
$var wire 1 ^_ inputA $end
$var wire 1 __ inputB $end
$var wire 1 `_ final_not $end

$scope module S_not $end
$var wire 1 [_ out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \_ out $end
$var wire 1 [_ in1 $end
$var wire 1 ~^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^_ out $end
$var wire 1 \_ in1 $end
$var wire 1 \_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]_ out $end
$var wire 1 j+ in1 $end
$var wire 1 $_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 __ out $end
$var wire 1 ]_ in1 $end
$var wire 1 ]_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `_ out $end
$var wire 1 ^_ in1 $end
$var wire 1 __ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0_ out $end
$var wire 1 `_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 \^ Out $end
$var wire 1 }^ S $end
$var wire 1 (_ InpA $end
$var wire 1 )_ InpB $end
$var wire 1 a_ notS $end
$var wire 1 b_ nand1 $end
$var wire 1 c_ nand2 $end
$var wire 1 d_ inputA $end
$var wire 1 e_ inputB $end
$var wire 1 f_ final_not $end

$scope module S_not $end
$var wire 1 a_ out $end
$var wire 1 }^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b_ out $end
$var wire 1 a_ in1 $end
$var wire 1 (_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d_ out $end
$var wire 1 b_ in1 $end
$var wire 1 b_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c_ out $end
$var wire 1 }^ in1 $end
$var wire 1 )_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e_ out $end
$var wire 1 c_ in1 $end
$var wire 1 c_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f_ out $end
$var wire 1 d_ in1 $end
$var wire 1 e_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \^ out $end
$var wire 1 f_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 [^ Out $end
$var wire 1 }^ S $end
$var wire 1 *_ InpA $end
$var wire 1 +_ InpB $end
$var wire 1 g_ notS $end
$var wire 1 h_ nand1 $end
$var wire 1 i_ nand2 $end
$var wire 1 j_ inputA $end
$var wire 1 k_ inputB $end
$var wire 1 l_ final_not $end

$scope module S_not $end
$var wire 1 g_ out $end
$var wire 1 }^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h_ out $end
$var wire 1 g_ in1 $end
$var wire 1 *_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j_ out $end
$var wire 1 h_ in1 $end
$var wire 1 h_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i_ out $end
$var wire 1 }^ in1 $end
$var wire 1 +_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k_ out $end
$var wire 1 i_ in1 $end
$var wire 1 i_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l_ out $end
$var wire 1 j_ in1 $end
$var wire 1 k_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [^ out $end
$var wire 1 l_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Z^ Out $end
$var wire 1 }^ S $end
$var wire 1 ,_ InpA $end
$var wire 1 -_ InpB $end
$var wire 1 m_ notS $end
$var wire 1 n_ nand1 $end
$var wire 1 o_ nand2 $end
$var wire 1 p_ inputA $end
$var wire 1 q_ inputB $end
$var wire 1 r_ final_not $end

$scope module S_not $end
$var wire 1 m_ out $end
$var wire 1 }^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n_ out $end
$var wire 1 m_ in1 $end
$var wire 1 ,_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p_ out $end
$var wire 1 n_ in1 $end
$var wire 1 n_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o_ out $end
$var wire 1 }^ in1 $end
$var wire 1 -_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q_ out $end
$var wire 1 o_ in1 $end
$var wire 1 o_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r_ out $end
$var wire 1 p_ in1 $end
$var wire 1 q_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z^ out $end
$var wire 1 r_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Y^ Out $end
$var wire 1 }^ S $end
$var wire 1 ._ InpA $end
$var wire 1 0_ InpB $end
$var wire 1 s_ notS $end
$var wire 1 t_ nand1 $end
$var wire 1 u_ nand2 $end
$var wire 1 v_ inputA $end
$var wire 1 w_ inputB $end
$var wire 1 x_ final_not $end

$scope module S_not $end
$var wire 1 s_ out $end
$var wire 1 }^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t_ out $end
$var wire 1 s_ in1 $end
$var wire 1 ._ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v_ out $end
$var wire 1 t_ in1 $end
$var wire 1 t_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u_ out $end
$var wire 1 }^ in1 $end
$var wire 1 0_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w_ out $end
$var wire 1 u_ in1 $end
$var wire 1 u_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x_ out $end
$var wire 1 v_ in1 $end
$var wire 1 w_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y^ out $end
$var wire 1 x_ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 U^ Out [3] $end
$var wire 1 V^ Out [2] $end
$var wire 1 W^ Out [1] $end
$var wire 1 X^ Out [0] $end
$var wire 1 y_ S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 S+ InpA [3] $end
$var wire 1 T+ InpA [2] $end
$var wire 1 U+ InpA [1] $end
$var wire 1 V+ InpA [0] $end
$var wire 1 R+ InpB [3] $end
$var wire 1 S+ InpB [2] $end
$var wire 1 T+ InpB [1] $end
$var wire 1 U+ InpB [0] $end
$var wire 1 z_ InpC [3] $end
$var wire 1 {_ InpC [2] $end
$var wire 1 |_ InpC [1] $end
$var wire 1 }_ InpC [0] $end
$var wire 1 ~_ InpD [3] $end
$var wire 1 !` InpD [2] $end
$var wire 1 "` InpD [1] $end
$var wire 1 #` InpD [0] $end
$var wire 1 $` stage1_1_bit0 $end
$var wire 1 %` stage1_2_bit0 $end
$var wire 1 &` stage1_1_bit1 $end
$var wire 1 '` stage1_2_bit1 $end
$var wire 1 (` stage1_1_bit2 $end
$var wire 1 )` stage1_2_bit2 $end
$var wire 1 *` stage1_1_bit3 $end
$var wire 1 +` stage1_2_bit4 $end
$var wire 1 ,` stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 $` Out $end
$var wire 1 j+ S $end
$var wire 1 V+ InpA $end
$var wire 1 U+ InpB $end
$var wire 1 -` notS $end
$var wire 1 .` nand1 $end
$var wire 1 /` nand2 $end
$var wire 1 0` inputA $end
$var wire 1 1` inputB $end
$var wire 1 2` final_not $end

$scope module S_not $end
$var wire 1 -` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .` out $end
$var wire 1 -` in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0` out $end
$var wire 1 .` in1 $end
$var wire 1 .` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /` out $end
$var wire 1 j+ in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1` out $end
$var wire 1 /` in1 $end
$var wire 1 /` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2` out $end
$var wire 1 0` in1 $end
$var wire 1 1` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $` out $end
$var wire 1 2` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 &` Out $end
$var wire 1 j+ S $end
$var wire 1 U+ InpA $end
$var wire 1 T+ InpB $end
$var wire 1 3` notS $end
$var wire 1 4` nand1 $end
$var wire 1 5` nand2 $end
$var wire 1 6` inputA $end
$var wire 1 7` inputB $end
$var wire 1 8` final_not $end

$scope module S_not $end
$var wire 1 3` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4` out $end
$var wire 1 3` in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6` out $end
$var wire 1 4` in1 $end
$var wire 1 4` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5` out $end
$var wire 1 j+ in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7` out $end
$var wire 1 5` in1 $end
$var wire 1 5` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8` out $end
$var wire 1 6` in1 $end
$var wire 1 7` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &` out $end
$var wire 1 8` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 (` Out $end
$var wire 1 j+ S $end
$var wire 1 T+ InpA $end
$var wire 1 S+ InpB $end
$var wire 1 9` notS $end
$var wire 1 :` nand1 $end
$var wire 1 ;` nand2 $end
$var wire 1 <` inputA $end
$var wire 1 =` inputB $end
$var wire 1 >` final_not $end

$scope module S_not $end
$var wire 1 9` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :` out $end
$var wire 1 9` in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <` out $end
$var wire 1 :` in1 $end
$var wire 1 :` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;` out $end
$var wire 1 j+ in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =` out $end
$var wire 1 ;` in1 $end
$var wire 1 ;` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >` out $end
$var wire 1 <` in1 $end
$var wire 1 =` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (` out $end
$var wire 1 >` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 *` Out $end
$var wire 1 j+ S $end
$var wire 1 S+ InpA $end
$var wire 1 R+ InpB $end
$var wire 1 ?` notS $end
$var wire 1 @` nand1 $end
$var wire 1 A` nand2 $end
$var wire 1 B` inputA $end
$var wire 1 C` inputB $end
$var wire 1 D` final_not $end

$scope module S_not $end
$var wire 1 ?` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @` out $end
$var wire 1 ?` in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B` out $end
$var wire 1 @` in1 $end
$var wire 1 @` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A` out $end
$var wire 1 j+ in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C` out $end
$var wire 1 A` in1 $end
$var wire 1 A` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D` out $end
$var wire 1 B` in1 $end
$var wire 1 C` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *` out $end
$var wire 1 D` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 %` Out $end
$var wire 1 j+ S $end
$var wire 1 }_ InpA $end
$var wire 1 #` InpB $end
$var wire 1 E` notS $end
$var wire 1 F` nand1 $end
$var wire 1 G` nand2 $end
$var wire 1 H` inputA $end
$var wire 1 I` inputB $end
$var wire 1 J` final_not $end

$scope module S_not $end
$var wire 1 E` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F` out $end
$var wire 1 E` in1 $end
$var wire 1 }_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H` out $end
$var wire 1 F` in1 $end
$var wire 1 F` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G` out $end
$var wire 1 j+ in1 $end
$var wire 1 #` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I` out $end
$var wire 1 G` in1 $end
$var wire 1 G` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J` out $end
$var wire 1 H` in1 $end
$var wire 1 I` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %` out $end
$var wire 1 J` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 '` Out $end
$var wire 1 j+ S $end
$var wire 1 |_ InpA $end
$var wire 1 "` InpB $end
$var wire 1 K` notS $end
$var wire 1 L` nand1 $end
$var wire 1 M` nand2 $end
$var wire 1 N` inputA $end
$var wire 1 O` inputB $end
$var wire 1 P` final_not $end

$scope module S_not $end
$var wire 1 K` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L` out $end
$var wire 1 K` in1 $end
$var wire 1 |_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N` out $end
$var wire 1 L` in1 $end
$var wire 1 L` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M` out $end
$var wire 1 j+ in1 $end
$var wire 1 "` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O` out $end
$var wire 1 M` in1 $end
$var wire 1 M` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P` out $end
$var wire 1 N` in1 $end
$var wire 1 O` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '` out $end
$var wire 1 P` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 )` Out $end
$var wire 1 j+ S $end
$var wire 1 {_ InpA $end
$var wire 1 !` InpB $end
$var wire 1 Q` notS $end
$var wire 1 R` nand1 $end
$var wire 1 S` nand2 $end
$var wire 1 T` inputA $end
$var wire 1 U` inputB $end
$var wire 1 V` final_not $end

$scope module S_not $end
$var wire 1 Q` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R` out $end
$var wire 1 Q` in1 $end
$var wire 1 {_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T` out $end
$var wire 1 R` in1 $end
$var wire 1 R` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S` out $end
$var wire 1 j+ in1 $end
$var wire 1 !` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U` out $end
$var wire 1 S` in1 $end
$var wire 1 S` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V` out $end
$var wire 1 T` in1 $end
$var wire 1 U` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )` out $end
$var wire 1 V` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ,` Out $end
$var wire 1 j+ S $end
$var wire 1 z_ InpA $end
$var wire 1 ~_ InpB $end
$var wire 1 W` notS $end
$var wire 1 X` nand1 $end
$var wire 1 Y` nand2 $end
$var wire 1 Z` inputA $end
$var wire 1 [` inputB $end
$var wire 1 \` final_not $end

$scope module S_not $end
$var wire 1 W` out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X` out $end
$var wire 1 W` in1 $end
$var wire 1 z_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z` out $end
$var wire 1 X` in1 $end
$var wire 1 X` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y` out $end
$var wire 1 j+ in1 $end
$var wire 1 ~_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [` out $end
$var wire 1 Y` in1 $end
$var wire 1 Y` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \` out $end
$var wire 1 Z` in1 $end
$var wire 1 [` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,` out $end
$var wire 1 \` in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 X^ Out $end
$var wire 1 y_ S $end
$var wire 1 $` InpA $end
$var wire 1 %` InpB $end
$var wire 1 ]` notS $end
$var wire 1 ^` nand1 $end
$var wire 1 _` nand2 $end
$var wire 1 `` inputA $end
$var wire 1 a` inputB $end
$var wire 1 b` final_not $end

$scope module S_not $end
$var wire 1 ]` out $end
$var wire 1 y_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^` out $end
$var wire 1 ]` in1 $end
$var wire 1 $` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `` out $end
$var wire 1 ^` in1 $end
$var wire 1 ^` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _` out $end
$var wire 1 y_ in1 $end
$var wire 1 %` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a` out $end
$var wire 1 _` in1 $end
$var wire 1 _` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b` out $end
$var wire 1 `` in1 $end
$var wire 1 a` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X^ out $end
$var wire 1 b` in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 W^ Out $end
$var wire 1 y_ S $end
$var wire 1 &` InpA $end
$var wire 1 '` InpB $end
$var wire 1 c` notS $end
$var wire 1 d` nand1 $end
$var wire 1 e` nand2 $end
$var wire 1 f` inputA $end
$var wire 1 g` inputB $end
$var wire 1 h` final_not $end

$scope module S_not $end
$var wire 1 c` out $end
$var wire 1 y_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d` out $end
$var wire 1 c` in1 $end
$var wire 1 &` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f` out $end
$var wire 1 d` in1 $end
$var wire 1 d` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e` out $end
$var wire 1 y_ in1 $end
$var wire 1 '` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g` out $end
$var wire 1 e` in1 $end
$var wire 1 e` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h` out $end
$var wire 1 f` in1 $end
$var wire 1 g` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W^ out $end
$var wire 1 h` in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 V^ Out $end
$var wire 1 y_ S $end
$var wire 1 (` InpA $end
$var wire 1 )` InpB $end
$var wire 1 i` notS $end
$var wire 1 j` nand1 $end
$var wire 1 k` nand2 $end
$var wire 1 l` inputA $end
$var wire 1 m` inputB $end
$var wire 1 n` final_not $end

$scope module S_not $end
$var wire 1 i` out $end
$var wire 1 y_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j` out $end
$var wire 1 i` in1 $end
$var wire 1 (` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l` out $end
$var wire 1 j` in1 $end
$var wire 1 j` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k` out $end
$var wire 1 y_ in1 $end
$var wire 1 )` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m` out $end
$var wire 1 k` in1 $end
$var wire 1 k` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n` out $end
$var wire 1 l` in1 $end
$var wire 1 m` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V^ out $end
$var wire 1 n` in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 U^ Out $end
$var wire 1 y_ S $end
$var wire 1 *` InpA $end
$var wire 1 ,` InpB $end
$var wire 1 o` notS $end
$var wire 1 p` nand1 $end
$var wire 1 q` nand2 $end
$var wire 1 r` inputA $end
$var wire 1 s` inputB $end
$var wire 1 t` final_not $end

$scope module S_not $end
$var wire 1 o` out $end
$var wire 1 y_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p` out $end
$var wire 1 o` in1 $end
$var wire 1 *` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r` out $end
$var wire 1 p` in1 $end
$var wire 1 p` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q` out $end
$var wire 1 y_ in1 $end
$var wire 1 ,` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s` out $end
$var wire 1 q` in1 $end
$var wire 1 q` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t` out $end
$var wire 1 r` in1 $end
$var wire 1 s` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U^ out $end
$var wire 1 t` in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 Q^ Out [3] $end
$var wire 1 R^ Out [2] $end
$var wire 1 S^ Out [1] $end
$var wire 1 T^ Out [0] $end
$var wire 1 u` S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 O+ InpA [3] $end
$var wire 1 P+ InpA [2] $end
$var wire 1 Q+ InpA [1] $end
$var wire 1 R+ InpA [0] $end
$var wire 1 N+ InpB [3] $end
$var wire 1 O+ InpB [2] $end
$var wire 1 P+ InpB [1] $end
$var wire 1 Q+ InpB [0] $end
$var wire 1 v` InpC [3] $end
$var wire 1 w` InpC [2] $end
$var wire 1 x` InpC [1] $end
$var wire 1 y` InpC [0] $end
$var wire 1 z` InpD [3] $end
$var wire 1 {` InpD [2] $end
$var wire 1 |` InpD [1] $end
$var wire 1 }` InpD [0] $end
$var wire 1 ~` stage1_1_bit0 $end
$var wire 1 !a stage1_2_bit0 $end
$var wire 1 "a stage1_1_bit1 $end
$var wire 1 #a stage1_2_bit1 $end
$var wire 1 $a stage1_1_bit2 $end
$var wire 1 %a stage1_2_bit2 $end
$var wire 1 &a stage1_1_bit3 $end
$var wire 1 'a stage1_2_bit4 $end
$var wire 1 (a stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ~` Out $end
$var wire 1 j+ S $end
$var wire 1 R+ InpA $end
$var wire 1 Q+ InpB $end
$var wire 1 )a notS $end
$var wire 1 *a nand1 $end
$var wire 1 +a nand2 $end
$var wire 1 ,a inputA $end
$var wire 1 -a inputB $end
$var wire 1 .a final_not $end

$scope module S_not $end
$var wire 1 )a out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *a out $end
$var wire 1 )a in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,a out $end
$var wire 1 *a in1 $end
$var wire 1 *a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +a out $end
$var wire 1 j+ in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -a out $end
$var wire 1 +a in1 $end
$var wire 1 +a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .a out $end
$var wire 1 ,a in1 $end
$var wire 1 -a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~` out $end
$var wire 1 .a in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 "a Out $end
$var wire 1 j+ S $end
$var wire 1 Q+ InpA $end
$var wire 1 P+ InpB $end
$var wire 1 /a notS $end
$var wire 1 0a nand1 $end
$var wire 1 1a nand2 $end
$var wire 1 2a inputA $end
$var wire 1 3a inputB $end
$var wire 1 4a final_not $end

$scope module S_not $end
$var wire 1 /a out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0a out $end
$var wire 1 /a in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2a out $end
$var wire 1 0a in1 $end
$var wire 1 0a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1a out $end
$var wire 1 j+ in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3a out $end
$var wire 1 1a in1 $end
$var wire 1 1a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4a out $end
$var wire 1 2a in1 $end
$var wire 1 3a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "a out $end
$var wire 1 4a in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 $a Out $end
$var wire 1 j+ S $end
$var wire 1 P+ InpA $end
$var wire 1 O+ InpB $end
$var wire 1 5a notS $end
$var wire 1 6a nand1 $end
$var wire 1 7a nand2 $end
$var wire 1 8a inputA $end
$var wire 1 9a inputB $end
$var wire 1 :a final_not $end

$scope module S_not $end
$var wire 1 5a out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6a out $end
$var wire 1 5a in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8a out $end
$var wire 1 6a in1 $end
$var wire 1 6a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7a out $end
$var wire 1 j+ in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9a out $end
$var wire 1 7a in1 $end
$var wire 1 7a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :a out $end
$var wire 1 8a in1 $end
$var wire 1 9a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $a out $end
$var wire 1 :a in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 &a Out $end
$var wire 1 j+ S $end
$var wire 1 O+ InpA $end
$var wire 1 N+ InpB $end
$var wire 1 ;a notS $end
$var wire 1 <a nand1 $end
$var wire 1 =a nand2 $end
$var wire 1 >a inputA $end
$var wire 1 ?a inputB $end
$var wire 1 @a final_not $end

$scope module S_not $end
$var wire 1 ;a out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <a out $end
$var wire 1 ;a in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >a out $end
$var wire 1 <a in1 $end
$var wire 1 <a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =a out $end
$var wire 1 j+ in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?a out $end
$var wire 1 =a in1 $end
$var wire 1 =a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @a out $end
$var wire 1 >a in1 $end
$var wire 1 ?a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &a out $end
$var wire 1 @a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 !a Out $end
$var wire 1 j+ S $end
$var wire 1 y` InpA $end
$var wire 1 }` InpB $end
$var wire 1 Aa notS $end
$var wire 1 Ba nand1 $end
$var wire 1 Ca nand2 $end
$var wire 1 Da inputA $end
$var wire 1 Ea inputB $end
$var wire 1 Fa final_not $end

$scope module S_not $end
$var wire 1 Aa out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ba out $end
$var wire 1 Aa in1 $end
$var wire 1 y` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Da out $end
$var wire 1 Ba in1 $end
$var wire 1 Ba in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ca out $end
$var wire 1 j+ in1 $end
$var wire 1 }` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ea out $end
$var wire 1 Ca in1 $end
$var wire 1 Ca in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fa out $end
$var wire 1 Da in1 $end
$var wire 1 Ea in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !a out $end
$var wire 1 Fa in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 #a Out $end
$var wire 1 j+ S $end
$var wire 1 x` InpA $end
$var wire 1 |` InpB $end
$var wire 1 Ga notS $end
$var wire 1 Ha nand1 $end
$var wire 1 Ia nand2 $end
$var wire 1 Ja inputA $end
$var wire 1 Ka inputB $end
$var wire 1 La final_not $end

$scope module S_not $end
$var wire 1 Ga out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ha out $end
$var wire 1 Ga in1 $end
$var wire 1 x` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ja out $end
$var wire 1 Ha in1 $end
$var wire 1 Ha in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ia out $end
$var wire 1 j+ in1 $end
$var wire 1 |` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ka out $end
$var wire 1 Ia in1 $end
$var wire 1 Ia in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 La out $end
$var wire 1 Ja in1 $end
$var wire 1 Ka in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #a out $end
$var wire 1 La in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 %a Out $end
$var wire 1 j+ S $end
$var wire 1 w` InpA $end
$var wire 1 {` InpB $end
$var wire 1 Ma notS $end
$var wire 1 Na nand1 $end
$var wire 1 Oa nand2 $end
$var wire 1 Pa inputA $end
$var wire 1 Qa inputB $end
$var wire 1 Ra final_not $end

$scope module S_not $end
$var wire 1 Ma out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Na out $end
$var wire 1 Ma in1 $end
$var wire 1 w` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pa out $end
$var wire 1 Na in1 $end
$var wire 1 Na in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Oa out $end
$var wire 1 j+ in1 $end
$var wire 1 {` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qa out $end
$var wire 1 Oa in1 $end
$var wire 1 Oa in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ra out $end
$var wire 1 Pa in1 $end
$var wire 1 Qa in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %a out $end
$var wire 1 Ra in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 (a Out $end
$var wire 1 j+ S $end
$var wire 1 v` InpA $end
$var wire 1 z` InpB $end
$var wire 1 Sa notS $end
$var wire 1 Ta nand1 $end
$var wire 1 Ua nand2 $end
$var wire 1 Va inputA $end
$var wire 1 Wa inputB $end
$var wire 1 Xa final_not $end

$scope module S_not $end
$var wire 1 Sa out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ta out $end
$var wire 1 Sa in1 $end
$var wire 1 v` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Va out $end
$var wire 1 Ta in1 $end
$var wire 1 Ta in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ua out $end
$var wire 1 j+ in1 $end
$var wire 1 z` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wa out $end
$var wire 1 Ua in1 $end
$var wire 1 Ua in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xa out $end
$var wire 1 Va in1 $end
$var wire 1 Wa in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (a out $end
$var wire 1 Xa in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 T^ Out $end
$var wire 1 u` S $end
$var wire 1 ~` InpA $end
$var wire 1 !a InpB $end
$var wire 1 Ya notS $end
$var wire 1 Za nand1 $end
$var wire 1 [a nand2 $end
$var wire 1 \a inputA $end
$var wire 1 ]a inputB $end
$var wire 1 ^a final_not $end

$scope module S_not $end
$var wire 1 Ya out $end
$var wire 1 u` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Za out $end
$var wire 1 Ya in1 $end
$var wire 1 ~` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \a out $end
$var wire 1 Za in1 $end
$var wire 1 Za in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [a out $end
$var wire 1 u` in1 $end
$var wire 1 !a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]a out $end
$var wire 1 [a in1 $end
$var wire 1 [a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^a out $end
$var wire 1 \a in1 $end
$var wire 1 ]a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T^ out $end
$var wire 1 ^a in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 S^ Out $end
$var wire 1 u` S $end
$var wire 1 "a InpA $end
$var wire 1 #a InpB $end
$var wire 1 _a notS $end
$var wire 1 `a nand1 $end
$var wire 1 aa nand2 $end
$var wire 1 ba inputA $end
$var wire 1 ca inputB $end
$var wire 1 da final_not $end

$scope module S_not $end
$var wire 1 _a out $end
$var wire 1 u` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `a out $end
$var wire 1 _a in1 $end
$var wire 1 "a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ba out $end
$var wire 1 `a in1 $end
$var wire 1 `a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aa out $end
$var wire 1 u` in1 $end
$var wire 1 #a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ca out $end
$var wire 1 aa in1 $end
$var wire 1 aa in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 da out $end
$var wire 1 ba in1 $end
$var wire 1 ca in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S^ out $end
$var wire 1 da in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 R^ Out $end
$var wire 1 u` S $end
$var wire 1 $a InpA $end
$var wire 1 %a InpB $end
$var wire 1 ea notS $end
$var wire 1 fa nand1 $end
$var wire 1 ga nand2 $end
$var wire 1 ha inputA $end
$var wire 1 ia inputB $end
$var wire 1 ja final_not $end

$scope module S_not $end
$var wire 1 ea out $end
$var wire 1 u` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fa out $end
$var wire 1 ea in1 $end
$var wire 1 $a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ha out $end
$var wire 1 fa in1 $end
$var wire 1 fa in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ga out $end
$var wire 1 u` in1 $end
$var wire 1 %a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ia out $end
$var wire 1 ga in1 $end
$var wire 1 ga in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ja out $end
$var wire 1 ha in1 $end
$var wire 1 ia in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R^ out $end
$var wire 1 ja in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Q^ Out $end
$var wire 1 u` S $end
$var wire 1 &a InpA $end
$var wire 1 (a InpB $end
$var wire 1 ka notS $end
$var wire 1 la nand1 $end
$var wire 1 ma nand2 $end
$var wire 1 na inputA $end
$var wire 1 oa inputB $end
$var wire 1 pa final_not $end

$scope module S_not $end
$var wire 1 ka out $end
$var wire 1 u` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 la out $end
$var wire 1 ka in1 $end
$var wire 1 &a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 na out $end
$var wire 1 la in1 $end
$var wire 1 la in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ma out $end
$var wire 1 u` in1 $end
$var wire 1 (a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oa out $end
$var wire 1 ma in1 $end
$var wire 1 ma in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pa out $end
$var wire 1 na in1 $end
$var wire 1 oa in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q^ out $end
$var wire 1 pa in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 M^ Out [3] $end
$var wire 1 N^ Out [2] $end
$var wire 1 O^ Out [1] $end
$var wire 1 P^ Out [0] $end
$var wire 1 qa S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 K+ InpA [3] $end
$var wire 1 L+ InpA [2] $end
$var wire 1 M+ InpA [1] $end
$var wire 1 N+ InpA [0] $end
$var wire 1 ra InpB [3] $end
$var wire 1 K+ InpB [2] $end
$var wire 1 L+ InpB [1] $end
$var wire 1 M+ InpB [0] $end
$var wire 1 sa InpC [3] $end
$var wire 1 ta InpC [2] $end
$var wire 1 ua InpC [1] $end
$var wire 1 va InpC [0] $end
$var wire 1 wa InpD [3] $end
$var wire 1 xa InpD [2] $end
$var wire 1 ya InpD [1] $end
$var wire 1 za InpD [0] $end
$var wire 1 {a stage1_1_bit0 $end
$var wire 1 |a stage1_2_bit0 $end
$var wire 1 }a stage1_1_bit1 $end
$var wire 1 ~a stage1_2_bit1 $end
$var wire 1 !b stage1_1_bit2 $end
$var wire 1 "b stage1_2_bit2 $end
$var wire 1 #b stage1_1_bit3 $end
$var wire 1 $b stage1_2_bit4 $end
$var wire 1 %b stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 {a Out $end
$var wire 1 j+ S $end
$var wire 1 N+ InpA $end
$var wire 1 M+ InpB $end
$var wire 1 &b notS $end
$var wire 1 'b nand1 $end
$var wire 1 (b nand2 $end
$var wire 1 )b inputA $end
$var wire 1 *b inputB $end
$var wire 1 +b final_not $end

$scope module S_not $end
$var wire 1 &b out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'b out $end
$var wire 1 &b in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )b out $end
$var wire 1 'b in1 $end
$var wire 1 'b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (b out $end
$var wire 1 j+ in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *b out $end
$var wire 1 (b in1 $end
$var wire 1 (b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +b out $end
$var wire 1 )b in1 $end
$var wire 1 *b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {a out $end
$var wire 1 +b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 }a Out $end
$var wire 1 j+ S $end
$var wire 1 M+ InpA $end
$var wire 1 L+ InpB $end
$var wire 1 ,b notS $end
$var wire 1 -b nand1 $end
$var wire 1 .b nand2 $end
$var wire 1 /b inputA $end
$var wire 1 0b inputB $end
$var wire 1 1b final_not $end

$scope module S_not $end
$var wire 1 ,b out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -b out $end
$var wire 1 ,b in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /b out $end
$var wire 1 -b in1 $end
$var wire 1 -b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .b out $end
$var wire 1 j+ in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0b out $end
$var wire 1 .b in1 $end
$var wire 1 .b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1b out $end
$var wire 1 /b in1 $end
$var wire 1 0b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }a out $end
$var wire 1 1b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 !b Out $end
$var wire 1 j+ S $end
$var wire 1 L+ InpA $end
$var wire 1 K+ InpB $end
$var wire 1 2b notS $end
$var wire 1 3b nand1 $end
$var wire 1 4b nand2 $end
$var wire 1 5b inputA $end
$var wire 1 6b inputB $end
$var wire 1 7b final_not $end

$scope module S_not $end
$var wire 1 2b out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3b out $end
$var wire 1 2b in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5b out $end
$var wire 1 3b in1 $end
$var wire 1 3b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4b out $end
$var wire 1 j+ in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6b out $end
$var wire 1 4b in1 $end
$var wire 1 4b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7b out $end
$var wire 1 5b in1 $end
$var wire 1 6b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !b out $end
$var wire 1 7b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 #b Out $end
$var wire 1 j+ S $end
$var wire 1 K+ InpA $end
$var wire 1 ra InpB $end
$var wire 1 8b notS $end
$var wire 1 9b nand1 $end
$var wire 1 :b nand2 $end
$var wire 1 ;b inputA $end
$var wire 1 <b inputB $end
$var wire 1 =b final_not $end

$scope module S_not $end
$var wire 1 8b out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9b out $end
$var wire 1 8b in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;b out $end
$var wire 1 9b in1 $end
$var wire 1 9b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :b out $end
$var wire 1 j+ in1 $end
$var wire 1 ra in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <b out $end
$var wire 1 :b in1 $end
$var wire 1 :b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =b out $end
$var wire 1 ;b in1 $end
$var wire 1 <b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #b out $end
$var wire 1 =b in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 |a Out $end
$var wire 1 j+ S $end
$var wire 1 va InpA $end
$var wire 1 za InpB $end
$var wire 1 >b notS $end
$var wire 1 ?b nand1 $end
$var wire 1 @b nand2 $end
$var wire 1 Ab inputA $end
$var wire 1 Bb inputB $end
$var wire 1 Cb final_not $end

$scope module S_not $end
$var wire 1 >b out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?b out $end
$var wire 1 >b in1 $end
$var wire 1 va in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ab out $end
$var wire 1 ?b in1 $end
$var wire 1 ?b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @b out $end
$var wire 1 j+ in1 $end
$var wire 1 za in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bb out $end
$var wire 1 @b in1 $end
$var wire 1 @b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cb out $end
$var wire 1 Ab in1 $end
$var wire 1 Bb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |a out $end
$var wire 1 Cb in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ~a Out $end
$var wire 1 j+ S $end
$var wire 1 ua InpA $end
$var wire 1 ya InpB $end
$var wire 1 Db notS $end
$var wire 1 Eb nand1 $end
$var wire 1 Fb nand2 $end
$var wire 1 Gb inputA $end
$var wire 1 Hb inputB $end
$var wire 1 Ib final_not $end

$scope module S_not $end
$var wire 1 Db out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Eb out $end
$var wire 1 Db in1 $end
$var wire 1 ua in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gb out $end
$var wire 1 Eb in1 $end
$var wire 1 Eb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fb out $end
$var wire 1 j+ in1 $end
$var wire 1 ya in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hb out $end
$var wire 1 Fb in1 $end
$var wire 1 Fb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ib out $end
$var wire 1 Gb in1 $end
$var wire 1 Hb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~a out $end
$var wire 1 Ib in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 "b Out $end
$var wire 1 j+ S $end
$var wire 1 ta InpA $end
$var wire 1 xa InpB $end
$var wire 1 Jb notS $end
$var wire 1 Kb nand1 $end
$var wire 1 Lb nand2 $end
$var wire 1 Mb inputA $end
$var wire 1 Nb inputB $end
$var wire 1 Ob final_not $end

$scope module S_not $end
$var wire 1 Jb out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kb out $end
$var wire 1 Jb in1 $end
$var wire 1 ta in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mb out $end
$var wire 1 Kb in1 $end
$var wire 1 Kb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lb out $end
$var wire 1 j+ in1 $end
$var wire 1 xa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nb out $end
$var wire 1 Lb in1 $end
$var wire 1 Lb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ob out $end
$var wire 1 Mb in1 $end
$var wire 1 Nb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "b out $end
$var wire 1 Ob in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 %b Out $end
$var wire 1 j+ S $end
$var wire 1 sa InpA $end
$var wire 1 wa InpB $end
$var wire 1 Pb notS $end
$var wire 1 Qb nand1 $end
$var wire 1 Rb nand2 $end
$var wire 1 Sb inputA $end
$var wire 1 Tb inputB $end
$var wire 1 Ub final_not $end

$scope module S_not $end
$var wire 1 Pb out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qb out $end
$var wire 1 Pb in1 $end
$var wire 1 sa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sb out $end
$var wire 1 Qb in1 $end
$var wire 1 Qb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rb out $end
$var wire 1 j+ in1 $end
$var wire 1 wa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tb out $end
$var wire 1 Rb in1 $end
$var wire 1 Rb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ub out $end
$var wire 1 Sb in1 $end
$var wire 1 Tb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %b out $end
$var wire 1 Ub in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 P^ Out $end
$var wire 1 qa S $end
$var wire 1 {a InpA $end
$var wire 1 |a InpB $end
$var wire 1 Vb notS $end
$var wire 1 Wb nand1 $end
$var wire 1 Xb nand2 $end
$var wire 1 Yb inputA $end
$var wire 1 Zb inputB $end
$var wire 1 [b final_not $end

$scope module S_not $end
$var wire 1 Vb out $end
$var wire 1 qa in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wb out $end
$var wire 1 Vb in1 $end
$var wire 1 {a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yb out $end
$var wire 1 Wb in1 $end
$var wire 1 Wb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xb out $end
$var wire 1 qa in1 $end
$var wire 1 |a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zb out $end
$var wire 1 Xb in1 $end
$var wire 1 Xb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [b out $end
$var wire 1 Yb in1 $end
$var wire 1 Zb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P^ out $end
$var wire 1 [b in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 O^ Out $end
$var wire 1 qa S $end
$var wire 1 }a InpA $end
$var wire 1 ~a InpB $end
$var wire 1 \b notS $end
$var wire 1 ]b nand1 $end
$var wire 1 ^b nand2 $end
$var wire 1 _b inputA $end
$var wire 1 `b inputB $end
$var wire 1 ab final_not $end

$scope module S_not $end
$var wire 1 \b out $end
$var wire 1 qa in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]b out $end
$var wire 1 \b in1 $end
$var wire 1 }a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _b out $end
$var wire 1 ]b in1 $end
$var wire 1 ]b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^b out $end
$var wire 1 qa in1 $end
$var wire 1 ~a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `b out $end
$var wire 1 ^b in1 $end
$var wire 1 ^b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ab out $end
$var wire 1 _b in1 $end
$var wire 1 `b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O^ out $end
$var wire 1 ab in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 N^ Out $end
$var wire 1 qa S $end
$var wire 1 !b InpA $end
$var wire 1 "b InpB $end
$var wire 1 bb notS $end
$var wire 1 cb nand1 $end
$var wire 1 db nand2 $end
$var wire 1 eb inputA $end
$var wire 1 fb inputB $end
$var wire 1 gb final_not $end

$scope module S_not $end
$var wire 1 bb out $end
$var wire 1 qa in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cb out $end
$var wire 1 bb in1 $end
$var wire 1 !b in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eb out $end
$var wire 1 cb in1 $end
$var wire 1 cb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 db out $end
$var wire 1 qa in1 $end
$var wire 1 "b in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fb out $end
$var wire 1 db in1 $end
$var wire 1 db in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gb out $end
$var wire 1 eb in1 $end
$var wire 1 fb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N^ out $end
$var wire 1 gb in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 M^ Out $end
$var wire 1 qa S $end
$var wire 1 #b InpA $end
$var wire 1 %b InpB $end
$var wire 1 hb notS $end
$var wire 1 ib nand1 $end
$var wire 1 jb nand2 $end
$var wire 1 kb inputA $end
$var wire 1 lb inputB $end
$var wire 1 mb final_not $end

$scope module S_not $end
$var wire 1 hb out $end
$var wire 1 qa in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ib out $end
$var wire 1 hb in1 $end
$var wire 1 #b in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kb out $end
$var wire 1 ib in1 $end
$var wire 1 ib in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jb out $end
$var wire 1 qa in1 $end
$var wire 1 %b in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lb out $end
$var wire 1 jb in1 $end
$var wire 1 jb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mb out $end
$var wire 1 kb in1 $end
$var wire 1 lb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M^ out $end
$var wire 1 mb in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 i^ Out [3] $end
$var wire 1 j^ Out [2] $end
$var wire 1 k^ Out [1] $end
$var wire 1 l^ Out [0] $end
$var wire 1 nb S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 Y^ InpA [3] $end
$var wire 1 Z^ InpA [2] $end
$var wire 1 [^ InpA [1] $end
$var wire 1 \^ InpA [0] $end
$var wire 1 W^ InpB [3] $end
$var wire 1 X^ InpB [2] $end
$var wire 1 Y^ InpB [1] $end
$var wire 1 Z^ InpB [0] $end
$var wire 1 ob InpC [3] $end
$var wire 1 pb InpC [2] $end
$var wire 1 qb InpC [1] $end
$var wire 1 rb InpC [0] $end
$var wire 1 sb InpD [3] $end
$var wire 1 tb InpD [2] $end
$var wire 1 ub InpD [1] $end
$var wire 1 vb InpD [0] $end
$var wire 1 wb stage1_1_bit0 $end
$var wire 1 xb stage1_2_bit0 $end
$var wire 1 yb stage1_1_bit1 $end
$var wire 1 zb stage1_2_bit1 $end
$var wire 1 {b stage1_1_bit2 $end
$var wire 1 |b stage1_2_bit2 $end
$var wire 1 }b stage1_1_bit3 $end
$var wire 1 ~b stage1_2_bit4 $end
$var wire 1 !c stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 wb Out $end
$var wire 1 i+ S $end
$var wire 1 \^ InpA $end
$var wire 1 Z^ InpB $end
$var wire 1 "c notS $end
$var wire 1 #c nand1 $end
$var wire 1 $c nand2 $end
$var wire 1 %c inputA $end
$var wire 1 &c inputB $end
$var wire 1 'c final_not $end

$scope module S_not $end
$var wire 1 "c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #c out $end
$var wire 1 "c in1 $end
$var wire 1 \^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %c out $end
$var wire 1 #c in1 $end
$var wire 1 #c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $c out $end
$var wire 1 i+ in1 $end
$var wire 1 Z^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &c out $end
$var wire 1 $c in1 $end
$var wire 1 $c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'c out $end
$var wire 1 %c in1 $end
$var wire 1 &c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wb out $end
$var wire 1 'c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 yb Out $end
$var wire 1 i+ S $end
$var wire 1 [^ InpA $end
$var wire 1 Y^ InpB $end
$var wire 1 (c notS $end
$var wire 1 )c nand1 $end
$var wire 1 *c nand2 $end
$var wire 1 +c inputA $end
$var wire 1 ,c inputB $end
$var wire 1 -c final_not $end

$scope module S_not $end
$var wire 1 (c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )c out $end
$var wire 1 (c in1 $end
$var wire 1 [^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +c out $end
$var wire 1 )c in1 $end
$var wire 1 )c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *c out $end
$var wire 1 i+ in1 $end
$var wire 1 Y^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,c out $end
$var wire 1 *c in1 $end
$var wire 1 *c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -c out $end
$var wire 1 +c in1 $end
$var wire 1 ,c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yb out $end
$var wire 1 -c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 {b Out $end
$var wire 1 i+ S $end
$var wire 1 Z^ InpA $end
$var wire 1 X^ InpB $end
$var wire 1 .c notS $end
$var wire 1 /c nand1 $end
$var wire 1 0c nand2 $end
$var wire 1 1c inputA $end
$var wire 1 2c inputB $end
$var wire 1 3c final_not $end

$scope module S_not $end
$var wire 1 .c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /c out $end
$var wire 1 .c in1 $end
$var wire 1 Z^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1c out $end
$var wire 1 /c in1 $end
$var wire 1 /c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0c out $end
$var wire 1 i+ in1 $end
$var wire 1 X^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2c out $end
$var wire 1 0c in1 $end
$var wire 1 0c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3c out $end
$var wire 1 1c in1 $end
$var wire 1 2c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {b out $end
$var wire 1 3c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 }b Out $end
$var wire 1 i+ S $end
$var wire 1 Y^ InpA $end
$var wire 1 W^ InpB $end
$var wire 1 4c notS $end
$var wire 1 5c nand1 $end
$var wire 1 6c nand2 $end
$var wire 1 7c inputA $end
$var wire 1 8c inputB $end
$var wire 1 9c final_not $end

$scope module S_not $end
$var wire 1 4c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5c out $end
$var wire 1 4c in1 $end
$var wire 1 Y^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7c out $end
$var wire 1 5c in1 $end
$var wire 1 5c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6c out $end
$var wire 1 i+ in1 $end
$var wire 1 W^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8c out $end
$var wire 1 6c in1 $end
$var wire 1 6c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9c out $end
$var wire 1 7c in1 $end
$var wire 1 8c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }b out $end
$var wire 1 9c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 xb Out $end
$var wire 1 i+ S $end
$var wire 1 rb InpA $end
$var wire 1 vb InpB $end
$var wire 1 :c notS $end
$var wire 1 ;c nand1 $end
$var wire 1 <c nand2 $end
$var wire 1 =c inputA $end
$var wire 1 >c inputB $end
$var wire 1 ?c final_not $end

$scope module S_not $end
$var wire 1 :c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;c out $end
$var wire 1 :c in1 $end
$var wire 1 rb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =c out $end
$var wire 1 ;c in1 $end
$var wire 1 ;c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <c out $end
$var wire 1 i+ in1 $end
$var wire 1 vb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >c out $end
$var wire 1 <c in1 $end
$var wire 1 <c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?c out $end
$var wire 1 =c in1 $end
$var wire 1 >c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xb out $end
$var wire 1 ?c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 zb Out $end
$var wire 1 i+ S $end
$var wire 1 qb InpA $end
$var wire 1 ub InpB $end
$var wire 1 @c notS $end
$var wire 1 Ac nand1 $end
$var wire 1 Bc nand2 $end
$var wire 1 Cc inputA $end
$var wire 1 Dc inputB $end
$var wire 1 Ec final_not $end

$scope module S_not $end
$var wire 1 @c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ac out $end
$var wire 1 @c in1 $end
$var wire 1 qb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cc out $end
$var wire 1 Ac in1 $end
$var wire 1 Ac in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bc out $end
$var wire 1 i+ in1 $end
$var wire 1 ub in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dc out $end
$var wire 1 Bc in1 $end
$var wire 1 Bc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ec out $end
$var wire 1 Cc in1 $end
$var wire 1 Dc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zb out $end
$var wire 1 Ec in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 |b Out $end
$var wire 1 i+ S $end
$var wire 1 pb InpA $end
$var wire 1 tb InpB $end
$var wire 1 Fc notS $end
$var wire 1 Gc nand1 $end
$var wire 1 Hc nand2 $end
$var wire 1 Ic inputA $end
$var wire 1 Jc inputB $end
$var wire 1 Kc final_not $end

$scope module S_not $end
$var wire 1 Fc out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gc out $end
$var wire 1 Fc in1 $end
$var wire 1 pb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ic out $end
$var wire 1 Gc in1 $end
$var wire 1 Gc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hc out $end
$var wire 1 i+ in1 $end
$var wire 1 tb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jc out $end
$var wire 1 Hc in1 $end
$var wire 1 Hc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kc out $end
$var wire 1 Ic in1 $end
$var wire 1 Jc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |b out $end
$var wire 1 Kc in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 !c Out $end
$var wire 1 i+ S $end
$var wire 1 ob InpA $end
$var wire 1 sb InpB $end
$var wire 1 Lc notS $end
$var wire 1 Mc nand1 $end
$var wire 1 Nc nand2 $end
$var wire 1 Oc inputA $end
$var wire 1 Pc inputB $end
$var wire 1 Qc final_not $end

$scope module S_not $end
$var wire 1 Lc out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mc out $end
$var wire 1 Lc in1 $end
$var wire 1 ob in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oc out $end
$var wire 1 Mc in1 $end
$var wire 1 Mc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nc out $end
$var wire 1 i+ in1 $end
$var wire 1 sb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pc out $end
$var wire 1 Nc in1 $end
$var wire 1 Nc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qc out $end
$var wire 1 Oc in1 $end
$var wire 1 Pc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !c out $end
$var wire 1 Qc in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 l^ Out $end
$var wire 1 nb S $end
$var wire 1 wb InpA $end
$var wire 1 xb InpB $end
$var wire 1 Rc notS $end
$var wire 1 Sc nand1 $end
$var wire 1 Tc nand2 $end
$var wire 1 Uc inputA $end
$var wire 1 Vc inputB $end
$var wire 1 Wc final_not $end

$scope module S_not $end
$var wire 1 Rc out $end
$var wire 1 nb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sc out $end
$var wire 1 Rc in1 $end
$var wire 1 wb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Uc out $end
$var wire 1 Sc in1 $end
$var wire 1 Sc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tc out $end
$var wire 1 nb in1 $end
$var wire 1 xb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vc out $end
$var wire 1 Tc in1 $end
$var wire 1 Tc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wc out $end
$var wire 1 Uc in1 $end
$var wire 1 Vc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l^ out $end
$var wire 1 Wc in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 k^ Out $end
$var wire 1 nb S $end
$var wire 1 yb InpA $end
$var wire 1 zb InpB $end
$var wire 1 Xc notS $end
$var wire 1 Yc nand1 $end
$var wire 1 Zc nand2 $end
$var wire 1 [c inputA $end
$var wire 1 \c inputB $end
$var wire 1 ]c final_not $end

$scope module S_not $end
$var wire 1 Xc out $end
$var wire 1 nb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yc out $end
$var wire 1 Xc in1 $end
$var wire 1 yb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [c out $end
$var wire 1 Yc in1 $end
$var wire 1 Yc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zc out $end
$var wire 1 nb in1 $end
$var wire 1 zb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \c out $end
$var wire 1 Zc in1 $end
$var wire 1 Zc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]c out $end
$var wire 1 [c in1 $end
$var wire 1 \c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k^ out $end
$var wire 1 ]c in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 j^ Out $end
$var wire 1 nb S $end
$var wire 1 {b InpA $end
$var wire 1 |b InpB $end
$var wire 1 ^c notS $end
$var wire 1 _c nand1 $end
$var wire 1 `c nand2 $end
$var wire 1 ac inputA $end
$var wire 1 bc inputB $end
$var wire 1 cc final_not $end

$scope module S_not $end
$var wire 1 ^c out $end
$var wire 1 nb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _c out $end
$var wire 1 ^c in1 $end
$var wire 1 {b in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ac out $end
$var wire 1 _c in1 $end
$var wire 1 _c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `c out $end
$var wire 1 nb in1 $end
$var wire 1 |b in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bc out $end
$var wire 1 `c in1 $end
$var wire 1 `c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cc out $end
$var wire 1 ac in1 $end
$var wire 1 bc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j^ out $end
$var wire 1 cc in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 i^ Out $end
$var wire 1 nb S $end
$var wire 1 }b InpA $end
$var wire 1 !c InpB $end
$var wire 1 dc notS $end
$var wire 1 ec nand1 $end
$var wire 1 fc nand2 $end
$var wire 1 gc inputA $end
$var wire 1 hc inputB $end
$var wire 1 ic final_not $end

$scope module S_not $end
$var wire 1 dc out $end
$var wire 1 nb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ec out $end
$var wire 1 dc in1 $end
$var wire 1 }b in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gc out $end
$var wire 1 ec in1 $end
$var wire 1 ec in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fc out $end
$var wire 1 nb in1 $end
$var wire 1 !c in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hc out $end
$var wire 1 fc in1 $end
$var wire 1 fc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ic out $end
$var wire 1 gc in1 $end
$var wire 1 hc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i^ out $end
$var wire 1 ic in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 e^ Out [3] $end
$var wire 1 f^ Out [2] $end
$var wire 1 g^ Out [1] $end
$var wire 1 h^ Out [0] $end
$var wire 1 jc S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 U^ InpA [3] $end
$var wire 1 V^ InpA [2] $end
$var wire 1 W^ InpA [1] $end
$var wire 1 X^ InpA [0] $end
$var wire 1 S^ InpB [3] $end
$var wire 1 T^ InpB [2] $end
$var wire 1 U^ InpB [1] $end
$var wire 1 V^ InpB [0] $end
$var wire 1 kc InpC [3] $end
$var wire 1 lc InpC [2] $end
$var wire 1 mc InpC [1] $end
$var wire 1 nc InpC [0] $end
$var wire 1 oc InpD [3] $end
$var wire 1 pc InpD [2] $end
$var wire 1 qc InpD [1] $end
$var wire 1 rc InpD [0] $end
$var wire 1 sc stage1_1_bit0 $end
$var wire 1 tc stage1_2_bit0 $end
$var wire 1 uc stage1_1_bit1 $end
$var wire 1 vc stage1_2_bit1 $end
$var wire 1 wc stage1_1_bit2 $end
$var wire 1 xc stage1_2_bit2 $end
$var wire 1 yc stage1_1_bit3 $end
$var wire 1 zc stage1_2_bit4 $end
$var wire 1 {c stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 sc Out $end
$var wire 1 i+ S $end
$var wire 1 X^ InpA $end
$var wire 1 V^ InpB $end
$var wire 1 |c notS $end
$var wire 1 }c nand1 $end
$var wire 1 ~c nand2 $end
$var wire 1 !d inputA $end
$var wire 1 "d inputB $end
$var wire 1 #d final_not $end

$scope module S_not $end
$var wire 1 |c out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }c out $end
$var wire 1 |c in1 $end
$var wire 1 X^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !d out $end
$var wire 1 }c in1 $end
$var wire 1 }c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~c out $end
$var wire 1 i+ in1 $end
$var wire 1 V^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "d out $end
$var wire 1 ~c in1 $end
$var wire 1 ~c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #d out $end
$var wire 1 !d in1 $end
$var wire 1 "d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sc out $end
$var wire 1 #d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 uc Out $end
$var wire 1 i+ S $end
$var wire 1 W^ InpA $end
$var wire 1 U^ InpB $end
$var wire 1 $d notS $end
$var wire 1 %d nand1 $end
$var wire 1 &d nand2 $end
$var wire 1 'd inputA $end
$var wire 1 (d inputB $end
$var wire 1 )d final_not $end

$scope module S_not $end
$var wire 1 $d out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %d out $end
$var wire 1 $d in1 $end
$var wire 1 W^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'd out $end
$var wire 1 %d in1 $end
$var wire 1 %d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &d out $end
$var wire 1 i+ in1 $end
$var wire 1 U^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (d out $end
$var wire 1 &d in1 $end
$var wire 1 &d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )d out $end
$var wire 1 'd in1 $end
$var wire 1 (d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uc out $end
$var wire 1 )d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 wc Out $end
$var wire 1 i+ S $end
$var wire 1 V^ InpA $end
$var wire 1 T^ InpB $end
$var wire 1 *d notS $end
$var wire 1 +d nand1 $end
$var wire 1 ,d nand2 $end
$var wire 1 -d inputA $end
$var wire 1 .d inputB $end
$var wire 1 /d final_not $end

$scope module S_not $end
$var wire 1 *d out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +d out $end
$var wire 1 *d in1 $end
$var wire 1 V^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -d out $end
$var wire 1 +d in1 $end
$var wire 1 +d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,d out $end
$var wire 1 i+ in1 $end
$var wire 1 T^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .d out $end
$var wire 1 ,d in1 $end
$var wire 1 ,d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /d out $end
$var wire 1 -d in1 $end
$var wire 1 .d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wc out $end
$var wire 1 /d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 yc Out $end
$var wire 1 i+ S $end
$var wire 1 U^ InpA $end
$var wire 1 S^ InpB $end
$var wire 1 0d notS $end
$var wire 1 1d nand1 $end
$var wire 1 2d nand2 $end
$var wire 1 3d inputA $end
$var wire 1 4d inputB $end
$var wire 1 5d final_not $end

$scope module S_not $end
$var wire 1 0d out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1d out $end
$var wire 1 0d in1 $end
$var wire 1 U^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3d out $end
$var wire 1 1d in1 $end
$var wire 1 1d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2d out $end
$var wire 1 i+ in1 $end
$var wire 1 S^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4d out $end
$var wire 1 2d in1 $end
$var wire 1 2d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5d out $end
$var wire 1 3d in1 $end
$var wire 1 4d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yc out $end
$var wire 1 5d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 tc Out $end
$var wire 1 i+ S $end
$var wire 1 nc InpA $end
$var wire 1 rc InpB $end
$var wire 1 6d notS $end
$var wire 1 7d nand1 $end
$var wire 1 8d nand2 $end
$var wire 1 9d inputA $end
$var wire 1 :d inputB $end
$var wire 1 ;d final_not $end

$scope module S_not $end
$var wire 1 6d out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7d out $end
$var wire 1 6d in1 $end
$var wire 1 nc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9d out $end
$var wire 1 7d in1 $end
$var wire 1 7d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8d out $end
$var wire 1 i+ in1 $end
$var wire 1 rc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :d out $end
$var wire 1 8d in1 $end
$var wire 1 8d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;d out $end
$var wire 1 9d in1 $end
$var wire 1 :d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tc out $end
$var wire 1 ;d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 vc Out $end
$var wire 1 i+ S $end
$var wire 1 mc InpA $end
$var wire 1 qc InpB $end
$var wire 1 <d notS $end
$var wire 1 =d nand1 $end
$var wire 1 >d nand2 $end
$var wire 1 ?d inputA $end
$var wire 1 @d inputB $end
$var wire 1 Ad final_not $end

$scope module S_not $end
$var wire 1 <d out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =d out $end
$var wire 1 <d in1 $end
$var wire 1 mc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?d out $end
$var wire 1 =d in1 $end
$var wire 1 =d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >d out $end
$var wire 1 i+ in1 $end
$var wire 1 qc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @d out $end
$var wire 1 >d in1 $end
$var wire 1 >d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ad out $end
$var wire 1 ?d in1 $end
$var wire 1 @d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vc out $end
$var wire 1 Ad in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 xc Out $end
$var wire 1 i+ S $end
$var wire 1 lc InpA $end
$var wire 1 pc InpB $end
$var wire 1 Bd notS $end
$var wire 1 Cd nand1 $end
$var wire 1 Dd nand2 $end
$var wire 1 Ed inputA $end
$var wire 1 Fd inputB $end
$var wire 1 Gd final_not $end

$scope module S_not $end
$var wire 1 Bd out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cd out $end
$var wire 1 Bd in1 $end
$var wire 1 lc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ed out $end
$var wire 1 Cd in1 $end
$var wire 1 Cd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dd out $end
$var wire 1 i+ in1 $end
$var wire 1 pc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fd out $end
$var wire 1 Dd in1 $end
$var wire 1 Dd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gd out $end
$var wire 1 Ed in1 $end
$var wire 1 Fd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xc out $end
$var wire 1 Gd in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 {c Out $end
$var wire 1 i+ S $end
$var wire 1 kc InpA $end
$var wire 1 oc InpB $end
$var wire 1 Hd notS $end
$var wire 1 Id nand1 $end
$var wire 1 Jd nand2 $end
$var wire 1 Kd inputA $end
$var wire 1 Ld inputB $end
$var wire 1 Md final_not $end

$scope module S_not $end
$var wire 1 Hd out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Id out $end
$var wire 1 Hd in1 $end
$var wire 1 kc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kd out $end
$var wire 1 Id in1 $end
$var wire 1 Id in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jd out $end
$var wire 1 i+ in1 $end
$var wire 1 oc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ld out $end
$var wire 1 Jd in1 $end
$var wire 1 Jd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Md out $end
$var wire 1 Kd in1 $end
$var wire 1 Ld in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {c out $end
$var wire 1 Md in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 h^ Out $end
$var wire 1 jc S $end
$var wire 1 sc InpA $end
$var wire 1 tc InpB $end
$var wire 1 Nd notS $end
$var wire 1 Od nand1 $end
$var wire 1 Pd nand2 $end
$var wire 1 Qd inputA $end
$var wire 1 Rd inputB $end
$var wire 1 Sd final_not $end

$scope module S_not $end
$var wire 1 Nd out $end
$var wire 1 jc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Od out $end
$var wire 1 Nd in1 $end
$var wire 1 sc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qd out $end
$var wire 1 Od in1 $end
$var wire 1 Od in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pd out $end
$var wire 1 jc in1 $end
$var wire 1 tc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rd out $end
$var wire 1 Pd in1 $end
$var wire 1 Pd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sd out $end
$var wire 1 Qd in1 $end
$var wire 1 Rd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h^ out $end
$var wire 1 Sd in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 g^ Out $end
$var wire 1 jc S $end
$var wire 1 uc InpA $end
$var wire 1 vc InpB $end
$var wire 1 Td notS $end
$var wire 1 Ud nand1 $end
$var wire 1 Vd nand2 $end
$var wire 1 Wd inputA $end
$var wire 1 Xd inputB $end
$var wire 1 Yd final_not $end

$scope module S_not $end
$var wire 1 Td out $end
$var wire 1 jc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ud out $end
$var wire 1 Td in1 $end
$var wire 1 uc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wd out $end
$var wire 1 Ud in1 $end
$var wire 1 Ud in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vd out $end
$var wire 1 jc in1 $end
$var wire 1 vc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xd out $end
$var wire 1 Vd in1 $end
$var wire 1 Vd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yd out $end
$var wire 1 Wd in1 $end
$var wire 1 Xd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g^ out $end
$var wire 1 Yd in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 f^ Out $end
$var wire 1 jc S $end
$var wire 1 wc InpA $end
$var wire 1 xc InpB $end
$var wire 1 Zd notS $end
$var wire 1 [d nand1 $end
$var wire 1 \d nand2 $end
$var wire 1 ]d inputA $end
$var wire 1 ^d inputB $end
$var wire 1 _d final_not $end

$scope module S_not $end
$var wire 1 Zd out $end
$var wire 1 jc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [d out $end
$var wire 1 Zd in1 $end
$var wire 1 wc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]d out $end
$var wire 1 [d in1 $end
$var wire 1 [d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \d out $end
$var wire 1 jc in1 $end
$var wire 1 xc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^d out $end
$var wire 1 \d in1 $end
$var wire 1 \d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _d out $end
$var wire 1 ]d in1 $end
$var wire 1 ^d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f^ out $end
$var wire 1 _d in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 e^ Out $end
$var wire 1 jc S $end
$var wire 1 yc InpA $end
$var wire 1 {c InpB $end
$var wire 1 `d notS $end
$var wire 1 ad nand1 $end
$var wire 1 bd nand2 $end
$var wire 1 cd inputA $end
$var wire 1 dd inputB $end
$var wire 1 ed final_not $end

$scope module S_not $end
$var wire 1 `d out $end
$var wire 1 jc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ad out $end
$var wire 1 `d in1 $end
$var wire 1 yc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cd out $end
$var wire 1 ad in1 $end
$var wire 1 ad in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bd out $end
$var wire 1 jc in1 $end
$var wire 1 {c in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dd out $end
$var wire 1 bd in1 $end
$var wire 1 bd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ed out $end
$var wire 1 cd in1 $end
$var wire 1 dd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e^ out $end
$var wire 1 ed in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 a^ Out [3] $end
$var wire 1 b^ Out [2] $end
$var wire 1 c^ Out [1] $end
$var wire 1 d^ Out [0] $end
$var wire 1 fd S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 Q^ InpA [3] $end
$var wire 1 R^ InpA [2] $end
$var wire 1 S^ InpA [1] $end
$var wire 1 T^ InpA [0] $end
$var wire 1 O^ InpB [3] $end
$var wire 1 P^ InpB [2] $end
$var wire 1 Q^ InpB [1] $end
$var wire 1 R^ InpB [0] $end
$var wire 1 gd InpC [3] $end
$var wire 1 hd InpC [2] $end
$var wire 1 id InpC [1] $end
$var wire 1 jd InpC [0] $end
$var wire 1 kd InpD [3] $end
$var wire 1 ld InpD [2] $end
$var wire 1 md InpD [1] $end
$var wire 1 nd InpD [0] $end
$var wire 1 od stage1_1_bit0 $end
$var wire 1 pd stage1_2_bit0 $end
$var wire 1 qd stage1_1_bit1 $end
$var wire 1 rd stage1_2_bit1 $end
$var wire 1 sd stage1_1_bit2 $end
$var wire 1 td stage1_2_bit2 $end
$var wire 1 ud stage1_1_bit3 $end
$var wire 1 vd stage1_2_bit4 $end
$var wire 1 wd stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 od Out $end
$var wire 1 i+ S $end
$var wire 1 T^ InpA $end
$var wire 1 R^ InpB $end
$var wire 1 xd notS $end
$var wire 1 yd nand1 $end
$var wire 1 zd nand2 $end
$var wire 1 {d inputA $end
$var wire 1 |d inputB $end
$var wire 1 }d final_not $end

$scope module S_not $end
$var wire 1 xd out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yd out $end
$var wire 1 xd in1 $end
$var wire 1 T^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {d out $end
$var wire 1 yd in1 $end
$var wire 1 yd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zd out $end
$var wire 1 i+ in1 $end
$var wire 1 R^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |d out $end
$var wire 1 zd in1 $end
$var wire 1 zd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }d out $end
$var wire 1 {d in1 $end
$var wire 1 |d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 od out $end
$var wire 1 }d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 qd Out $end
$var wire 1 i+ S $end
$var wire 1 S^ InpA $end
$var wire 1 Q^ InpB $end
$var wire 1 ~d notS $end
$var wire 1 !e nand1 $end
$var wire 1 "e nand2 $end
$var wire 1 #e inputA $end
$var wire 1 $e inputB $end
$var wire 1 %e final_not $end

$scope module S_not $end
$var wire 1 ~d out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !e out $end
$var wire 1 ~d in1 $end
$var wire 1 S^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #e out $end
$var wire 1 !e in1 $end
$var wire 1 !e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "e out $end
$var wire 1 i+ in1 $end
$var wire 1 Q^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $e out $end
$var wire 1 "e in1 $end
$var wire 1 "e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %e out $end
$var wire 1 #e in1 $end
$var wire 1 $e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qd out $end
$var wire 1 %e in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 sd Out $end
$var wire 1 i+ S $end
$var wire 1 R^ InpA $end
$var wire 1 P^ InpB $end
$var wire 1 &e notS $end
$var wire 1 'e nand1 $end
$var wire 1 (e nand2 $end
$var wire 1 )e inputA $end
$var wire 1 *e inputB $end
$var wire 1 +e final_not $end

$scope module S_not $end
$var wire 1 &e out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'e out $end
$var wire 1 &e in1 $end
$var wire 1 R^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )e out $end
$var wire 1 'e in1 $end
$var wire 1 'e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (e out $end
$var wire 1 i+ in1 $end
$var wire 1 P^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *e out $end
$var wire 1 (e in1 $end
$var wire 1 (e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +e out $end
$var wire 1 )e in1 $end
$var wire 1 *e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sd out $end
$var wire 1 +e in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ud Out $end
$var wire 1 i+ S $end
$var wire 1 Q^ InpA $end
$var wire 1 O^ InpB $end
$var wire 1 ,e notS $end
$var wire 1 -e nand1 $end
$var wire 1 .e nand2 $end
$var wire 1 /e inputA $end
$var wire 1 0e inputB $end
$var wire 1 1e final_not $end

$scope module S_not $end
$var wire 1 ,e out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -e out $end
$var wire 1 ,e in1 $end
$var wire 1 Q^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /e out $end
$var wire 1 -e in1 $end
$var wire 1 -e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .e out $end
$var wire 1 i+ in1 $end
$var wire 1 O^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0e out $end
$var wire 1 .e in1 $end
$var wire 1 .e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1e out $end
$var wire 1 /e in1 $end
$var wire 1 0e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ud out $end
$var wire 1 1e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 pd Out $end
$var wire 1 i+ S $end
$var wire 1 jd InpA $end
$var wire 1 nd InpB $end
$var wire 1 2e notS $end
$var wire 1 3e nand1 $end
$var wire 1 4e nand2 $end
$var wire 1 5e inputA $end
$var wire 1 6e inputB $end
$var wire 1 7e final_not $end

$scope module S_not $end
$var wire 1 2e out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3e out $end
$var wire 1 2e in1 $end
$var wire 1 jd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5e out $end
$var wire 1 3e in1 $end
$var wire 1 3e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4e out $end
$var wire 1 i+ in1 $end
$var wire 1 nd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6e out $end
$var wire 1 4e in1 $end
$var wire 1 4e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7e out $end
$var wire 1 5e in1 $end
$var wire 1 6e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pd out $end
$var wire 1 7e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 rd Out $end
$var wire 1 i+ S $end
$var wire 1 id InpA $end
$var wire 1 md InpB $end
$var wire 1 8e notS $end
$var wire 1 9e nand1 $end
$var wire 1 :e nand2 $end
$var wire 1 ;e inputA $end
$var wire 1 <e inputB $end
$var wire 1 =e final_not $end

$scope module S_not $end
$var wire 1 8e out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9e out $end
$var wire 1 8e in1 $end
$var wire 1 id in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;e out $end
$var wire 1 9e in1 $end
$var wire 1 9e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :e out $end
$var wire 1 i+ in1 $end
$var wire 1 md in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <e out $end
$var wire 1 :e in1 $end
$var wire 1 :e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =e out $end
$var wire 1 ;e in1 $end
$var wire 1 <e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rd out $end
$var wire 1 =e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 td Out $end
$var wire 1 i+ S $end
$var wire 1 hd InpA $end
$var wire 1 ld InpB $end
$var wire 1 >e notS $end
$var wire 1 ?e nand1 $end
$var wire 1 @e nand2 $end
$var wire 1 Ae inputA $end
$var wire 1 Be inputB $end
$var wire 1 Ce final_not $end

$scope module S_not $end
$var wire 1 >e out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?e out $end
$var wire 1 >e in1 $end
$var wire 1 hd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ae out $end
$var wire 1 ?e in1 $end
$var wire 1 ?e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @e out $end
$var wire 1 i+ in1 $end
$var wire 1 ld in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Be out $end
$var wire 1 @e in1 $end
$var wire 1 @e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ce out $end
$var wire 1 Ae in1 $end
$var wire 1 Be in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 td out $end
$var wire 1 Ce in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 wd Out $end
$var wire 1 i+ S $end
$var wire 1 gd InpA $end
$var wire 1 kd InpB $end
$var wire 1 De notS $end
$var wire 1 Ee nand1 $end
$var wire 1 Fe nand2 $end
$var wire 1 Ge inputA $end
$var wire 1 He inputB $end
$var wire 1 Ie final_not $end

$scope module S_not $end
$var wire 1 De out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ee out $end
$var wire 1 De in1 $end
$var wire 1 gd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ge out $end
$var wire 1 Ee in1 $end
$var wire 1 Ee in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fe out $end
$var wire 1 i+ in1 $end
$var wire 1 kd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 He out $end
$var wire 1 Fe in1 $end
$var wire 1 Fe in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ie out $end
$var wire 1 Ge in1 $end
$var wire 1 He in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wd out $end
$var wire 1 Ie in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 d^ Out $end
$var wire 1 fd S $end
$var wire 1 od InpA $end
$var wire 1 pd InpB $end
$var wire 1 Je notS $end
$var wire 1 Ke nand1 $end
$var wire 1 Le nand2 $end
$var wire 1 Me inputA $end
$var wire 1 Ne inputB $end
$var wire 1 Oe final_not $end

$scope module S_not $end
$var wire 1 Je out $end
$var wire 1 fd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ke out $end
$var wire 1 Je in1 $end
$var wire 1 od in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Me out $end
$var wire 1 Ke in1 $end
$var wire 1 Ke in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Le out $end
$var wire 1 fd in1 $end
$var wire 1 pd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ne out $end
$var wire 1 Le in1 $end
$var wire 1 Le in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Oe out $end
$var wire 1 Me in1 $end
$var wire 1 Ne in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d^ out $end
$var wire 1 Oe in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 c^ Out $end
$var wire 1 fd S $end
$var wire 1 qd InpA $end
$var wire 1 rd InpB $end
$var wire 1 Pe notS $end
$var wire 1 Qe nand1 $end
$var wire 1 Re nand2 $end
$var wire 1 Se inputA $end
$var wire 1 Te inputB $end
$var wire 1 Ue final_not $end

$scope module S_not $end
$var wire 1 Pe out $end
$var wire 1 fd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qe out $end
$var wire 1 Pe in1 $end
$var wire 1 qd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Se out $end
$var wire 1 Qe in1 $end
$var wire 1 Qe in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Re out $end
$var wire 1 fd in1 $end
$var wire 1 rd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Te out $end
$var wire 1 Re in1 $end
$var wire 1 Re in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ue out $end
$var wire 1 Se in1 $end
$var wire 1 Te in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c^ out $end
$var wire 1 Ue in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 b^ Out $end
$var wire 1 fd S $end
$var wire 1 sd InpA $end
$var wire 1 td InpB $end
$var wire 1 Ve notS $end
$var wire 1 We nand1 $end
$var wire 1 Xe nand2 $end
$var wire 1 Ye inputA $end
$var wire 1 Ze inputB $end
$var wire 1 [e final_not $end

$scope module S_not $end
$var wire 1 Ve out $end
$var wire 1 fd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 We out $end
$var wire 1 Ve in1 $end
$var wire 1 sd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ye out $end
$var wire 1 We in1 $end
$var wire 1 We in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xe out $end
$var wire 1 fd in1 $end
$var wire 1 td in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ze out $end
$var wire 1 Xe in1 $end
$var wire 1 Xe in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [e out $end
$var wire 1 Ye in1 $end
$var wire 1 Ze in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b^ out $end
$var wire 1 [e in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 a^ Out $end
$var wire 1 fd S $end
$var wire 1 ud InpA $end
$var wire 1 wd InpB $end
$var wire 1 \e notS $end
$var wire 1 ]e nand1 $end
$var wire 1 ^e nand2 $end
$var wire 1 _e inputA $end
$var wire 1 `e inputB $end
$var wire 1 ae final_not $end

$scope module S_not $end
$var wire 1 \e out $end
$var wire 1 fd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]e out $end
$var wire 1 \e in1 $end
$var wire 1 ud in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _e out $end
$var wire 1 ]e in1 $end
$var wire 1 ]e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^e out $end
$var wire 1 fd in1 $end
$var wire 1 wd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `e out $end
$var wire 1 ^e in1 $end
$var wire 1 ^e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ae out $end
$var wire 1 _e in1 $end
$var wire 1 `e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a^ out $end
$var wire 1 ae in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 ]^ Out [3] $end
$var wire 1 ^^ Out [2] $end
$var wire 1 _^ Out [1] $end
$var wire 1 `^ Out [0] $end
$var wire 1 be S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 M^ InpA [3] $end
$var wire 1 N^ InpA [2] $end
$var wire 1 O^ InpA [1] $end
$var wire 1 P^ InpA [0] $end
$var wire 1 ce InpB [3] $end
$var wire 1 de InpB [2] $end
$var wire 1 M^ InpB [1] $end
$var wire 1 N^ InpB [0] $end
$var wire 1 ee InpC [3] $end
$var wire 1 fe InpC [2] $end
$var wire 1 ge InpC [1] $end
$var wire 1 he InpC [0] $end
$var wire 1 ie InpD [3] $end
$var wire 1 je InpD [2] $end
$var wire 1 ke InpD [1] $end
$var wire 1 le InpD [0] $end
$var wire 1 me stage1_1_bit0 $end
$var wire 1 ne stage1_2_bit0 $end
$var wire 1 oe stage1_1_bit1 $end
$var wire 1 pe stage1_2_bit1 $end
$var wire 1 qe stage1_1_bit2 $end
$var wire 1 re stage1_2_bit2 $end
$var wire 1 se stage1_1_bit3 $end
$var wire 1 te stage1_2_bit4 $end
$var wire 1 ue stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 me Out $end
$var wire 1 i+ S $end
$var wire 1 P^ InpA $end
$var wire 1 N^ InpB $end
$var wire 1 ve notS $end
$var wire 1 we nand1 $end
$var wire 1 xe nand2 $end
$var wire 1 ye inputA $end
$var wire 1 ze inputB $end
$var wire 1 {e final_not $end

$scope module S_not $end
$var wire 1 ve out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 we out $end
$var wire 1 ve in1 $end
$var wire 1 P^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ye out $end
$var wire 1 we in1 $end
$var wire 1 we in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xe out $end
$var wire 1 i+ in1 $end
$var wire 1 N^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ze out $end
$var wire 1 xe in1 $end
$var wire 1 xe in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {e out $end
$var wire 1 ye in1 $end
$var wire 1 ze in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 me out $end
$var wire 1 {e in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 oe Out $end
$var wire 1 i+ S $end
$var wire 1 O^ InpA $end
$var wire 1 M^ InpB $end
$var wire 1 |e notS $end
$var wire 1 }e nand1 $end
$var wire 1 ~e nand2 $end
$var wire 1 !f inputA $end
$var wire 1 "f inputB $end
$var wire 1 #f final_not $end

$scope module S_not $end
$var wire 1 |e out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }e out $end
$var wire 1 |e in1 $end
$var wire 1 O^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !f out $end
$var wire 1 }e in1 $end
$var wire 1 }e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~e out $end
$var wire 1 i+ in1 $end
$var wire 1 M^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "f out $end
$var wire 1 ~e in1 $end
$var wire 1 ~e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #f out $end
$var wire 1 !f in1 $end
$var wire 1 "f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oe out $end
$var wire 1 #f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 qe Out $end
$var wire 1 i+ S $end
$var wire 1 N^ InpA $end
$var wire 1 de InpB $end
$var wire 1 $f notS $end
$var wire 1 %f nand1 $end
$var wire 1 &f nand2 $end
$var wire 1 'f inputA $end
$var wire 1 (f inputB $end
$var wire 1 )f final_not $end

$scope module S_not $end
$var wire 1 $f out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %f out $end
$var wire 1 $f in1 $end
$var wire 1 N^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'f out $end
$var wire 1 %f in1 $end
$var wire 1 %f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &f out $end
$var wire 1 i+ in1 $end
$var wire 1 de in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (f out $end
$var wire 1 &f in1 $end
$var wire 1 &f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )f out $end
$var wire 1 'f in1 $end
$var wire 1 (f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qe out $end
$var wire 1 )f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 se Out $end
$var wire 1 i+ S $end
$var wire 1 M^ InpA $end
$var wire 1 ce InpB $end
$var wire 1 *f notS $end
$var wire 1 +f nand1 $end
$var wire 1 ,f nand2 $end
$var wire 1 -f inputA $end
$var wire 1 .f inputB $end
$var wire 1 /f final_not $end

$scope module S_not $end
$var wire 1 *f out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +f out $end
$var wire 1 *f in1 $end
$var wire 1 M^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -f out $end
$var wire 1 +f in1 $end
$var wire 1 +f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,f out $end
$var wire 1 i+ in1 $end
$var wire 1 ce in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .f out $end
$var wire 1 ,f in1 $end
$var wire 1 ,f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /f out $end
$var wire 1 -f in1 $end
$var wire 1 .f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 se out $end
$var wire 1 /f in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ne Out $end
$var wire 1 i+ S $end
$var wire 1 he InpA $end
$var wire 1 le InpB $end
$var wire 1 0f notS $end
$var wire 1 1f nand1 $end
$var wire 1 2f nand2 $end
$var wire 1 3f inputA $end
$var wire 1 4f inputB $end
$var wire 1 5f final_not $end

$scope module S_not $end
$var wire 1 0f out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1f out $end
$var wire 1 0f in1 $end
$var wire 1 he in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3f out $end
$var wire 1 1f in1 $end
$var wire 1 1f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2f out $end
$var wire 1 i+ in1 $end
$var wire 1 le in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4f out $end
$var wire 1 2f in1 $end
$var wire 1 2f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5f out $end
$var wire 1 3f in1 $end
$var wire 1 4f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ne out $end
$var wire 1 5f in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 pe Out $end
$var wire 1 i+ S $end
$var wire 1 ge InpA $end
$var wire 1 ke InpB $end
$var wire 1 6f notS $end
$var wire 1 7f nand1 $end
$var wire 1 8f nand2 $end
$var wire 1 9f inputA $end
$var wire 1 :f inputB $end
$var wire 1 ;f final_not $end

$scope module S_not $end
$var wire 1 6f out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7f out $end
$var wire 1 6f in1 $end
$var wire 1 ge in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9f out $end
$var wire 1 7f in1 $end
$var wire 1 7f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8f out $end
$var wire 1 i+ in1 $end
$var wire 1 ke in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :f out $end
$var wire 1 8f in1 $end
$var wire 1 8f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;f out $end
$var wire 1 9f in1 $end
$var wire 1 :f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pe out $end
$var wire 1 ;f in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 re Out $end
$var wire 1 i+ S $end
$var wire 1 fe InpA $end
$var wire 1 je InpB $end
$var wire 1 <f notS $end
$var wire 1 =f nand1 $end
$var wire 1 >f nand2 $end
$var wire 1 ?f inputA $end
$var wire 1 @f inputB $end
$var wire 1 Af final_not $end

$scope module S_not $end
$var wire 1 <f out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =f out $end
$var wire 1 <f in1 $end
$var wire 1 fe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?f out $end
$var wire 1 =f in1 $end
$var wire 1 =f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >f out $end
$var wire 1 i+ in1 $end
$var wire 1 je in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @f out $end
$var wire 1 >f in1 $end
$var wire 1 >f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Af out $end
$var wire 1 ?f in1 $end
$var wire 1 @f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 re out $end
$var wire 1 Af in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ue Out $end
$var wire 1 i+ S $end
$var wire 1 ee InpA $end
$var wire 1 ie InpB $end
$var wire 1 Bf notS $end
$var wire 1 Cf nand1 $end
$var wire 1 Df nand2 $end
$var wire 1 Ef inputA $end
$var wire 1 Ff inputB $end
$var wire 1 Gf final_not $end

$scope module S_not $end
$var wire 1 Bf out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cf out $end
$var wire 1 Bf in1 $end
$var wire 1 ee in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ef out $end
$var wire 1 Cf in1 $end
$var wire 1 Cf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Df out $end
$var wire 1 i+ in1 $end
$var wire 1 ie in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ff out $end
$var wire 1 Df in1 $end
$var wire 1 Df in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gf out $end
$var wire 1 Ef in1 $end
$var wire 1 Ff in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ue out $end
$var wire 1 Gf in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 `^ Out $end
$var wire 1 be S $end
$var wire 1 me InpA $end
$var wire 1 ne InpB $end
$var wire 1 Hf notS $end
$var wire 1 If nand1 $end
$var wire 1 Jf nand2 $end
$var wire 1 Kf inputA $end
$var wire 1 Lf inputB $end
$var wire 1 Mf final_not $end

$scope module S_not $end
$var wire 1 Hf out $end
$var wire 1 be in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 If out $end
$var wire 1 Hf in1 $end
$var wire 1 me in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kf out $end
$var wire 1 If in1 $end
$var wire 1 If in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jf out $end
$var wire 1 be in1 $end
$var wire 1 ne in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lf out $end
$var wire 1 Jf in1 $end
$var wire 1 Jf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mf out $end
$var wire 1 Kf in1 $end
$var wire 1 Lf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `^ out $end
$var wire 1 Mf in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 _^ Out $end
$var wire 1 be S $end
$var wire 1 oe InpA $end
$var wire 1 pe InpB $end
$var wire 1 Nf notS $end
$var wire 1 Of nand1 $end
$var wire 1 Pf nand2 $end
$var wire 1 Qf inputA $end
$var wire 1 Rf inputB $end
$var wire 1 Sf final_not $end

$scope module S_not $end
$var wire 1 Nf out $end
$var wire 1 be in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Of out $end
$var wire 1 Nf in1 $end
$var wire 1 oe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qf out $end
$var wire 1 Of in1 $end
$var wire 1 Of in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pf out $end
$var wire 1 be in1 $end
$var wire 1 pe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rf out $end
$var wire 1 Pf in1 $end
$var wire 1 Pf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sf out $end
$var wire 1 Qf in1 $end
$var wire 1 Rf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _^ out $end
$var wire 1 Sf in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ^^ Out $end
$var wire 1 be S $end
$var wire 1 qe InpA $end
$var wire 1 re InpB $end
$var wire 1 Tf notS $end
$var wire 1 Uf nand1 $end
$var wire 1 Vf nand2 $end
$var wire 1 Wf inputA $end
$var wire 1 Xf inputB $end
$var wire 1 Yf final_not $end

$scope module S_not $end
$var wire 1 Tf out $end
$var wire 1 be in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Uf out $end
$var wire 1 Tf in1 $end
$var wire 1 qe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wf out $end
$var wire 1 Uf in1 $end
$var wire 1 Uf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vf out $end
$var wire 1 be in1 $end
$var wire 1 re in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xf out $end
$var wire 1 Vf in1 $end
$var wire 1 Vf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yf out $end
$var wire 1 Wf in1 $end
$var wire 1 Xf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^^ out $end
$var wire 1 Yf in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ]^ Out $end
$var wire 1 be S $end
$var wire 1 se InpA $end
$var wire 1 ue InpB $end
$var wire 1 Zf notS $end
$var wire 1 [f nand1 $end
$var wire 1 \f nand2 $end
$var wire 1 ]f inputA $end
$var wire 1 ^f inputB $end
$var wire 1 _f final_not $end

$scope module S_not $end
$var wire 1 Zf out $end
$var wire 1 be in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [f out $end
$var wire 1 Zf in1 $end
$var wire 1 se in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]f out $end
$var wire 1 [f in1 $end
$var wire 1 [f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \f out $end
$var wire 1 be in1 $end
$var wire 1 ue in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^f out $end
$var wire 1 \f in1 $end
$var wire 1 \f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _f out $end
$var wire 1 ]f in1 $end
$var wire 1 ^f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]^ out $end
$var wire 1 _f in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 y^ Out [3] $end
$var wire 1 z^ Out [2] $end
$var wire 1 {^ Out [1] $end
$var wire 1 |^ Out [0] $end
$var wire 1 `f S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 i^ InpA [3] $end
$var wire 1 j^ InpA [2] $end
$var wire 1 k^ InpA [1] $end
$var wire 1 l^ InpA [0] $end
$var wire 1 e^ InpB [3] $end
$var wire 1 f^ InpB [2] $end
$var wire 1 g^ InpB [1] $end
$var wire 1 h^ InpB [0] $end
$var wire 1 af InpC [3] $end
$var wire 1 bf InpC [2] $end
$var wire 1 cf InpC [1] $end
$var wire 1 df InpC [0] $end
$var wire 1 ef InpD [3] $end
$var wire 1 ff InpD [2] $end
$var wire 1 gf InpD [1] $end
$var wire 1 hf InpD [0] $end
$var wire 1 if stage1_1_bit0 $end
$var wire 1 jf stage1_2_bit0 $end
$var wire 1 kf stage1_1_bit1 $end
$var wire 1 lf stage1_2_bit1 $end
$var wire 1 mf stage1_1_bit2 $end
$var wire 1 nf stage1_2_bit2 $end
$var wire 1 of stage1_1_bit3 $end
$var wire 1 pf stage1_2_bit4 $end
$var wire 1 qf stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 if Out $end
$var wire 1 h+ S $end
$var wire 1 l^ InpA $end
$var wire 1 h^ InpB $end
$var wire 1 rf notS $end
$var wire 1 sf nand1 $end
$var wire 1 tf nand2 $end
$var wire 1 uf inputA $end
$var wire 1 vf inputB $end
$var wire 1 wf final_not $end

$scope module S_not $end
$var wire 1 rf out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sf out $end
$var wire 1 rf in1 $end
$var wire 1 l^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uf out $end
$var wire 1 sf in1 $end
$var wire 1 sf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tf out $end
$var wire 1 h+ in1 $end
$var wire 1 h^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vf out $end
$var wire 1 tf in1 $end
$var wire 1 tf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wf out $end
$var wire 1 uf in1 $end
$var wire 1 vf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 if out $end
$var wire 1 wf in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 kf Out $end
$var wire 1 h+ S $end
$var wire 1 k^ InpA $end
$var wire 1 g^ InpB $end
$var wire 1 xf notS $end
$var wire 1 yf nand1 $end
$var wire 1 zf nand2 $end
$var wire 1 {f inputA $end
$var wire 1 |f inputB $end
$var wire 1 }f final_not $end

$scope module S_not $end
$var wire 1 xf out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yf out $end
$var wire 1 xf in1 $end
$var wire 1 k^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {f out $end
$var wire 1 yf in1 $end
$var wire 1 yf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zf out $end
$var wire 1 h+ in1 $end
$var wire 1 g^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |f out $end
$var wire 1 zf in1 $end
$var wire 1 zf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }f out $end
$var wire 1 {f in1 $end
$var wire 1 |f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kf out $end
$var wire 1 }f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 mf Out $end
$var wire 1 h+ S $end
$var wire 1 j^ InpA $end
$var wire 1 f^ InpB $end
$var wire 1 ~f notS $end
$var wire 1 !g nand1 $end
$var wire 1 "g nand2 $end
$var wire 1 #g inputA $end
$var wire 1 $g inputB $end
$var wire 1 %g final_not $end

$scope module S_not $end
$var wire 1 ~f out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !g out $end
$var wire 1 ~f in1 $end
$var wire 1 j^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #g out $end
$var wire 1 !g in1 $end
$var wire 1 !g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "g out $end
$var wire 1 h+ in1 $end
$var wire 1 f^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $g out $end
$var wire 1 "g in1 $end
$var wire 1 "g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %g out $end
$var wire 1 #g in1 $end
$var wire 1 $g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mf out $end
$var wire 1 %g in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 of Out $end
$var wire 1 h+ S $end
$var wire 1 i^ InpA $end
$var wire 1 e^ InpB $end
$var wire 1 &g notS $end
$var wire 1 'g nand1 $end
$var wire 1 (g nand2 $end
$var wire 1 )g inputA $end
$var wire 1 *g inputB $end
$var wire 1 +g final_not $end

$scope module S_not $end
$var wire 1 &g out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'g out $end
$var wire 1 &g in1 $end
$var wire 1 i^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )g out $end
$var wire 1 'g in1 $end
$var wire 1 'g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (g out $end
$var wire 1 h+ in1 $end
$var wire 1 e^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *g out $end
$var wire 1 (g in1 $end
$var wire 1 (g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +g out $end
$var wire 1 )g in1 $end
$var wire 1 *g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 of out $end
$var wire 1 +g in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 jf Out $end
$var wire 1 h+ S $end
$var wire 1 df InpA $end
$var wire 1 hf InpB $end
$var wire 1 ,g notS $end
$var wire 1 -g nand1 $end
$var wire 1 .g nand2 $end
$var wire 1 /g inputA $end
$var wire 1 0g inputB $end
$var wire 1 1g final_not $end

$scope module S_not $end
$var wire 1 ,g out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -g out $end
$var wire 1 ,g in1 $end
$var wire 1 df in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /g out $end
$var wire 1 -g in1 $end
$var wire 1 -g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .g out $end
$var wire 1 h+ in1 $end
$var wire 1 hf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0g out $end
$var wire 1 .g in1 $end
$var wire 1 .g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1g out $end
$var wire 1 /g in1 $end
$var wire 1 0g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jf out $end
$var wire 1 1g in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 lf Out $end
$var wire 1 h+ S $end
$var wire 1 cf InpA $end
$var wire 1 gf InpB $end
$var wire 1 2g notS $end
$var wire 1 3g nand1 $end
$var wire 1 4g nand2 $end
$var wire 1 5g inputA $end
$var wire 1 6g inputB $end
$var wire 1 7g final_not $end

$scope module S_not $end
$var wire 1 2g out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3g out $end
$var wire 1 2g in1 $end
$var wire 1 cf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5g out $end
$var wire 1 3g in1 $end
$var wire 1 3g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4g out $end
$var wire 1 h+ in1 $end
$var wire 1 gf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6g out $end
$var wire 1 4g in1 $end
$var wire 1 4g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7g out $end
$var wire 1 5g in1 $end
$var wire 1 6g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lf out $end
$var wire 1 7g in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 nf Out $end
$var wire 1 h+ S $end
$var wire 1 bf InpA $end
$var wire 1 ff InpB $end
$var wire 1 8g notS $end
$var wire 1 9g nand1 $end
$var wire 1 :g nand2 $end
$var wire 1 ;g inputA $end
$var wire 1 <g inputB $end
$var wire 1 =g final_not $end

$scope module S_not $end
$var wire 1 8g out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9g out $end
$var wire 1 8g in1 $end
$var wire 1 bf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;g out $end
$var wire 1 9g in1 $end
$var wire 1 9g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :g out $end
$var wire 1 h+ in1 $end
$var wire 1 ff in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <g out $end
$var wire 1 :g in1 $end
$var wire 1 :g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =g out $end
$var wire 1 ;g in1 $end
$var wire 1 <g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nf out $end
$var wire 1 =g in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 qf Out $end
$var wire 1 h+ S $end
$var wire 1 af InpA $end
$var wire 1 ef InpB $end
$var wire 1 >g notS $end
$var wire 1 ?g nand1 $end
$var wire 1 @g nand2 $end
$var wire 1 Ag inputA $end
$var wire 1 Bg inputB $end
$var wire 1 Cg final_not $end

$scope module S_not $end
$var wire 1 >g out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?g out $end
$var wire 1 >g in1 $end
$var wire 1 af in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ag out $end
$var wire 1 ?g in1 $end
$var wire 1 ?g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @g out $end
$var wire 1 h+ in1 $end
$var wire 1 ef in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bg out $end
$var wire 1 @g in1 $end
$var wire 1 @g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cg out $end
$var wire 1 Ag in1 $end
$var wire 1 Bg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qf out $end
$var wire 1 Cg in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 |^ Out $end
$var wire 1 `f S $end
$var wire 1 if InpA $end
$var wire 1 jf InpB $end
$var wire 1 Dg notS $end
$var wire 1 Eg nand1 $end
$var wire 1 Fg nand2 $end
$var wire 1 Gg inputA $end
$var wire 1 Hg inputB $end
$var wire 1 Ig final_not $end

$scope module S_not $end
$var wire 1 Dg out $end
$var wire 1 `f in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Eg out $end
$var wire 1 Dg in1 $end
$var wire 1 if in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gg out $end
$var wire 1 Eg in1 $end
$var wire 1 Eg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fg out $end
$var wire 1 `f in1 $end
$var wire 1 jf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hg out $end
$var wire 1 Fg in1 $end
$var wire 1 Fg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ig out $end
$var wire 1 Gg in1 $end
$var wire 1 Hg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |^ out $end
$var wire 1 Ig in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 {^ Out $end
$var wire 1 `f S $end
$var wire 1 kf InpA $end
$var wire 1 lf InpB $end
$var wire 1 Jg notS $end
$var wire 1 Kg nand1 $end
$var wire 1 Lg nand2 $end
$var wire 1 Mg inputA $end
$var wire 1 Ng inputB $end
$var wire 1 Og final_not $end

$scope module S_not $end
$var wire 1 Jg out $end
$var wire 1 `f in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kg out $end
$var wire 1 Jg in1 $end
$var wire 1 kf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mg out $end
$var wire 1 Kg in1 $end
$var wire 1 Kg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lg out $end
$var wire 1 `f in1 $end
$var wire 1 lf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ng out $end
$var wire 1 Lg in1 $end
$var wire 1 Lg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Og out $end
$var wire 1 Mg in1 $end
$var wire 1 Ng in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {^ out $end
$var wire 1 Og in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 z^ Out $end
$var wire 1 `f S $end
$var wire 1 mf InpA $end
$var wire 1 nf InpB $end
$var wire 1 Pg notS $end
$var wire 1 Qg nand1 $end
$var wire 1 Rg nand2 $end
$var wire 1 Sg inputA $end
$var wire 1 Tg inputB $end
$var wire 1 Ug final_not $end

$scope module S_not $end
$var wire 1 Pg out $end
$var wire 1 `f in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qg out $end
$var wire 1 Pg in1 $end
$var wire 1 mf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sg out $end
$var wire 1 Qg in1 $end
$var wire 1 Qg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rg out $end
$var wire 1 `f in1 $end
$var wire 1 nf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tg out $end
$var wire 1 Rg in1 $end
$var wire 1 Rg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ug out $end
$var wire 1 Sg in1 $end
$var wire 1 Tg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z^ out $end
$var wire 1 Ug in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 y^ Out $end
$var wire 1 `f S $end
$var wire 1 of InpA $end
$var wire 1 qf InpB $end
$var wire 1 Vg notS $end
$var wire 1 Wg nand1 $end
$var wire 1 Xg nand2 $end
$var wire 1 Yg inputA $end
$var wire 1 Zg inputB $end
$var wire 1 [g final_not $end

$scope module S_not $end
$var wire 1 Vg out $end
$var wire 1 `f in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wg out $end
$var wire 1 Vg in1 $end
$var wire 1 of in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yg out $end
$var wire 1 Wg in1 $end
$var wire 1 Wg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xg out $end
$var wire 1 `f in1 $end
$var wire 1 qf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zg out $end
$var wire 1 Xg in1 $end
$var wire 1 Xg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [g out $end
$var wire 1 Yg in1 $end
$var wire 1 Zg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y^ out $end
$var wire 1 [g in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 u^ Out [3] $end
$var wire 1 v^ Out [2] $end
$var wire 1 w^ Out [1] $end
$var wire 1 x^ Out [0] $end
$var wire 1 \g S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 e^ InpA [3] $end
$var wire 1 f^ InpA [2] $end
$var wire 1 g^ InpA [1] $end
$var wire 1 h^ InpA [0] $end
$var wire 1 a^ InpB [3] $end
$var wire 1 b^ InpB [2] $end
$var wire 1 c^ InpB [1] $end
$var wire 1 d^ InpB [0] $end
$var wire 1 ]g InpC [3] $end
$var wire 1 ^g InpC [2] $end
$var wire 1 _g InpC [1] $end
$var wire 1 `g InpC [0] $end
$var wire 1 ag InpD [3] $end
$var wire 1 bg InpD [2] $end
$var wire 1 cg InpD [1] $end
$var wire 1 dg InpD [0] $end
$var wire 1 eg stage1_1_bit0 $end
$var wire 1 fg stage1_2_bit0 $end
$var wire 1 gg stage1_1_bit1 $end
$var wire 1 hg stage1_2_bit1 $end
$var wire 1 ig stage1_1_bit2 $end
$var wire 1 jg stage1_2_bit2 $end
$var wire 1 kg stage1_1_bit3 $end
$var wire 1 lg stage1_2_bit4 $end
$var wire 1 mg stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 eg Out $end
$var wire 1 h+ S $end
$var wire 1 h^ InpA $end
$var wire 1 d^ InpB $end
$var wire 1 ng notS $end
$var wire 1 og nand1 $end
$var wire 1 pg nand2 $end
$var wire 1 qg inputA $end
$var wire 1 rg inputB $end
$var wire 1 sg final_not $end

$scope module S_not $end
$var wire 1 ng out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 og out $end
$var wire 1 ng in1 $end
$var wire 1 h^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qg out $end
$var wire 1 og in1 $end
$var wire 1 og in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pg out $end
$var wire 1 h+ in1 $end
$var wire 1 d^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rg out $end
$var wire 1 pg in1 $end
$var wire 1 pg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sg out $end
$var wire 1 qg in1 $end
$var wire 1 rg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eg out $end
$var wire 1 sg in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 gg Out $end
$var wire 1 h+ S $end
$var wire 1 g^ InpA $end
$var wire 1 c^ InpB $end
$var wire 1 tg notS $end
$var wire 1 ug nand1 $end
$var wire 1 vg nand2 $end
$var wire 1 wg inputA $end
$var wire 1 xg inputB $end
$var wire 1 yg final_not $end

$scope module S_not $end
$var wire 1 tg out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ug out $end
$var wire 1 tg in1 $end
$var wire 1 g^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wg out $end
$var wire 1 ug in1 $end
$var wire 1 ug in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vg out $end
$var wire 1 h+ in1 $end
$var wire 1 c^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xg out $end
$var wire 1 vg in1 $end
$var wire 1 vg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yg out $end
$var wire 1 wg in1 $end
$var wire 1 xg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gg out $end
$var wire 1 yg in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ig Out $end
$var wire 1 h+ S $end
$var wire 1 f^ InpA $end
$var wire 1 b^ InpB $end
$var wire 1 zg notS $end
$var wire 1 {g nand1 $end
$var wire 1 |g nand2 $end
$var wire 1 }g inputA $end
$var wire 1 ~g inputB $end
$var wire 1 !h final_not $end

$scope module S_not $end
$var wire 1 zg out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {g out $end
$var wire 1 zg in1 $end
$var wire 1 f^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }g out $end
$var wire 1 {g in1 $end
$var wire 1 {g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |g out $end
$var wire 1 h+ in1 $end
$var wire 1 b^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~g out $end
$var wire 1 |g in1 $end
$var wire 1 |g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !h out $end
$var wire 1 }g in1 $end
$var wire 1 ~g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ig out $end
$var wire 1 !h in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 kg Out $end
$var wire 1 h+ S $end
$var wire 1 e^ InpA $end
$var wire 1 a^ InpB $end
$var wire 1 "h notS $end
$var wire 1 #h nand1 $end
$var wire 1 $h nand2 $end
$var wire 1 %h inputA $end
$var wire 1 &h inputB $end
$var wire 1 'h final_not $end

$scope module S_not $end
$var wire 1 "h out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #h out $end
$var wire 1 "h in1 $end
$var wire 1 e^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %h out $end
$var wire 1 #h in1 $end
$var wire 1 #h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $h out $end
$var wire 1 h+ in1 $end
$var wire 1 a^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &h out $end
$var wire 1 $h in1 $end
$var wire 1 $h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'h out $end
$var wire 1 %h in1 $end
$var wire 1 &h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kg out $end
$var wire 1 'h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 fg Out $end
$var wire 1 h+ S $end
$var wire 1 `g InpA $end
$var wire 1 dg InpB $end
$var wire 1 (h notS $end
$var wire 1 )h nand1 $end
$var wire 1 *h nand2 $end
$var wire 1 +h inputA $end
$var wire 1 ,h inputB $end
$var wire 1 -h final_not $end

$scope module S_not $end
$var wire 1 (h out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )h out $end
$var wire 1 (h in1 $end
$var wire 1 `g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +h out $end
$var wire 1 )h in1 $end
$var wire 1 )h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *h out $end
$var wire 1 h+ in1 $end
$var wire 1 dg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,h out $end
$var wire 1 *h in1 $end
$var wire 1 *h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -h out $end
$var wire 1 +h in1 $end
$var wire 1 ,h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fg out $end
$var wire 1 -h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 hg Out $end
$var wire 1 h+ S $end
$var wire 1 _g InpA $end
$var wire 1 cg InpB $end
$var wire 1 .h notS $end
$var wire 1 /h nand1 $end
$var wire 1 0h nand2 $end
$var wire 1 1h inputA $end
$var wire 1 2h inputB $end
$var wire 1 3h final_not $end

$scope module S_not $end
$var wire 1 .h out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /h out $end
$var wire 1 .h in1 $end
$var wire 1 _g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1h out $end
$var wire 1 /h in1 $end
$var wire 1 /h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0h out $end
$var wire 1 h+ in1 $end
$var wire 1 cg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2h out $end
$var wire 1 0h in1 $end
$var wire 1 0h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3h out $end
$var wire 1 1h in1 $end
$var wire 1 2h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hg out $end
$var wire 1 3h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 jg Out $end
$var wire 1 h+ S $end
$var wire 1 ^g InpA $end
$var wire 1 bg InpB $end
$var wire 1 4h notS $end
$var wire 1 5h nand1 $end
$var wire 1 6h nand2 $end
$var wire 1 7h inputA $end
$var wire 1 8h inputB $end
$var wire 1 9h final_not $end

$scope module S_not $end
$var wire 1 4h out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5h out $end
$var wire 1 4h in1 $end
$var wire 1 ^g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7h out $end
$var wire 1 5h in1 $end
$var wire 1 5h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6h out $end
$var wire 1 h+ in1 $end
$var wire 1 bg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8h out $end
$var wire 1 6h in1 $end
$var wire 1 6h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9h out $end
$var wire 1 7h in1 $end
$var wire 1 8h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jg out $end
$var wire 1 9h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 mg Out $end
$var wire 1 h+ S $end
$var wire 1 ]g InpA $end
$var wire 1 ag InpB $end
$var wire 1 :h notS $end
$var wire 1 ;h nand1 $end
$var wire 1 <h nand2 $end
$var wire 1 =h inputA $end
$var wire 1 >h inputB $end
$var wire 1 ?h final_not $end

$scope module S_not $end
$var wire 1 :h out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;h out $end
$var wire 1 :h in1 $end
$var wire 1 ]g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =h out $end
$var wire 1 ;h in1 $end
$var wire 1 ;h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <h out $end
$var wire 1 h+ in1 $end
$var wire 1 ag in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >h out $end
$var wire 1 <h in1 $end
$var wire 1 <h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?h out $end
$var wire 1 =h in1 $end
$var wire 1 >h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mg out $end
$var wire 1 ?h in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 x^ Out $end
$var wire 1 \g S $end
$var wire 1 eg InpA $end
$var wire 1 fg InpB $end
$var wire 1 @h notS $end
$var wire 1 Ah nand1 $end
$var wire 1 Bh nand2 $end
$var wire 1 Ch inputA $end
$var wire 1 Dh inputB $end
$var wire 1 Eh final_not $end

$scope module S_not $end
$var wire 1 @h out $end
$var wire 1 \g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ah out $end
$var wire 1 @h in1 $end
$var wire 1 eg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ch out $end
$var wire 1 Ah in1 $end
$var wire 1 Ah in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bh out $end
$var wire 1 \g in1 $end
$var wire 1 fg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dh out $end
$var wire 1 Bh in1 $end
$var wire 1 Bh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Eh out $end
$var wire 1 Ch in1 $end
$var wire 1 Dh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x^ out $end
$var wire 1 Eh in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 w^ Out $end
$var wire 1 \g S $end
$var wire 1 gg InpA $end
$var wire 1 hg InpB $end
$var wire 1 Fh notS $end
$var wire 1 Gh nand1 $end
$var wire 1 Hh nand2 $end
$var wire 1 Ih inputA $end
$var wire 1 Jh inputB $end
$var wire 1 Kh final_not $end

$scope module S_not $end
$var wire 1 Fh out $end
$var wire 1 \g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gh out $end
$var wire 1 Fh in1 $end
$var wire 1 gg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ih out $end
$var wire 1 Gh in1 $end
$var wire 1 Gh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hh out $end
$var wire 1 \g in1 $end
$var wire 1 hg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jh out $end
$var wire 1 Hh in1 $end
$var wire 1 Hh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kh out $end
$var wire 1 Ih in1 $end
$var wire 1 Jh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w^ out $end
$var wire 1 Kh in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 v^ Out $end
$var wire 1 \g S $end
$var wire 1 ig InpA $end
$var wire 1 jg InpB $end
$var wire 1 Lh notS $end
$var wire 1 Mh nand1 $end
$var wire 1 Nh nand2 $end
$var wire 1 Oh inputA $end
$var wire 1 Ph inputB $end
$var wire 1 Qh final_not $end

$scope module S_not $end
$var wire 1 Lh out $end
$var wire 1 \g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mh out $end
$var wire 1 Lh in1 $end
$var wire 1 ig in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oh out $end
$var wire 1 Mh in1 $end
$var wire 1 Mh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nh out $end
$var wire 1 \g in1 $end
$var wire 1 jg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ph out $end
$var wire 1 Nh in1 $end
$var wire 1 Nh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qh out $end
$var wire 1 Oh in1 $end
$var wire 1 Ph in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v^ out $end
$var wire 1 Qh in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 u^ Out $end
$var wire 1 \g S $end
$var wire 1 kg InpA $end
$var wire 1 mg InpB $end
$var wire 1 Rh notS $end
$var wire 1 Sh nand1 $end
$var wire 1 Th nand2 $end
$var wire 1 Uh inputA $end
$var wire 1 Vh inputB $end
$var wire 1 Wh final_not $end

$scope module S_not $end
$var wire 1 Rh out $end
$var wire 1 \g in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sh out $end
$var wire 1 Rh in1 $end
$var wire 1 kg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Uh out $end
$var wire 1 Sh in1 $end
$var wire 1 Sh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Th out $end
$var wire 1 \g in1 $end
$var wire 1 mg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vh out $end
$var wire 1 Th in1 $end
$var wire 1 Th in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wh out $end
$var wire 1 Uh in1 $end
$var wire 1 Vh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u^ out $end
$var wire 1 Wh in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 q^ Out [3] $end
$var wire 1 r^ Out [2] $end
$var wire 1 s^ Out [1] $end
$var wire 1 t^ Out [0] $end
$var wire 1 Xh S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 a^ InpA [3] $end
$var wire 1 b^ InpA [2] $end
$var wire 1 c^ InpA [1] $end
$var wire 1 d^ InpA [0] $end
$var wire 1 ]^ InpB [3] $end
$var wire 1 ^^ InpB [2] $end
$var wire 1 _^ InpB [1] $end
$var wire 1 `^ InpB [0] $end
$var wire 1 Yh InpC [3] $end
$var wire 1 Zh InpC [2] $end
$var wire 1 [h InpC [1] $end
$var wire 1 \h InpC [0] $end
$var wire 1 ]h InpD [3] $end
$var wire 1 ^h InpD [2] $end
$var wire 1 _h InpD [1] $end
$var wire 1 `h InpD [0] $end
$var wire 1 ah stage1_1_bit0 $end
$var wire 1 bh stage1_2_bit0 $end
$var wire 1 ch stage1_1_bit1 $end
$var wire 1 dh stage1_2_bit1 $end
$var wire 1 eh stage1_1_bit2 $end
$var wire 1 fh stage1_2_bit2 $end
$var wire 1 gh stage1_1_bit3 $end
$var wire 1 hh stage1_2_bit4 $end
$var wire 1 ih stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ah Out $end
$var wire 1 h+ S $end
$var wire 1 d^ InpA $end
$var wire 1 `^ InpB $end
$var wire 1 jh notS $end
$var wire 1 kh nand1 $end
$var wire 1 lh nand2 $end
$var wire 1 mh inputA $end
$var wire 1 nh inputB $end
$var wire 1 oh final_not $end

$scope module S_not $end
$var wire 1 jh out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kh out $end
$var wire 1 jh in1 $end
$var wire 1 d^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mh out $end
$var wire 1 kh in1 $end
$var wire 1 kh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lh out $end
$var wire 1 h+ in1 $end
$var wire 1 `^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nh out $end
$var wire 1 lh in1 $end
$var wire 1 lh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oh out $end
$var wire 1 mh in1 $end
$var wire 1 nh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ah out $end
$var wire 1 oh in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ch Out $end
$var wire 1 h+ S $end
$var wire 1 c^ InpA $end
$var wire 1 _^ InpB $end
$var wire 1 ph notS $end
$var wire 1 qh nand1 $end
$var wire 1 rh nand2 $end
$var wire 1 sh inputA $end
$var wire 1 th inputB $end
$var wire 1 uh final_not $end

$scope module S_not $end
$var wire 1 ph out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qh out $end
$var wire 1 ph in1 $end
$var wire 1 c^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sh out $end
$var wire 1 qh in1 $end
$var wire 1 qh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rh out $end
$var wire 1 h+ in1 $end
$var wire 1 _^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 th out $end
$var wire 1 rh in1 $end
$var wire 1 rh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uh out $end
$var wire 1 sh in1 $end
$var wire 1 th in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ch out $end
$var wire 1 uh in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 eh Out $end
$var wire 1 h+ S $end
$var wire 1 b^ InpA $end
$var wire 1 ^^ InpB $end
$var wire 1 vh notS $end
$var wire 1 wh nand1 $end
$var wire 1 xh nand2 $end
$var wire 1 yh inputA $end
$var wire 1 zh inputB $end
$var wire 1 {h final_not $end

$scope module S_not $end
$var wire 1 vh out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wh out $end
$var wire 1 vh in1 $end
$var wire 1 b^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yh out $end
$var wire 1 wh in1 $end
$var wire 1 wh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xh out $end
$var wire 1 h+ in1 $end
$var wire 1 ^^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zh out $end
$var wire 1 xh in1 $end
$var wire 1 xh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {h out $end
$var wire 1 yh in1 $end
$var wire 1 zh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eh out $end
$var wire 1 {h in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 gh Out $end
$var wire 1 h+ S $end
$var wire 1 a^ InpA $end
$var wire 1 ]^ InpB $end
$var wire 1 |h notS $end
$var wire 1 }h nand1 $end
$var wire 1 ~h nand2 $end
$var wire 1 !i inputA $end
$var wire 1 "i inputB $end
$var wire 1 #i final_not $end

$scope module S_not $end
$var wire 1 |h out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }h out $end
$var wire 1 |h in1 $end
$var wire 1 a^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !i out $end
$var wire 1 }h in1 $end
$var wire 1 }h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~h out $end
$var wire 1 h+ in1 $end
$var wire 1 ]^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "i out $end
$var wire 1 ~h in1 $end
$var wire 1 ~h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #i out $end
$var wire 1 !i in1 $end
$var wire 1 "i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gh out $end
$var wire 1 #i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 bh Out $end
$var wire 1 h+ S $end
$var wire 1 \h InpA $end
$var wire 1 `h InpB $end
$var wire 1 $i notS $end
$var wire 1 %i nand1 $end
$var wire 1 &i nand2 $end
$var wire 1 'i inputA $end
$var wire 1 (i inputB $end
$var wire 1 )i final_not $end

$scope module S_not $end
$var wire 1 $i out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %i out $end
$var wire 1 $i in1 $end
$var wire 1 \h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'i out $end
$var wire 1 %i in1 $end
$var wire 1 %i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &i out $end
$var wire 1 h+ in1 $end
$var wire 1 `h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (i out $end
$var wire 1 &i in1 $end
$var wire 1 &i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )i out $end
$var wire 1 'i in1 $end
$var wire 1 (i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bh out $end
$var wire 1 )i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 dh Out $end
$var wire 1 h+ S $end
$var wire 1 [h InpA $end
$var wire 1 _h InpB $end
$var wire 1 *i notS $end
$var wire 1 +i nand1 $end
$var wire 1 ,i nand2 $end
$var wire 1 -i inputA $end
$var wire 1 .i inputB $end
$var wire 1 /i final_not $end

$scope module S_not $end
$var wire 1 *i out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +i out $end
$var wire 1 *i in1 $end
$var wire 1 [h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -i out $end
$var wire 1 +i in1 $end
$var wire 1 +i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,i out $end
$var wire 1 h+ in1 $end
$var wire 1 _h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .i out $end
$var wire 1 ,i in1 $end
$var wire 1 ,i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /i out $end
$var wire 1 -i in1 $end
$var wire 1 .i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dh out $end
$var wire 1 /i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 fh Out $end
$var wire 1 h+ S $end
$var wire 1 Zh InpA $end
$var wire 1 ^h InpB $end
$var wire 1 0i notS $end
$var wire 1 1i nand1 $end
$var wire 1 2i nand2 $end
$var wire 1 3i inputA $end
$var wire 1 4i inputB $end
$var wire 1 5i final_not $end

$scope module S_not $end
$var wire 1 0i out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1i out $end
$var wire 1 0i in1 $end
$var wire 1 Zh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3i out $end
$var wire 1 1i in1 $end
$var wire 1 1i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2i out $end
$var wire 1 h+ in1 $end
$var wire 1 ^h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4i out $end
$var wire 1 2i in1 $end
$var wire 1 2i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5i out $end
$var wire 1 3i in1 $end
$var wire 1 4i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fh out $end
$var wire 1 5i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ih Out $end
$var wire 1 h+ S $end
$var wire 1 Yh InpA $end
$var wire 1 ]h InpB $end
$var wire 1 6i notS $end
$var wire 1 7i nand1 $end
$var wire 1 8i nand2 $end
$var wire 1 9i inputA $end
$var wire 1 :i inputB $end
$var wire 1 ;i final_not $end

$scope module S_not $end
$var wire 1 6i out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7i out $end
$var wire 1 6i in1 $end
$var wire 1 Yh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9i out $end
$var wire 1 7i in1 $end
$var wire 1 7i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8i out $end
$var wire 1 h+ in1 $end
$var wire 1 ]h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :i out $end
$var wire 1 8i in1 $end
$var wire 1 8i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;i out $end
$var wire 1 9i in1 $end
$var wire 1 :i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ih out $end
$var wire 1 ;i in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 t^ Out $end
$var wire 1 Xh S $end
$var wire 1 ah InpA $end
$var wire 1 bh InpB $end
$var wire 1 <i notS $end
$var wire 1 =i nand1 $end
$var wire 1 >i nand2 $end
$var wire 1 ?i inputA $end
$var wire 1 @i inputB $end
$var wire 1 Ai final_not $end

$scope module S_not $end
$var wire 1 <i out $end
$var wire 1 Xh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =i out $end
$var wire 1 <i in1 $end
$var wire 1 ah in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?i out $end
$var wire 1 =i in1 $end
$var wire 1 =i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >i out $end
$var wire 1 Xh in1 $end
$var wire 1 bh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @i out $end
$var wire 1 >i in1 $end
$var wire 1 >i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ai out $end
$var wire 1 ?i in1 $end
$var wire 1 @i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t^ out $end
$var wire 1 Ai in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 s^ Out $end
$var wire 1 Xh S $end
$var wire 1 ch InpA $end
$var wire 1 dh InpB $end
$var wire 1 Bi notS $end
$var wire 1 Ci nand1 $end
$var wire 1 Di nand2 $end
$var wire 1 Ei inputA $end
$var wire 1 Fi inputB $end
$var wire 1 Gi final_not $end

$scope module S_not $end
$var wire 1 Bi out $end
$var wire 1 Xh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ci out $end
$var wire 1 Bi in1 $end
$var wire 1 ch in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ei out $end
$var wire 1 Ci in1 $end
$var wire 1 Ci in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Di out $end
$var wire 1 Xh in1 $end
$var wire 1 dh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fi out $end
$var wire 1 Di in1 $end
$var wire 1 Di in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gi out $end
$var wire 1 Ei in1 $end
$var wire 1 Fi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s^ out $end
$var wire 1 Gi in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 r^ Out $end
$var wire 1 Xh S $end
$var wire 1 eh InpA $end
$var wire 1 fh InpB $end
$var wire 1 Hi notS $end
$var wire 1 Ii nand1 $end
$var wire 1 Ji nand2 $end
$var wire 1 Ki inputA $end
$var wire 1 Li inputB $end
$var wire 1 Mi final_not $end

$scope module S_not $end
$var wire 1 Hi out $end
$var wire 1 Xh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ii out $end
$var wire 1 Hi in1 $end
$var wire 1 eh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ki out $end
$var wire 1 Ii in1 $end
$var wire 1 Ii in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ji out $end
$var wire 1 Xh in1 $end
$var wire 1 fh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Li out $end
$var wire 1 Ji in1 $end
$var wire 1 Ji in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mi out $end
$var wire 1 Ki in1 $end
$var wire 1 Li in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r^ out $end
$var wire 1 Mi in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 q^ Out $end
$var wire 1 Xh S $end
$var wire 1 gh InpA $end
$var wire 1 ih InpB $end
$var wire 1 Ni notS $end
$var wire 1 Oi nand1 $end
$var wire 1 Pi nand2 $end
$var wire 1 Qi inputA $end
$var wire 1 Ri inputB $end
$var wire 1 Si final_not $end

$scope module S_not $end
$var wire 1 Ni out $end
$var wire 1 Xh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Oi out $end
$var wire 1 Ni in1 $end
$var wire 1 gh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qi out $end
$var wire 1 Oi in1 $end
$var wire 1 Oi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pi out $end
$var wire 1 Xh in1 $end
$var wire 1 ih in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ri out $end
$var wire 1 Pi in1 $end
$var wire 1 Pi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Si out $end
$var wire 1 Qi in1 $end
$var wire 1 Ri in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q^ out $end
$var wire 1 Si in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 m^ Out [3] $end
$var wire 1 n^ Out [2] $end
$var wire 1 o^ Out [1] $end
$var wire 1 p^ Out [0] $end
$var wire 1 Ti S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 ]^ InpA [3] $end
$var wire 1 ^^ InpA [2] $end
$var wire 1 _^ InpA [1] $end
$var wire 1 `^ InpA [0] $end
$var wire 1 Ui InpB [3] $end
$var wire 1 Vi InpB [2] $end
$var wire 1 Wi InpB [1] $end
$var wire 1 Xi InpB [0] $end
$var wire 1 Yi InpC [3] $end
$var wire 1 Zi InpC [2] $end
$var wire 1 [i InpC [1] $end
$var wire 1 \i InpC [0] $end
$var wire 1 ]i InpD [3] $end
$var wire 1 ^i InpD [2] $end
$var wire 1 _i InpD [1] $end
$var wire 1 `i InpD [0] $end
$var wire 1 ai stage1_1_bit0 $end
$var wire 1 bi stage1_2_bit0 $end
$var wire 1 ci stage1_1_bit1 $end
$var wire 1 di stage1_2_bit1 $end
$var wire 1 ei stage1_1_bit2 $end
$var wire 1 fi stage1_2_bit2 $end
$var wire 1 gi stage1_1_bit3 $end
$var wire 1 hi stage1_2_bit4 $end
$var wire 1 ii stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ai Out $end
$var wire 1 h+ S $end
$var wire 1 `^ InpA $end
$var wire 1 Xi InpB $end
$var wire 1 ji notS $end
$var wire 1 ki nand1 $end
$var wire 1 li nand2 $end
$var wire 1 mi inputA $end
$var wire 1 ni inputB $end
$var wire 1 oi final_not $end

$scope module S_not $end
$var wire 1 ji out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ki out $end
$var wire 1 ji in1 $end
$var wire 1 `^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mi out $end
$var wire 1 ki in1 $end
$var wire 1 ki in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 li out $end
$var wire 1 h+ in1 $end
$var wire 1 Xi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ni out $end
$var wire 1 li in1 $end
$var wire 1 li in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oi out $end
$var wire 1 mi in1 $end
$var wire 1 ni in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ai out $end
$var wire 1 oi in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ci Out $end
$var wire 1 h+ S $end
$var wire 1 _^ InpA $end
$var wire 1 Wi InpB $end
$var wire 1 pi notS $end
$var wire 1 qi nand1 $end
$var wire 1 ri nand2 $end
$var wire 1 si inputA $end
$var wire 1 ti inputB $end
$var wire 1 ui final_not $end

$scope module S_not $end
$var wire 1 pi out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qi out $end
$var wire 1 pi in1 $end
$var wire 1 _^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 si out $end
$var wire 1 qi in1 $end
$var wire 1 qi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ri out $end
$var wire 1 h+ in1 $end
$var wire 1 Wi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ti out $end
$var wire 1 ri in1 $end
$var wire 1 ri in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ui out $end
$var wire 1 si in1 $end
$var wire 1 ti in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ci out $end
$var wire 1 ui in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ei Out $end
$var wire 1 h+ S $end
$var wire 1 ^^ InpA $end
$var wire 1 Vi InpB $end
$var wire 1 vi notS $end
$var wire 1 wi nand1 $end
$var wire 1 xi nand2 $end
$var wire 1 yi inputA $end
$var wire 1 zi inputB $end
$var wire 1 {i final_not $end

$scope module S_not $end
$var wire 1 vi out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wi out $end
$var wire 1 vi in1 $end
$var wire 1 ^^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yi out $end
$var wire 1 wi in1 $end
$var wire 1 wi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xi out $end
$var wire 1 h+ in1 $end
$var wire 1 Vi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zi out $end
$var wire 1 xi in1 $end
$var wire 1 xi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {i out $end
$var wire 1 yi in1 $end
$var wire 1 zi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ei out $end
$var wire 1 {i in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 gi Out $end
$var wire 1 h+ S $end
$var wire 1 ]^ InpA $end
$var wire 1 Ui InpB $end
$var wire 1 |i notS $end
$var wire 1 }i nand1 $end
$var wire 1 ~i nand2 $end
$var wire 1 !j inputA $end
$var wire 1 "j inputB $end
$var wire 1 #j final_not $end

$scope module S_not $end
$var wire 1 |i out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }i out $end
$var wire 1 |i in1 $end
$var wire 1 ]^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !j out $end
$var wire 1 }i in1 $end
$var wire 1 }i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~i out $end
$var wire 1 h+ in1 $end
$var wire 1 Ui in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "j out $end
$var wire 1 ~i in1 $end
$var wire 1 ~i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #j out $end
$var wire 1 !j in1 $end
$var wire 1 "j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gi out $end
$var wire 1 #j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 bi Out $end
$var wire 1 h+ S $end
$var wire 1 \i InpA $end
$var wire 1 `i InpB $end
$var wire 1 $j notS $end
$var wire 1 %j nand1 $end
$var wire 1 &j nand2 $end
$var wire 1 'j inputA $end
$var wire 1 (j inputB $end
$var wire 1 )j final_not $end

$scope module S_not $end
$var wire 1 $j out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %j out $end
$var wire 1 $j in1 $end
$var wire 1 \i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'j out $end
$var wire 1 %j in1 $end
$var wire 1 %j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &j out $end
$var wire 1 h+ in1 $end
$var wire 1 `i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (j out $end
$var wire 1 &j in1 $end
$var wire 1 &j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )j out $end
$var wire 1 'j in1 $end
$var wire 1 (j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bi out $end
$var wire 1 )j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 di Out $end
$var wire 1 h+ S $end
$var wire 1 [i InpA $end
$var wire 1 _i InpB $end
$var wire 1 *j notS $end
$var wire 1 +j nand1 $end
$var wire 1 ,j nand2 $end
$var wire 1 -j inputA $end
$var wire 1 .j inputB $end
$var wire 1 /j final_not $end

$scope module S_not $end
$var wire 1 *j out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +j out $end
$var wire 1 *j in1 $end
$var wire 1 [i in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -j out $end
$var wire 1 +j in1 $end
$var wire 1 +j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,j out $end
$var wire 1 h+ in1 $end
$var wire 1 _i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .j out $end
$var wire 1 ,j in1 $end
$var wire 1 ,j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /j out $end
$var wire 1 -j in1 $end
$var wire 1 .j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 di out $end
$var wire 1 /j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 fi Out $end
$var wire 1 h+ S $end
$var wire 1 Zi InpA $end
$var wire 1 ^i InpB $end
$var wire 1 0j notS $end
$var wire 1 1j nand1 $end
$var wire 1 2j nand2 $end
$var wire 1 3j inputA $end
$var wire 1 4j inputB $end
$var wire 1 5j final_not $end

$scope module S_not $end
$var wire 1 0j out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1j out $end
$var wire 1 0j in1 $end
$var wire 1 Zi in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3j out $end
$var wire 1 1j in1 $end
$var wire 1 1j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2j out $end
$var wire 1 h+ in1 $end
$var wire 1 ^i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4j out $end
$var wire 1 2j in1 $end
$var wire 1 2j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5j out $end
$var wire 1 3j in1 $end
$var wire 1 4j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fi out $end
$var wire 1 5j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ii Out $end
$var wire 1 h+ S $end
$var wire 1 Yi InpA $end
$var wire 1 ]i InpB $end
$var wire 1 6j notS $end
$var wire 1 7j nand1 $end
$var wire 1 8j nand2 $end
$var wire 1 9j inputA $end
$var wire 1 :j inputB $end
$var wire 1 ;j final_not $end

$scope module S_not $end
$var wire 1 6j out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7j out $end
$var wire 1 6j in1 $end
$var wire 1 Yi in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9j out $end
$var wire 1 7j in1 $end
$var wire 1 7j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8j out $end
$var wire 1 h+ in1 $end
$var wire 1 ]i in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :j out $end
$var wire 1 8j in1 $end
$var wire 1 8j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;j out $end
$var wire 1 9j in1 $end
$var wire 1 :j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ii out $end
$var wire 1 ;j in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 p^ Out $end
$var wire 1 Ti S $end
$var wire 1 ai InpA $end
$var wire 1 bi InpB $end
$var wire 1 <j notS $end
$var wire 1 =j nand1 $end
$var wire 1 >j nand2 $end
$var wire 1 ?j inputA $end
$var wire 1 @j inputB $end
$var wire 1 Aj final_not $end

$scope module S_not $end
$var wire 1 <j out $end
$var wire 1 Ti in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =j out $end
$var wire 1 <j in1 $end
$var wire 1 ai in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?j out $end
$var wire 1 =j in1 $end
$var wire 1 =j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >j out $end
$var wire 1 Ti in1 $end
$var wire 1 bi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @j out $end
$var wire 1 >j in1 $end
$var wire 1 >j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Aj out $end
$var wire 1 ?j in1 $end
$var wire 1 @j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p^ out $end
$var wire 1 Aj in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 o^ Out $end
$var wire 1 Ti S $end
$var wire 1 ci InpA $end
$var wire 1 di InpB $end
$var wire 1 Bj notS $end
$var wire 1 Cj nand1 $end
$var wire 1 Dj nand2 $end
$var wire 1 Ej inputA $end
$var wire 1 Fj inputB $end
$var wire 1 Gj final_not $end

$scope module S_not $end
$var wire 1 Bj out $end
$var wire 1 Ti in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cj out $end
$var wire 1 Bj in1 $end
$var wire 1 ci in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ej out $end
$var wire 1 Cj in1 $end
$var wire 1 Cj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dj out $end
$var wire 1 Ti in1 $end
$var wire 1 di in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fj out $end
$var wire 1 Dj in1 $end
$var wire 1 Dj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gj out $end
$var wire 1 Ej in1 $end
$var wire 1 Fj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o^ out $end
$var wire 1 Gj in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 n^ Out $end
$var wire 1 Ti S $end
$var wire 1 ei InpA $end
$var wire 1 fi InpB $end
$var wire 1 Hj notS $end
$var wire 1 Ij nand1 $end
$var wire 1 Jj nand2 $end
$var wire 1 Kj inputA $end
$var wire 1 Lj inputB $end
$var wire 1 Mj final_not $end

$scope module S_not $end
$var wire 1 Hj out $end
$var wire 1 Ti in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ij out $end
$var wire 1 Hj in1 $end
$var wire 1 ei in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kj out $end
$var wire 1 Ij in1 $end
$var wire 1 Ij in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jj out $end
$var wire 1 Ti in1 $end
$var wire 1 fi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lj out $end
$var wire 1 Jj in1 $end
$var wire 1 Jj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mj out $end
$var wire 1 Kj in1 $end
$var wire 1 Lj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n^ out $end
$var wire 1 Mj in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 m^ Out $end
$var wire 1 Ti S $end
$var wire 1 gi InpA $end
$var wire 1 ii InpB $end
$var wire 1 Nj notS $end
$var wire 1 Oj nand1 $end
$var wire 1 Pj nand2 $end
$var wire 1 Qj inputA $end
$var wire 1 Rj inputB $end
$var wire 1 Sj final_not $end

$scope module S_not $end
$var wire 1 Nj out $end
$var wire 1 Ti in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Oj out $end
$var wire 1 Nj in1 $end
$var wire 1 gi in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qj out $end
$var wire 1 Oj in1 $end
$var wire 1 Oj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pj out $end
$var wire 1 Ti in1 $end
$var wire 1 ii in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rj out $end
$var wire 1 Pj in1 $end
$var wire 1 Pj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sj out $end
$var wire 1 Qj in1 $end
$var wire 1 Rj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m^ out $end
$var wire 1 Sj in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 P. Out [3] $end
$var wire 1 Q. Out [2] $end
$var wire 1 R. Out [1] $end
$var wire 1 S. Out [0] $end
$var wire 1 Tj S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 y^ InpA [3] $end
$var wire 1 z^ InpA [2] $end
$var wire 1 {^ InpA [1] $end
$var wire 1 |^ InpA [0] $end
$var wire 1 q^ InpB [3] $end
$var wire 1 r^ InpB [2] $end
$var wire 1 s^ InpB [1] $end
$var wire 1 t^ InpB [0] $end
$var wire 1 Uj InpC [3] $end
$var wire 1 Vj InpC [2] $end
$var wire 1 Wj InpC [1] $end
$var wire 1 Xj InpC [0] $end
$var wire 1 Yj InpD [3] $end
$var wire 1 Zj InpD [2] $end
$var wire 1 [j InpD [1] $end
$var wire 1 \j InpD [0] $end
$var wire 1 ]j stage1_1_bit0 $end
$var wire 1 ^j stage1_2_bit0 $end
$var wire 1 _j stage1_1_bit1 $end
$var wire 1 `j stage1_2_bit1 $end
$var wire 1 aj stage1_1_bit2 $end
$var wire 1 bj stage1_2_bit2 $end
$var wire 1 cj stage1_1_bit3 $end
$var wire 1 dj stage1_2_bit4 $end
$var wire 1 ej stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ]j Out $end
$var wire 1 g+ S $end
$var wire 1 |^ InpA $end
$var wire 1 t^ InpB $end
$var wire 1 fj notS $end
$var wire 1 gj nand1 $end
$var wire 1 hj nand2 $end
$var wire 1 ij inputA $end
$var wire 1 jj inputB $end
$var wire 1 kj final_not $end

$scope module S_not $end
$var wire 1 fj out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gj out $end
$var wire 1 fj in1 $end
$var wire 1 |^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ij out $end
$var wire 1 gj in1 $end
$var wire 1 gj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hj out $end
$var wire 1 g+ in1 $end
$var wire 1 t^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jj out $end
$var wire 1 hj in1 $end
$var wire 1 hj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kj out $end
$var wire 1 ij in1 $end
$var wire 1 jj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]j out $end
$var wire 1 kj in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 _j Out $end
$var wire 1 g+ S $end
$var wire 1 {^ InpA $end
$var wire 1 s^ InpB $end
$var wire 1 lj notS $end
$var wire 1 mj nand1 $end
$var wire 1 nj nand2 $end
$var wire 1 oj inputA $end
$var wire 1 pj inputB $end
$var wire 1 qj final_not $end

$scope module S_not $end
$var wire 1 lj out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mj out $end
$var wire 1 lj in1 $end
$var wire 1 {^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oj out $end
$var wire 1 mj in1 $end
$var wire 1 mj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nj out $end
$var wire 1 g+ in1 $end
$var wire 1 s^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pj out $end
$var wire 1 nj in1 $end
$var wire 1 nj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qj out $end
$var wire 1 oj in1 $end
$var wire 1 pj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _j out $end
$var wire 1 qj in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 aj Out $end
$var wire 1 g+ S $end
$var wire 1 z^ InpA $end
$var wire 1 r^ InpB $end
$var wire 1 rj notS $end
$var wire 1 sj nand1 $end
$var wire 1 tj nand2 $end
$var wire 1 uj inputA $end
$var wire 1 vj inputB $end
$var wire 1 wj final_not $end

$scope module S_not $end
$var wire 1 rj out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sj out $end
$var wire 1 rj in1 $end
$var wire 1 z^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uj out $end
$var wire 1 sj in1 $end
$var wire 1 sj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tj out $end
$var wire 1 g+ in1 $end
$var wire 1 r^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vj out $end
$var wire 1 tj in1 $end
$var wire 1 tj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wj out $end
$var wire 1 uj in1 $end
$var wire 1 vj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aj out $end
$var wire 1 wj in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 cj Out $end
$var wire 1 g+ S $end
$var wire 1 y^ InpA $end
$var wire 1 q^ InpB $end
$var wire 1 xj notS $end
$var wire 1 yj nand1 $end
$var wire 1 zj nand2 $end
$var wire 1 {j inputA $end
$var wire 1 |j inputB $end
$var wire 1 }j final_not $end

$scope module S_not $end
$var wire 1 xj out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yj out $end
$var wire 1 xj in1 $end
$var wire 1 y^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {j out $end
$var wire 1 yj in1 $end
$var wire 1 yj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zj out $end
$var wire 1 g+ in1 $end
$var wire 1 q^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |j out $end
$var wire 1 zj in1 $end
$var wire 1 zj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }j out $end
$var wire 1 {j in1 $end
$var wire 1 |j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cj out $end
$var wire 1 }j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ^j Out $end
$var wire 1 g+ S $end
$var wire 1 Xj InpA $end
$var wire 1 \j InpB $end
$var wire 1 ~j notS $end
$var wire 1 !k nand1 $end
$var wire 1 "k nand2 $end
$var wire 1 #k inputA $end
$var wire 1 $k inputB $end
$var wire 1 %k final_not $end

$scope module S_not $end
$var wire 1 ~j out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !k out $end
$var wire 1 ~j in1 $end
$var wire 1 Xj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #k out $end
$var wire 1 !k in1 $end
$var wire 1 !k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "k out $end
$var wire 1 g+ in1 $end
$var wire 1 \j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $k out $end
$var wire 1 "k in1 $end
$var wire 1 "k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %k out $end
$var wire 1 #k in1 $end
$var wire 1 $k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^j out $end
$var wire 1 %k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 `j Out $end
$var wire 1 g+ S $end
$var wire 1 Wj InpA $end
$var wire 1 [j InpB $end
$var wire 1 &k notS $end
$var wire 1 'k nand1 $end
$var wire 1 (k nand2 $end
$var wire 1 )k inputA $end
$var wire 1 *k inputB $end
$var wire 1 +k final_not $end

$scope module S_not $end
$var wire 1 &k out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'k out $end
$var wire 1 &k in1 $end
$var wire 1 Wj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )k out $end
$var wire 1 'k in1 $end
$var wire 1 'k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (k out $end
$var wire 1 g+ in1 $end
$var wire 1 [j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *k out $end
$var wire 1 (k in1 $end
$var wire 1 (k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +k out $end
$var wire 1 )k in1 $end
$var wire 1 *k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `j out $end
$var wire 1 +k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 bj Out $end
$var wire 1 g+ S $end
$var wire 1 Vj InpA $end
$var wire 1 Zj InpB $end
$var wire 1 ,k notS $end
$var wire 1 -k nand1 $end
$var wire 1 .k nand2 $end
$var wire 1 /k inputA $end
$var wire 1 0k inputB $end
$var wire 1 1k final_not $end

$scope module S_not $end
$var wire 1 ,k out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -k out $end
$var wire 1 ,k in1 $end
$var wire 1 Vj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /k out $end
$var wire 1 -k in1 $end
$var wire 1 -k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .k out $end
$var wire 1 g+ in1 $end
$var wire 1 Zj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0k out $end
$var wire 1 .k in1 $end
$var wire 1 .k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1k out $end
$var wire 1 /k in1 $end
$var wire 1 0k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bj out $end
$var wire 1 1k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ej Out $end
$var wire 1 g+ S $end
$var wire 1 Uj InpA $end
$var wire 1 Yj InpB $end
$var wire 1 2k notS $end
$var wire 1 3k nand1 $end
$var wire 1 4k nand2 $end
$var wire 1 5k inputA $end
$var wire 1 6k inputB $end
$var wire 1 7k final_not $end

$scope module S_not $end
$var wire 1 2k out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3k out $end
$var wire 1 2k in1 $end
$var wire 1 Uj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5k out $end
$var wire 1 3k in1 $end
$var wire 1 3k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4k out $end
$var wire 1 g+ in1 $end
$var wire 1 Yj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6k out $end
$var wire 1 4k in1 $end
$var wire 1 4k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7k out $end
$var wire 1 5k in1 $end
$var wire 1 6k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ej out $end
$var wire 1 7k in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 S. Out $end
$var wire 1 Tj S $end
$var wire 1 ]j InpA $end
$var wire 1 ^j InpB $end
$var wire 1 8k notS $end
$var wire 1 9k nand1 $end
$var wire 1 :k nand2 $end
$var wire 1 ;k inputA $end
$var wire 1 <k inputB $end
$var wire 1 =k final_not $end

$scope module S_not $end
$var wire 1 8k out $end
$var wire 1 Tj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9k out $end
$var wire 1 8k in1 $end
$var wire 1 ]j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;k out $end
$var wire 1 9k in1 $end
$var wire 1 9k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :k out $end
$var wire 1 Tj in1 $end
$var wire 1 ^j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <k out $end
$var wire 1 :k in1 $end
$var wire 1 :k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =k out $end
$var wire 1 ;k in1 $end
$var wire 1 <k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S. out $end
$var wire 1 =k in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 R. Out $end
$var wire 1 Tj S $end
$var wire 1 _j InpA $end
$var wire 1 `j InpB $end
$var wire 1 >k notS $end
$var wire 1 ?k nand1 $end
$var wire 1 @k nand2 $end
$var wire 1 Ak inputA $end
$var wire 1 Bk inputB $end
$var wire 1 Ck final_not $end

$scope module S_not $end
$var wire 1 >k out $end
$var wire 1 Tj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?k out $end
$var wire 1 >k in1 $end
$var wire 1 _j in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ak out $end
$var wire 1 ?k in1 $end
$var wire 1 ?k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @k out $end
$var wire 1 Tj in1 $end
$var wire 1 `j in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bk out $end
$var wire 1 @k in1 $end
$var wire 1 @k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ck out $end
$var wire 1 Ak in1 $end
$var wire 1 Bk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R. out $end
$var wire 1 Ck in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Q. Out $end
$var wire 1 Tj S $end
$var wire 1 aj InpA $end
$var wire 1 bj InpB $end
$var wire 1 Dk notS $end
$var wire 1 Ek nand1 $end
$var wire 1 Fk nand2 $end
$var wire 1 Gk inputA $end
$var wire 1 Hk inputB $end
$var wire 1 Ik final_not $end

$scope module S_not $end
$var wire 1 Dk out $end
$var wire 1 Tj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ek out $end
$var wire 1 Dk in1 $end
$var wire 1 aj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gk out $end
$var wire 1 Ek in1 $end
$var wire 1 Ek in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fk out $end
$var wire 1 Tj in1 $end
$var wire 1 bj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hk out $end
$var wire 1 Fk in1 $end
$var wire 1 Fk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ik out $end
$var wire 1 Gk in1 $end
$var wire 1 Hk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q. out $end
$var wire 1 Ik in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 P. Out $end
$var wire 1 Tj S $end
$var wire 1 cj InpA $end
$var wire 1 ej InpB $end
$var wire 1 Jk notS $end
$var wire 1 Kk nand1 $end
$var wire 1 Lk nand2 $end
$var wire 1 Mk inputA $end
$var wire 1 Nk inputB $end
$var wire 1 Ok final_not $end

$scope module S_not $end
$var wire 1 Jk out $end
$var wire 1 Tj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kk out $end
$var wire 1 Jk in1 $end
$var wire 1 cj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mk out $end
$var wire 1 Kk in1 $end
$var wire 1 Kk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lk out $end
$var wire 1 Tj in1 $end
$var wire 1 ej in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nk out $end
$var wire 1 Lk in1 $end
$var wire 1 Lk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ok out $end
$var wire 1 Mk in1 $end
$var wire 1 Nk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P. out $end
$var wire 1 Ok in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 L. Out [3] $end
$var wire 1 M. Out [2] $end
$var wire 1 N. Out [1] $end
$var wire 1 O. Out [0] $end
$var wire 1 Pk S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 u^ InpA [3] $end
$var wire 1 v^ InpA [2] $end
$var wire 1 w^ InpA [1] $end
$var wire 1 x^ InpA [0] $end
$var wire 1 m^ InpB [3] $end
$var wire 1 n^ InpB [2] $end
$var wire 1 o^ InpB [1] $end
$var wire 1 p^ InpB [0] $end
$var wire 1 Qk InpC [3] $end
$var wire 1 Rk InpC [2] $end
$var wire 1 Sk InpC [1] $end
$var wire 1 Tk InpC [0] $end
$var wire 1 Uk InpD [3] $end
$var wire 1 Vk InpD [2] $end
$var wire 1 Wk InpD [1] $end
$var wire 1 Xk InpD [0] $end
$var wire 1 Yk stage1_1_bit0 $end
$var wire 1 Zk stage1_2_bit0 $end
$var wire 1 [k stage1_1_bit1 $end
$var wire 1 \k stage1_2_bit1 $end
$var wire 1 ]k stage1_1_bit2 $end
$var wire 1 ^k stage1_2_bit2 $end
$var wire 1 _k stage1_1_bit3 $end
$var wire 1 `k stage1_2_bit4 $end
$var wire 1 ak stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Yk Out $end
$var wire 1 g+ S $end
$var wire 1 x^ InpA $end
$var wire 1 p^ InpB $end
$var wire 1 bk notS $end
$var wire 1 ck nand1 $end
$var wire 1 dk nand2 $end
$var wire 1 ek inputA $end
$var wire 1 fk inputB $end
$var wire 1 gk final_not $end

$scope module S_not $end
$var wire 1 bk out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ck out $end
$var wire 1 bk in1 $end
$var wire 1 x^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ek out $end
$var wire 1 ck in1 $end
$var wire 1 ck in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dk out $end
$var wire 1 g+ in1 $end
$var wire 1 p^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fk out $end
$var wire 1 dk in1 $end
$var wire 1 dk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gk out $end
$var wire 1 ek in1 $end
$var wire 1 fk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yk out $end
$var wire 1 gk in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 [k Out $end
$var wire 1 g+ S $end
$var wire 1 w^ InpA $end
$var wire 1 o^ InpB $end
$var wire 1 hk notS $end
$var wire 1 ik nand1 $end
$var wire 1 jk nand2 $end
$var wire 1 kk inputA $end
$var wire 1 lk inputB $end
$var wire 1 mk final_not $end

$scope module S_not $end
$var wire 1 hk out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ik out $end
$var wire 1 hk in1 $end
$var wire 1 w^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kk out $end
$var wire 1 ik in1 $end
$var wire 1 ik in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jk out $end
$var wire 1 g+ in1 $end
$var wire 1 o^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lk out $end
$var wire 1 jk in1 $end
$var wire 1 jk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mk out $end
$var wire 1 kk in1 $end
$var wire 1 lk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [k out $end
$var wire 1 mk in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ]k Out $end
$var wire 1 g+ S $end
$var wire 1 v^ InpA $end
$var wire 1 n^ InpB $end
$var wire 1 nk notS $end
$var wire 1 ok nand1 $end
$var wire 1 pk nand2 $end
$var wire 1 qk inputA $end
$var wire 1 rk inputB $end
$var wire 1 sk final_not $end

$scope module S_not $end
$var wire 1 nk out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ok out $end
$var wire 1 nk in1 $end
$var wire 1 v^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qk out $end
$var wire 1 ok in1 $end
$var wire 1 ok in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pk out $end
$var wire 1 g+ in1 $end
$var wire 1 n^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rk out $end
$var wire 1 pk in1 $end
$var wire 1 pk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sk out $end
$var wire 1 qk in1 $end
$var wire 1 rk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]k out $end
$var wire 1 sk in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 _k Out $end
$var wire 1 g+ S $end
$var wire 1 u^ InpA $end
$var wire 1 m^ InpB $end
$var wire 1 tk notS $end
$var wire 1 uk nand1 $end
$var wire 1 vk nand2 $end
$var wire 1 wk inputA $end
$var wire 1 xk inputB $end
$var wire 1 yk final_not $end

$scope module S_not $end
$var wire 1 tk out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uk out $end
$var wire 1 tk in1 $end
$var wire 1 u^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wk out $end
$var wire 1 uk in1 $end
$var wire 1 uk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vk out $end
$var wire 1 g+ in1 $end
$var wire 1 m^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xk out $end
$var wire 1 vk in1 $end
$var wire 1 vk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yk out $end
$var wire 1 wk in1 $end
$var wire 1 xk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _k out $end
$var wire 1 yk in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Zk Out $end
$var wire 1 g+ S $end
$var wire 1 Tk InpA $end
$var wire 1 Xk InpB $end
$var wire 1 zk notS $end
$var wire 1 {k nand1 $end
$var wire 1 |k nand2 $end
$var wire 1 }k inputA $end
$var wire 1 ~k inputB $end
$var wire 1 !l final_not $end

$scope module S_not $end
$var wire 1 zk out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {k out $end
$var wire 1 zk in1 $end
$var wire 1 Tk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }k out $end
$var wire 1 {k in1 $end
$var wire 1 {k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |k out $end
$var wire 1 g+ in1 $end
$var wire 1 Xk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~k out $end
$var wire 1 |k in1 $end
$var wire 1 |k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !l out $end
$var wire 1 }k in1 $end
$var wire 1 ~k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Zk out $end
$var wire 1 !l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 \k Out $end
$var wire 1 g+ S $end
$var wire 1 Sk InpA $end
$var wire 1 Wk InpB $end
$var wire 1 "l notS $end
$var wire 1 #l nand1 $end
$var wire 1 $l nand2 $end
$var wire 1 %l inputA $end
$var wire 1 &l inputB $end
$var wire 1 'l final_not $end

$scope module S_not $end
$var wire 1 "l out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #l out $end
$var wire 1 "l in1 $end
$var wire 1 Sk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %l out $end
$var wire 1 #l in1 $end
$var wire 1 #l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $l out $end
$var wire 1 g+ in1 $end
$var wire 1 Wk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &l out $end
$var wire 1 $l in1 $end
$var wire 1 $l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'l out $end
$var wire 1 %l in1 $end
$var wire 1 &l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \k out $end
$var wire 1 'l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ^k Out $end
$var wire 1 g+ S $end
$var wire 1 Rk InpA $end
$var wire 1 Vk InpB $end
$var wire 1 (l notS $end
$var wire 1 )l nand1 $end
$var wire 1 *l nand2 $end
$var wire 1 +l inputA $end
$var wire 1 ,l inputB $end
$var wire 1 -l final_not $end

$scope module S_not $end
$var wire 1 (l out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )l out $end
$var wire 1 (l in1 $end
$var wire 1 Rk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +l out $end
$var wire 1 )l in1 $end
$var wire 1 )l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *l out $end
$var wire 1 g+ in1 $end
$var wire 1 Vk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,l out $end
$var wire 1 *l in1 $end
$var wire 1 *l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -l out $end
$var wire 1 +l in1 $end
$var wire 1 ,l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^k out $end
$var wire 1 -l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ak Out $end
$var wire 1 g+ S $end
$var wire 1 Qk InpA $end
$var wire 1 Uk InpB $end
$var wire 1 .l notS $end
$var wire 1 /l nand1 $end
$var wire 1 0l nand2 $end
$var wire 1 1l inputA $end
$var wire 1 2l inputB $end
$var wire 1 3l final_not $end

$scope module S_not $end
$var wire 1 .l out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /l out $end
$var wire 1 .l in1 $end
$var wire 1 Qk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1l out $end
$var wire 1 /l in1 $end
$var wire 1 /l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0l out $end
$var wire 1 g+ in1 $end
$var wire 1 Uk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2l out $end
$var wire 1 0l in1 $end
$var wire 1 0l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3l out $end
$var wire 1 1l in1 $end
$var wire 1 2l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ak out $end
$var wire 1 3l in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 O. Out $end
$var wire 1 Pk S $end
$var wire 1 Yk InpA $end
$var wire 1 Zk InpB $end
$var wire 1 4l notS $end
$var wire 1 5l nand1 $end
$var wire 1 6l nand2 $end
$var wire 1 7l inputA $end
$var wire 1 8l inputB $end
$var wire 1 9l final_not $end

$scope module S_not $end
$var wire 1 4l out $end
$var wire 1 Pk in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5l out $end
$var wire 1 4l in1 $end
$var wire 1 Yk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7l out $end
$var wire 1 5l in1 $end
$var wire 1 5l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6l out $end
$var wire 1 Pk in1 $end
$var wire 1 Zk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8l out $end
$var wire 1 6l in1 $end
$var wire 1 6l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9l out $end
$var wire 1 7l in1 $end
$var wire 1 8l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O. out $end
$var wire 1 9l in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 N. Out $end
$var wire 1 Pk S $end
$var wire 1 [k InpA $end
$var wire 1 \k InpB $end
$var wire 1 :l notS $end
$var wire 1 ;l nand1 $end
$var wire 1 <l nand2 $end
$var wire 1 =l inputA $end
$var wire 1 >l inputB $end
$var wire 1 ?l final_not $end

$scope module S_not $end
$var wire 1 :l out $end
$var wire 1 Pk in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;l out $end
$var wire 1 :l in1 $end
$var wire 1 [k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =l out $end
$var wire 1 ;l in1 $end
$var wire 1 ;l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <l out $end
$var wire 1 Pk in1 $end
$var wire 1 \k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >l out $end
$var wire 1 <l in1 $end
$var wire 1 <l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?l out $end
$var wire 1 =l in1 $end
$var wire 1 >l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N. out $end
$var wire 1 ?l in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 M. Out $end
$var wire 1 Pk S $end
$var wire 1 ]k InpA $end
$var wire 1 ^k InpB $end
$var wire 1 @l notS $end
$var wire 1 Al nand1 $end
$var wire 1 Bl nand2 $end
$var wire 1 Cl inputA $end
$var wire 1 Dl inputB $end
$var wire 1 El final_not $end

$scope module S_not $end
$var wire 1 @l out $end
$var wire 1 Pk in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Al out $end
$var wire 1 @l in1 $end
$var wire 1 ]k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cl out $end
$var wire 1 Al in1 $end
$var wire 1 Al in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bl out $end
$var wire 1 Pk in1 $end
$var wire 1 ^k in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dl out $end
$var wire 1 Bl in1 $end
$var wire 1 Bl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 El out $end
$var wire 1 Cl in1 $end
$var wire 1 Dl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M. out $end
$var wire 1 El in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 L. Out $end
$var wire 1 Pk S $end
$var wire 1 _k InpA $end
$var wire 1 ak InpB $end
$var wire 1 Fl notS $end
$var wire 1 Gl nand1 $end
$var wire 1 Hl nand2 $end
$var wire 1 Il inputA $end
$var wire 1 Jl inputB $end
$var wire 1 Kl final_not $end

$scope module S_not $end
$var wire 1 Fl out $end
$var wire 1 Pk in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gl out $end
$var wire 1 Fl in1 $end
$var wire 1 _k in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Il out $end
$var wire 1 Gl in1 $end
$var wire 1 Gl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hl out $end
$var wire 1 Pk in1 $end
$var wire 1 ak in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jl out $end
$var wire 1 Hl in1 $end
$var wire 1 Hl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kl out $end
$var wire 1 Il in1 $end
$var wire 1 Jl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L. out $end
$var wire 1 Kl in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 H. Out [3] $end
$var wire 1 I. Out [2] $end
$var wire 1 J. Out [1] $end
$var wire 1 K. Out [0] $end
$var wire 1 Ll S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 q^ InpA [3] $end
$var wire 1 r^ InpA [2] $end
$var wire 1 s^ InpA [1] $end
$var wire 1 t^ InpA [0] $end
$var wire 1 Ml InpB [3] $end
$var wire 1 Nl InpB [2] $end
$var wire 1 Ol InpB [1] $end
$var wire 1 Pl InpB [0] $end
$var wire 1 Ql InpC [3] $end
$var wire 1 Rl InpC [2] $end
$var wire 1 Sl InpC [1] $end
$var wire 1 Tl InpC [0] $end
$var wire 1 Ul InpD [3] $end
$var wire 1 Vl InpD [2] $end
$var wire 1 Wl InpD [1] $end
$var wire 1 Xl InpD [0] $end
$var wire 1 Yl stage1_1_bit0 $end
$var wire 1 Zl stage1_2_bit0 $end
$var wire 1 [l stage1_1_bit1 $end
$var wire 1 \l stage1_2_bit1 $end
$var wire 1 ]l stage1_1_bit2 $end
$var wire 1 ^l stage1_2_bit2 $end
$var wire 1 _l stage1_1_bit3 $end
$var wire 1 `l stage1_2_bit4 $end
$var wire 1 al stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Yl Out $end
$var wire 1 g+ S $end
$var wire 1 t^ InpA $end
$var wire 1 Pl InpB $end
$var wire 1 bl notS $end
$var wire 1 cl nand1 $end
$var wire 1 dl nand2 $end
$var wire 1 el inputA $end
$var wire 1 fl inputB $end
$var wire 1 gl final_not $end

$scope module S_not $end
$var wire 1 bl out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cl out $end
$var wire 1 bl in1 $end
$var wire 1 t^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 el out $end
$var wire 1 cl in1 $end
$var wire 1 cl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dl out $end
$var wire 1 g+ in1 $end
$var wire 1 Pl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fl out $end
$var wire 1 dl in1 $end
$var wire 1 dl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gl out $end
$var wire 1 el in1 $end
$var wire 1 fl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yl out $end
$var wire 1 gl in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 [l Out $end
$var wire 1 g+ S $end
$var wire 1 s^ InpA $end
$var wire 1 Ol InpB $end
$var wire 1 hl notS $end
$var wire 1 il nand1 $end
$var wire 1 jl nand2 $end
$var wire 1 kl inputA $end
$var wire 1 ll inputB $end
$var wire 1 ml final_not $end

$scope module S_not $end
$var wire 1 hl out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 il out $end
$var wire 1 hl in1 $end
$var wire 1 s^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kl out $end
$var wire 1 il in1 $end
$var wire 1 il in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jl out $end
$var wire 1 g+ in1 $end
$var wire 1 Ol in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ll out $end
$var wire 1 jl in1 $end
$var wire 1 jl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ml out $end
$var wire 1 kl in1 $end
$var wire 1 ll in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [l out $end
$var wire 1 ml in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ]l Out $end
$var wire 1 g+ S $end
$var wire 1 r^ InpA $end
$var wire 1 Nl InpB $end
$var wire 1 nl notS $end
$var wire 1 ol nand1 $end
$var wire 1 pl nand2 $end
$var wire 1 ql inputA $end
$var wire 1 rl inputB $end
$var wire 1 sl final_not $end

$scope module S_not $end
$var wire 1 nl out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ol out $end
$var wire 1 nl in1 $end
$var wire 1 r^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ql out $end
$var wire 1 ol in1 $end
$var wire 1 ol in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pl out $end
$var wire 1 g+ in1 $end
$var wire 1 Nl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rl out $end
$var wire 1 pl in1 $end
$var wire 1 pl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sl out $end
$var wire 1 ql in1 $end
$var wire 1 rl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]l out $end
$var wire 1 sl in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 _l Out $end
$var wire 1 g+ S $end
$var wire 1 q^ InpA $end
$var wire 1 Ml InpB $end
$var wire 1 tl notS $end
$var wire 1 ul nand1 $end
$var wire 1 vl nand2 $end
$var wire 1 wl inputA $end
$var wire 1 xl inputB $end
$var wire 1 yl final_not $end

$scope module S_not $end
$var wire 1 tl out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ul out $end
$var wire 1 tl in1 $end
$var wire 1 q^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wl out $end
$var wire 1 ul in1 $end
$var wire 1 ul in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vl out $end
$var wire 1 g+ in1 $end
$var wire 1 Ml in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xl out $end
$var wire 1 vl in1 $end
$var wire 1 vl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yl out $end
$var wire 1 wl in1 $end
$var wire 1 xl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _l out $end
$var wire 1 yl in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Zl Out $end
$var wire 1 g+ S $end
$var wire 1 Tl InpA $end
$var wire 1 Xl InpB $end
$var wire 1 zl notS $end
$var wire 1 {l nand1 $end
$var wire 1 |l nand2 $end
$var wire 1 }l inputA $end
$var wire 1 ~l inputB $end
$var wire 1 !m final_not $end

$scope module S_not $end
$var wire 1 zl out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {l out $end
$var wire 1 zl in1 $end
$var wire 1 Tl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }l out $end
$var wire 1 {l in1 $end
$var wire 1 {l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |l out $end
$var wire 1 g+ in1 $end
$var wire 1 Xl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~l out $end
$var wire 1 |l in1 $end
$var wire 1 |l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !m out $end
$var wire 1 }l in1 $end
$var wire 1 ~l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Zl out $end
$var wire 1 !m in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 \l Out $end
$var wire 1 g+ S $end
$var wire 1 Sl InpA $end
$var wire 1 Wl InpB $end
$var wire 1 "m notS $end
$var wire 1 #m nand1 $end
$var wire 1 $m nand2 $end
$var wire 1 %m inputA $end
$var wire 1 &m inputB $end
$var wire 1 'm final_not $end

$scope module S_not $end
$var wire 1 "m out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #m out $end
$var wire 1 "m in1 $end
$var wire 1 Sl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %m out $end
$var wire 1 #m in1 $end
$var wire 1 #m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $m out $end
$var wire 1 g+ in1 $end
$var wire 1 Wl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &m out $end
$var wire 1 $m in1 $end
$var wire 1 $m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'm out $end
$var wire 1 %m in1 $end
$var wire 1 &m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \l out $end
$var wire 1 'm in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ^l Out $end
$var wire 1 g+ S $end
$var wire 1 Rl InpA $end
$var wire 1 Vl InpB $end
$var wire 1 (m notS $end
$var wire 1 )m nand1 $end
$var wire 1 *m nand2 $end
$var wire 1 +m inputA $end
$var wire 1 ,m inputB $end
$var wire 1 -m final_not $end

$scope module S_not $end
$var wire 1 (m out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )m out $end
$var wire 1 (m in1 $end
$var wire 1 Rl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +m out $end
$var wire 1 )m in1 $end
$var wire 1 )m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *m out $end
$var wire 1 g+ in1 $end
$var wire 1 Vl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,m out $end
$var wire 1 *m in1 $end
$var wire 1 *m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -m out $end
$var wire 1 +m in1 $end
$var wire 1 ,m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^l out $end
$var wire 1 -m in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 al Out $end
$var wire 1 g+ S $end
$var wire 1 Ql InpA $end
$var wire 1 Ul InpB $end
$var wire 1 .m notS $end
$var wire 1 /m nand1 $end
$var wire 1 0m nand2 $end
$var wire 1 1m inputA $end
$var wire 1 2m inputB $end
$var wire 1 3m final_not $end

$scope module S_not $end
$var wire 1 .m out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /m out $end
$var wire 1 .m in1 $end
$var wire 1 Ql in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1m out $end
$var wire 1 /m in1 $end
$var wire 1 /m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0m out $end
$var wire 1 g+ in1 $end
$var wire 1 Ul in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2m out $end
$var wire 1 0m in1 $end
$var wire 1 0m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3m out $end
$var wire 1 1m in1 $end
$var wire 1 2m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 al out $end
$var wire 1 3m in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 K. Out $end
$var wire 1 Ll S $end
$var wire 1 Yl InpA $end
$var wire 1 Zl InpB $end
$var wire 1 4m notS $end
$var wire 1 5m nand1 $end
$var wire 1 6m nand2 $end
$var wire 1 7m inputA $end
$var wire 1 8m inputB $end
$var wire 1 9m final_not $end

$scope module S_not $end
$var wire 1 4m out $end
$var wire 1 Ll in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5m out $end
$var wire 1 4m in1 $end
$var wire 1 Yl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7m out $end
$var wire 1 5m in1 $end
$var wire 1 5m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6m out $end
$var wire 1 Ll in1 $end
$var wire 1 Zl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8m out $end
$var wire 1 6m in1 $end
$var wire 1 6m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9m out $end
$var wire 1 7m in1 $end
$var wire 1 8m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K. out $end
$var wire 1 9m in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 J. Out $end
$var wire 1 Ll S $end
$var wire 1 [l InpA $end
$var wire 1 \l InpB $end
$var wire 1 :m notS $end
$var wire 1 ;m nand1 $end
$var wire 1 <m nand2 $end
$var wire 1 =m inputA $end
$var wire 1 >m inputB $end
$var wire 1 ?m final_not $end

$scope module S_not $end
$var wire 1 :m out $end
$var wire 1 Ll in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;m out $end
$var wire 1 :m in1 $end
$var wire 1 [l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =m out $end
$var wire 1 ;m in1 $end
$var wire 1 ;m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <m out $end
$var wire 1 Ll in1 $end
$var wire 1 \l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >m out $end
$var wire 1 <m in1 $end
$var wire 1 <m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?m out $end
$var wire 1 =m in1 $end
$var wire 1 >m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J. out $end
$var wire 1 ?m in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 I. Out $end
$var wire 1 Ll S $end
$var wire 1 ]l InpA $end
$var wire 1 ^l InpB $end
$var wire 1 @m notS $end
$var wire 1 Am nand1 $end
$var wire 1 Bm nand2 $end
$var wire 1 Cm inputA $end
$var wire 1 Dm inputB $end
$var wire 1 Em final_not $end

$scope module S_not $end
$var wire 1 @m out $end
$var wire 1 Ll in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Am out $end
$var wire 1 @m in1 $end
$var wire 1 ]l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cm out $end
$var wire 1 Am in1 $end
$var wire 1 Am in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bm out $end
$var wire 1 Ll in1 $end
$var wire 1 ^l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dm out $end
$var wire 1 Bm in1 $end
$var wire 1 Bm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Em out $end
$var wire 1 Cm in1 $end
$var wire 1 Dm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I. out $end
$var wire 1 Em in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 H. Out $end
$var wire 1 Ll S $end
$var wire 1 _l InpA $end
$var wire 1 al InpB $end
$var wire 1 Fm notS $end
$var wire 1 Gm nand1 $end
$var wire 1 Hm nand2 $end
$var wire 1 Im inputA $end
$var wire 1 Jm inputB $end
$var wire 1 Km final_not $end

$scope module S_not $end
$var wire 1 Fm out $end
$var wire 1 Ll in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gm out $end
$var wire 1 Fm in1 $end
$var wire 1 _l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Im out $end
$var wire 1 Gm in1 $end
$var wire 1 Gm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hm out $end
$var wire 1 Ll in1 $end
$var wire 1 al in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jm out $end
$var wire 1 Hm in1 $end
$var wire 1 Hm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Km out $end
$var wire 1 Im in1 $end
$var wire 1 Jm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H. out $end
$var wire 1 Km in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 D. Out [3] $end
$var wire 1 E. Out [2] $end
$var wire 1 F. Out [1] $end
$var wire 1 G. Out [0] $end
$var wire 1 Lm S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 m^ InpA [3] $end
$var wire 1 n^ InpA [2] $end
$var wire 1 o^ InpA [1] $end
$var wire 1 p^ InpA [0] $end
$var wire 1 Mm InpB [3] $end
$var wire 1 Nm InpB [2] $end
$var wire 1 Om InpB [1] $end
$var wire 1 Pm InpB [0] $end
$var wire 1 Qm InpC [3] $end
$var wire 1 Rm InpC [2] $end
$var wire 1 Sm InpC [1] $end
$var wire 1 Tm InpC [0] $end
$var wire 1 Um InpD [3] $end
$var wire 1 Vm InpD [2] $end
$var wire 1 Wm InpD [1] $end
$var wire 1 Xm InpD [0] $end
$var wire 1 Ym stage1_1_bit0 $end
$var wire 1 Zm stage1_2_bit0 $end
$var wire 1 [m stage1_1_bit1 $end
$var wire 1 \m stage1_2_bit1 $end
$var wire 1 ]m stage1_1_bit2 $end
$var wire 1 ^m stage1_2_bit2 $end
$var wire 1 _m stage1_1_bit3 $end
$var wire 1 `m stage1_2_bit4 $end
$var wire 1 am stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Ym Out $end
$var wire 1 g+ S $end
$var wire 1 p^ InpA $end
$var wire 1 Pm InpB $end
$var wire 1 bm notS $end
$var wire 1 cm nand1 $end
$var wire 1 dm nand2 $end
$var wire 1 em inputA $end
$var wire 1 fm inputB $end
$var wire 1 gm final_not $end

$scope module S_not $end
$var wire 1 bm out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cm out $end
$var wire 1 bm in1 $end
$var wire 1 p^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 em out $end
$var wire 1 cm in1 $end
$var wire 1 cm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dm out $end
$var wire 1 g+ in1 $end
$var wire 1 Pm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fm out $end
$var wire 1 dm in1 $end
$var wire 1 dm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gm out $end
$var wire 1 em in1 $end
$var wire 1 fm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ym out $end
$var wire 1 gm in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 [m Out $end
$var wire 1 g+ S $end
$var wire 1 o^ InpA $end
$var wire 1 Om InpB $end
$var wire 1 hm notS $end
$var wire 1 im nand1 $end
$var wire 1 jm nand2 $end
$var wire 1 km inputA $end
$var wire 1 lm inputB $end
$var wire 1 mm final_not $end

$scope module S_not $end
$var wire 1 hm out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 im out $end
$var wire 1 hm in1 $end
$var wire 1 o^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 km out $end
$var wire 1 im in1 $end
$var wire 1 im in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jm out $end
$var wire 1 g+ in1 $end
$var wire 1 Om in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lm out $end
$var wire 1 jm in1 $end
$var wire 1 jm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mm out $end
$var wire 1 km in1 $end
$var wire 1 lm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [m out $end
$var wire 1 mm in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ]m Out $end
$var wire 1 g+ S $end
$var wire 1 n^ InpA $end
$var wire 1 Nm InpB $end
$var wire 1 nm notS $end
$var wire 1 om nand1 $end
$var wire 1 pm nand2 $end
$var wire 1 qm inputA $end
$var wire 1 rm inputB $end
$var wire 1 sm final_not $end

$scope module S_not $end
$var wire 1 nm out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 om out $end
$var wire 1 nm in1 $end
$var wire 1 n^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qm out $end
$var wire 1 om in1 $end
$var wire 1 om in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pm out $end
$var wire 1 g+ in1 $end
$var wire 1 Nm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rm out $end
$var wire 1 pm in1 $end
$var wire 1 pm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sm out $end
$var wire 1 qm in1 $end
$var wire 1 rm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]m out $end
$var wire 1 sm in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 _m Out $end
$var wire 1 g+ S $end
$var wire 1 m^ InpA $end
$var wire 1 Mm InpB $end
$var wire 1 tm notS $end
$var wire 1 um nand1 $end
$var wire 1 vm nand2 $end
$var wire 1 wm inputA $end
$var wire 1 xm inputB $end
$var wire 1 ym final_not $end

$scope module S_not $end
$var wire 1 tm out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 um out $end
$var wire 1 tm in1 $end
$var wire 1 m^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wm out $end
$var wire 1 um in1 $end
$var wire 1 um in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vm out $end
$var wire 1 g+ in1 $end
$var wire 1 Mm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xm out $end
$var wire 1 vm in1 $end
$var wire 1 vm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ym out $end
$var wire 1 wm in1 $end
$var wire 1 xm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _m out $end
$var wire 1 ym in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Zm Out $end
$var wire 1 g+ S $end
$var wire 1 Tm InpA $end
$var wire 1 Xm InpB $end
$var wire 1 zm notS $end
$var wire 1 {m nand1 $end
$var wire 1 |m nand2 $end
$var wire 1 }m inputA $end
$var wire 1 ~m inputB $end
$var wire 1 !n final_not $end

$scope module S_not $end
$var wire 1 zm out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {m out $end
$var wire 1 zm in1 $end
$var wire 1 Tm in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }m out $end
$var wire 1 {m in1 $end
$var wire 1 {m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |m out $end
$var wire 1 g+ in1 $end
$var wire 1 Xm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~m out $end
$var wire 1 |m in1 $end
$var wire 1 |m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !n out $end
$var wire 1 }m in1 $end
$var wire 1 ~m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Zm out $end
$var wire 1 !n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 \m Out $end
$var wire 1 g+ S $end
$var wire 1 Sm InpA $end
$var wire 1 Wm InpB $end
$var wire 1 "n notS $end
$var wire 1 #n nand1 $end
$var wire 1 $n nand2 $end
$var wire 1 %n inputA $end
$var wire 1 &n inputB $end
$var wire 1 'n final_not $end

$scope module S_not $end
$var wire 1 "n out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #n out $end
$var wire 1 "n in1 $end
$var wire 1 Sm in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %n out $end
$var wire 1 #n in1 $end
$var wire 1 #n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $n out $end
$var wire 1 g+ in1 $end
$var wire 1 Wm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &n out $end
$var wire 1 $n in1 $end
$var wire 1 $n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'n out $end
$var wire 1 %n in1 $end
$var wire 1 &n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \m out $end
$var wire 1 'n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ^m Out $end
$var wire 1 g+ S $end
$var wire 1 Rm InpA $end
$var wire 1 Vm InpB $end
$var wire 1 (n notS $end
$var wire 1 )n nand1 $end
$var wire 1 *n nand2 $end
$var wire 1 +n inputA $end
$var wire 1 ,n inputB $end
$var wire 1 -n final_not $end

$scope module S_not $end
$var wire 1 (n out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )n out $end
$var wire 1 (n in1 $end
$var wire 1 Rm in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +n out $end
$var wire 1 )n in1 $end
$var wire 1 )n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *n out $end
$var wire 1 g+ in1 $end
$var wire 1 Vm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,n out $end
$var wire 1 *n in1 $end
$var wire 1 *n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -n out $end
$var wire 1 +n in1 $end
$var wire 1 ,n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^m out $end
$var wire 1 -n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 am Out $end
$var wire 1 g+ S $end
$var wire 1 Qm InpA $end
$var wire 1 Um InpB $end
$var wire 1 .n notS $end
$var wire 1 /n nand1 $end
$var wire 1 0n nand2 $end
$var wire 1 1n inputA $end
$var wire 1 2n inputB $end
$var wire 1 3n final_not $end

$scope module S_not $end
$var wire 1 .n out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /n out $end
$var wire 1 .n in1 $end
$var wire 1 Qm in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1n out $end
$var wire 1 /n in1 $end
$var wire 1 /n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0n out $end
$var wire 1 g+ in1 $end
$var wire 1 Um in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2n out $end
$var wire 1 0n in1 $end
$var wire 1 0n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3n out $end
$var wire 1 1n in1 $end
$var wire 1 2n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 am out $end
$var wire 1 3n in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 G. Out $end
$var wire 1 Lm S $end
$var wire 1 Ym InpA $end
$var wire 1 Zm InpB $end
$var wire 1 4n notS $end
$var wire 1 5n nand1 $end
$var wire 1 6n nand2 $end
$var wire 1 7n inputA $end
$var wire 1 8n inputB $end
$var wire 1 9n final_not $end

$scope module S_not $end
$var wire 1 4n out $end
$var wire 1 Lm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5n out $end
$var wire 1 4n in1 $end
$var wire 1 Ym in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7n out $end
$var wire 1 5n in1 $end
$var wire 1 5n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6n out $end
$var wire 1 Lm in1 $end
$var wire 1 Zm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8n out $end
$var wire 1 6n in1 $end
$var wire 1 6n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9n out $end
$var wire 1 7n in1 $end
$var wire 1 8n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G. out $end
$var wire 1 9n in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 F. Out $end
$var wire 1 Lm S $end
$var wire 1 [m InpA $end
$var wire 1 \m InpB $end
$var wire 1 :n notS $end
$var wire 1 ;n nand1 $end
$var wire 1 <n nand2 $end
$var wire 1 =n inputA $end
$var wire 1 >n inputB $end
$var wire 1 ?n final_not $end

$scope module S_not $end
$var wire 1 :n out $end
$var wire 1 Lm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;n out $end
$var wire 1 :n in1 $end
$var wire 1 [m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =n out $end
$var wire 1 ;n in1 $end
$var wire 1 ;n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <n out $end
$var wire 1 Lm in1 $end
$var wire 1 \m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >n out $end
$var wire 1 <n in1 $end
$var wire 1 <n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?n out $end
$var wire 1 =n in1 $end
$var wire 1 >n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F. out $end
$var wire 1 ?n in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 E. Out $end
$var wire 1 Lm S $end
$var wire 1 ]m InpA $end
$var wire 1 ^m InpB $end
$var wire 1 @n notS $end
$var wire 1 An nand1 $end
$var wire 1 Bn nand2 $end
$var wire 1 Cn inputA $end
$var wire 1 Dn inputB $end
$var wire 1 En final_not $end

$scope module S_not $end
$var wire 1 @n out $end
$var wire 1 Lm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 An out $end
$var wire 1 @n in1 $end
$var wire 1 ]m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cn out $end
$var wire 1 An in1 $end
$var wire 1 An in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bn out $end
$var wire 1 Lm in1 $end
$var wire 1 ^m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dn out $end
$var wire 1 Bn in1 $end
$var wire 1 Bn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 En out $end
$var wire 1 Cn in1 $end
$var wire 1 Dn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E. out $end
$var wire 1 En in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 D. Out $end
$var wire 1 Lm S $end
$var wire 1 _m InpA $end
$var wire 1 am InpB $end
$var wire 1 Fn notS $end
$var wire 1 Gn nand1 $end
$var wire 1 Hn nand2 $end
$var wire 1 In inputA $end
$var wire 1 Jn inputB $end
$var wire 1 Kn final_not $end

$scope module S_not $end
$var wire 1 Fn out $end
$var wire 1 Lm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gn out $end
$var wire 1 Fn in1 $end
$var wire 1 _m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 In out $end
$var wire 1 Gn in1 $end
$var wire 1 Gn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hn out $end
$var wire 1 Lm in1 $end
$var wire 1 am in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jn out $end
$var wire 1 Hn in1 $end
$var wire 1 Hn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kn out $end
$var wire 1 In in1 $end
$var wire 1 Jn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D. out $end
$var wire 1 Kn in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte0 $end
$var wire 1 ), Out [3] $end
$var wire 1 *, Out [2] $end
$var wire 1 +, Out [1] $end
$var wire 1 ,, Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 ~- InpA [3] $end
$var wire 1 !. InpA [2] $end
$var wire 1 ". InpA [1] $end
$var wire 1 #. InpA [0] $end
$var wire 1 0. InpB [3] $end
$var wire 1 1. InpB [2] $end
$var wire 1 2. InpB [1] $end
$var wire 1 3. InpB [0] $end
$var wire 1 @. InpC [3] $end
$var wire 1 A. InpC [2] $end
$var wire 1 B. InpC [1] $end
$var wire 1 C. InpC [0] $end
$var wire 1 P. InpD [3] $end
$var wire 1 Q. InpD [2] $end
$var wire 1 R. InpD [1] $end
$var wire 1 S. InpD [0] $end
$var wire 1 Ln stage1_1_bit0 $end
$var wire 1 Mn stage1_2_bit0 $end
$var wire 1 Nn stage1_1_bit1 $end
$var wire 1 On stage1_2_bit1 $end
$var wire 1 Pn stage1_1_bit2 $end
$var wire 1 Qn stage1_2_bit2 $end
$var wire 1 Rn stage1_1_bit3 $end
$var wire 1 Sn stage1_2_bit4 $end
$var wire 1 Tn stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Ln Out $end
$var wire 1 6" S $end
$var wire 1 #. InpA $end
$var wire 1 3. InpB $end
$var wire 1 Un notS $end
$var wire 1 Vn nand1 $end
$var wire 1 Wn nand2 $end
$var wire 1 Xn inputA $end
$var wire 1 Yn inputB $end
$var wire 1 Zn final_not $end

$scope module S_not $end
$var wire 1 Un out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vn out $end
$var wire 1 Un in1 $end
$var wire 1 #. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xn out $end
$var wire 1 Vn in1 $end
$var wire 1 Vn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wn out $end
$var wire 1 6" in1 $end
$var wire 1 3. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yn out $end
$var wire 1 Wn in1 $end
$var wire 1 Wn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zn out $end
$var wire 1 Xn in1 $end
$var wire 1 Yn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ln out $end
$var wire 1 Zn in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Nn Out $end
$var wire 1 6" S $end
$var wire 1 ". InpA $end
$var wire 1 2. InpB $end
$var wire 1 [n notS $end
$var wire 1 \n nand1 $end
$var wire 1 ]n nand2 $end
$var wire 1 ^n inputA $end
$var wire 1 _n inputB $end
$var wire 1 `n final_not $end

$scope module S_not $end
$var wire 1 [n out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \n out $end
$var wire 1 [n in1 $end
$var wire 1 ". in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^n out $end
$var wire 1 \n in1 $end
$var wire 1 \n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]n out $end
$var wire 1 6" in1 $end
$var wire 1 2. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _n out $end
$var wire 1 ]n in1 $end
$var wire 1 ]n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `n out $end
$var wire 1 ^n in1 $end
$var wire 1 _n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Nn out $end
$var wire 1 `n in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Pn Out $end
$var wire 1 6" S $end
$var wire 1 !. InpA $end
$var wire 1 1. InpB $end
$var wire 1 an notS $end
$var wire 1 bn nand1 $end
$var wire 1 cn nand2 $end
$var wire 1 dn inputA $end
$var wire 1 en inputB $end
$var wire 1 fn final_not $end

$scope module S_not $end
$var wire 1 an out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bn out $end
$var wire 1 an in1 $end
$var wire 1 !. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dn out $end
$var wire 1 bn in1 $end
$var wire 1 bn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cn out $end
$var wire 1 6" in1 $end
$var wire 1 1. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 en out $end
$var wire 1 cn in1 $end
$var wire 1 cn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fn out $end
$var wire 1 dn in1 $end
$var wire 1 en in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Pn out $end
$var wire 1 fn in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Rn Out $end
$var wire 1 6" S $end
$var wire 1 ~- InpA $end
$var wire 1 0. InpB $end
$var wire 1 gn notS $end
$var wire 1 hn nand1 $end
$var wire 1 in nand2 $end
$var wire 1 jn inputA $end
$var wire 1 kn inputB $end
$var wire 1 ln final_not $end

$scope module S_not $end
$var wire 1 gn out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hn out $end
$var wire 1 gn in1 $end
$var wire 1 ~- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jn out $end
$var wire 1 hn in1 $end
$var wire 1 hn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 in out $end
$var wire 1 6" in1 $end
$var wire 1 0. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kn out $end
$var wire 1 in in1 $end
$var wire 1 in in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ln out $end
$var wire 1 jn in1 $end
$var wire 1 kn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Rn out $end
$var wire 1 ln in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Mn Out $end
$var wire 1 6" S $end
$var wire 1 C. InpA $end
$var wire 1 S. InpB $end
$var wire 1 mn notS $end
$var wire 1 nn nand1 $end
$var wire 1 on nand2 $end
$var wire 1 pn inputA $end
$var wire 1 qn inputB $end
$var wire 1 rn final_not $end

$scope module S_not $end
$var wire 1 mn out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nn out $end
$var wire 1 mn in1 $end
$var wire 1 C. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pn out $end
$var wire 1 nn in1 $end
$var wire 1 nn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 on out $end
$var wire 1 6" in1 $end
$var wire 1 S. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qn out $end
$var wire 1 on in1 $end
$var wire 1 on in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rn out $end
$var wire 1 pn in1 $end
$var wire 1 qn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Mn out $end
$var wire 1 rn in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 On Out $end
$var wire 1 6" S $end
$var wire 1 B. InpA $end
$var wire 1 R. InpB $end
$var wire 1 sn notS $end
$var wire 1 tn nand1 $end
$var wire 1 un nand2 $end
$var wire 1 vn inputA $end
$var wire 1 wn inputB $end
$var wire 1 xn final_not $end

$scope module S_not $end
$var wire 1 sn out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tn out $end
$var wire 1 sn in1 $end
$var wire 1 B. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vn out $end
$var wire 1 tn in1 $end
$var wire 1 tn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 un out $end
$var wire 1 6" in1 $end
$var wire 1 R. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wn out $end
$var wire 1 un in1 $end
$var wire 1 un in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xn out $end
$var wire 1 vn in1 $end
$var wire 1 wn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 On out $end
$var wire 1 xn in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Qn Out $end
$var wire 1 6" S $end
$var wire 1 A. InpA $end
$var wire 1 Q. InpB $end
$var wire 1 yn notS $end
$var wire 1 zn nand1 $end
$var wire 1 {n nand2 $end
$var wire 1 |n inputA $end
$var wire 1 }n inputB $end
$var wire 1 ~n final_not $end

$scope module S_not $end
$var wire 1 yn out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zn out $end
$var wire 1 yn in1 $end
$var wire 1 A. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |n out $end
$var wire 1 zn in1 $end
$var wire 1 zn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {n out $end
$var wire 1 6" in1 $end
$var wire 1 Q. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }n out $end
$var wire 1 {n in1 $end
$var wire 1 {n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~n out $end
$var wire 1 |n in1 $end
$var wire 1 }n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Qn out $end
$var wire 1 ~n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Tn Out $end
$var wire 1 6" S $end
$var wire 1 @. InpA $end
$var wire 1 P. InpB $end
$var wire 1 !o notS $end
$var wire 1 "o nand1 $end
$var wire 1 #o nand2 $end
$var wire 1 $o inputA $end
$var wire 1 %o inputB $end
$var wire 1 &o final_not $end

$scope module S_not $end
$var wire 1 !o out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "o out $end
$var wire 1 !o in1 $end
$var wire 1 @. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $o out $end
$var wire 1 "o in1 $end
$var wire 1 "o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #o out $end
$var wire 1 6" in1 $end
$var wire 1 P. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %o out $end
$var wire 1 #o in1 $end
$var wire 1 #o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &o out $end
$var wire 1 $o in1 $end
$var wire 1 %o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Tn out $end
$var wire 1 &o in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ,, Out $end
$var wire 1 5" S $end
$var wire 1 Ln InpA $end
$var wire 1 Mn InpB $end
$var wire 1 'o notS $end
$var wire 1 (o nand1 $end
$var wire 1 )o nand2 $end
$var wire 1 *o inputA $end
$var wire 1 +o inputB $end
$var wire 1 ,o final_not $end

$scope module S_not $end
$var wire 1 'o out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (o out $end
$var wire 1 'o in1 $end
$var wire 1 Ln in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *o out $end
$var wire 1 (o in1 $end
$var wire 1 (o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )o out $end
$var wire 1 5" in1 $end
$var wire 1 Mn in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +o out $end
$var wire 1 )o in1 $end
$var wire 1 )o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,o out $end
$var wire 1 *o in1 $end
$var wire 1 +o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,, out $end
$var wire 1 ,o in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 +, Out $end
$var wire 1 5" S $end
$var wire 1 Nn InpA $end
$var wire 1 On InpB $end
$var wire 1 -o notS $end
$var wire 1 .o nand1 $end
$var wire 1 /o nand2 $end
$var wire 1 0o inputA $end
$var wire 1 1o inputB $end
$var wire 1 2o final_not $end

$scope module S_not $end
$var wire 1 -o out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .o out $end
$var wire 1 -o in1 $end
$var wire 1 Nn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0o out $end
$var wire 1 .o in1 $end
$var wire 1 .o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /o out $end
$var wire 1 5" in1 $end
$var wire 1 On in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1o out $end
$var wire 1 /o in1 $end
$var wire 1 /o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2o out $end
$var wire 1 0o in1 $end
$var wire 1 1o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +, out $end
$var wire 1 2o in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 *, Out $end
$var wire 1 5" S $end
$var wire 1 Pn InpA $end
$var wire 1 Qn InpB $end
$var wire 1 3o notS $end
$var wire 1 4o nand1 $end
$var wire 1 5o nand2 $end
$var wire 1 6o inputA $end
$var wire 1 7o inputB $end
$var wire 1 8o final_not $end

$scope module S_not $end
$var wire 1 3o out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4o out $end
$var wire 1 3o in1 $end
$var wire 1 Pn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6o out $end
$var wire 1 4o in1 $end
$var wire 1 4o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5o out $end
$var wire 1 5" in1 $end
$var wire 1 Qn in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7o out $end
$var wire 1 5o in1 $end
$var wire 1 5o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8o out $end
$var wire 1 6o in1 $end
$var wire 1 7o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *, out $end
$var wire 1 8o in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ), Out $end
$var wire 1 5" S $end
$var wire 1 Rn InpA $end
$var wire 1 Tn InpB $end
$var wire 1 9o notS $end
$var wire 1 :o nand1 $end
$var wire 1 ;o nand2 $end
$var wire 1 <o inputA $end
$var wire 1 =o inputB $end
$var wire 1 >o final_not $end

$scope module S_not $end
$var wire 1 9o out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :o out $end
$var wire 1 9o in1 $end
$var wire 1 Rn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <o out $end
$var wire 1 :o in1 $end
$var wire 1 :o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;o out $end
$var wire 1 5" in1 $end
$var wire 1 Tn in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =o out $end
$var wire 1 ;o in1 $end
$var wire 1 ;o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >o out $end
$var wire 1 <o in1 $end
$var wire 1 =o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ), out $end
$var wire 1 >o in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var wire 1 %, Out [3] $end
$var wire 1 &, Out [2] $end
$var wire 1 ', Out [1] $end
$var wire 1 (, Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 z- InpA [3] $end
$var wire 1 {- InpA [2] $end
$var wire 1 |- InpA [1] $end
$var wire 1 }- InpA [0] $end
$var wire 1 ,. InpB [3] $end
$var wire 1 -. InpB [2] $end
$var wire 1 .. InpB [1] $end
$var wire 1 /. InpB [0] $end
$var wire 1 <. InpC [3] $end
$var wire 1 =. InpC [2] $end
$var wire 1 >. InpC [1] $end
$var wire 1 ?. InpC [0] $end
$var wire 1 L. InpD [3] $end
$var wire 1 M. InpD [2] $end
$var wire 1 N. InpD [1] $end
$var wire 1 O. InpD [0] $end
$var wire 1 ?o stage1_1_bit0 $end
$var wire 1 @o stage1_2_bit0 $end
$var wire 1 Ao stage1_1_bit1 $end
$var wire 1 Bo stage1_2_bit1 $end
$var wire 1 Co stage1_1_bit2 $end
$var wire 1 Do stage1_2_bit2 $end
$var wire 1 Eo stage1_1_bit3 $end
$var wire 1 Fo stage1_2_bit4 $end
$var wire 1 Go stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ?o Out $end
$var wire 1 6" S $end
$var wire 1 }- InpA $end
$var wire 1 /. InpB $end
$var wire 1 Ho notS $end
$var wire 1 Io nand1 $end
$var wire 1 Jo nand2 $end
$var wire 1 Ko inputA $end
$var wire 1 Lo inputB $end
$var wire 1 Mo final_not $end

$scope module S_not $end
$var wire 1 Ho out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Io out $end
$var wire 1 Ho in1 $end
$var wire 1 }- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ko out $end
$var wire 1 Io in1 $end
$var wire 1 Io in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jo out $end
$var wire 1 6" in1 $end
$var wire 1 /. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lo out $end
$var wire 1 Jo in1 $end
$var wire 1 Jo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mo out $end
$var wire 1 Ko in1 $end
$var wire 1 Lo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?o out $end
$var wire 1 Mo in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Ao Out $end
$var wire 1 6" S $end
$var wire 1 |- InpA $end
$var wire 1 .. InpB $end
$var wire 1 No notS $end
$var wire 1 Oo nand1 $end
$var wire 1 Po nand2 $end
$var wire 1 Qo inputA $end
$var wire 1 Ro inputB $end
$var wire 1 So final_not $end

$scope module S_not $end
$var wire 1 No out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Oo out $end
$var wire 1 No in1 $end
$var wire 1 |- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qo out $end
$var wire 1 Oo in1 $end
$var wire 1 Oo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Po out $end
$var wire 1 6" in1 $end
$var wire 1 .. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ro out $end
$var wire 1 Po in1 $end
$var wire 1 Po in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 So out $end
$var wire 1 Qo in1 $end
$var wire 1 Ro in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ao out $end
$var wire 1 So in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Co Out $end
$var wire 1 6" S $end
$var wire 1 {- InpA $end
$var wire 1 -. InpB $end
$var wire 1 To notS $end
$var wire 1 Uo nand1 $end
$var wire 1 Vo nand2 $end
$var wire 1 Wo inputA $end
$var wire 1 Xo inputB $end
$var wire 1 Yo final_not $end

$scope module S_not $end
$var wire 1 To out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Uo out $end
$var wire 1 To in1 $end
$var wire 1 {- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wo out $end
$var wire 1 Uo in1 $end
$var wire 1 Uo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vo out $end
$var wire 1 6" in1 $end
$var wire 1 -. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xo out $end
$var wire 1 Vo in1 $end
$var wire 1 Vo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yo out $end
$var wire 1 Wo in1 $end
$var wire 1 Xo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Co out $end
$var wire 1 Yo in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Eo Out $end
$var wire 1 6" S $end
$var wire 1 z- InpA $end
$var wire 1 ,. InpB $end
$var wire 1 Zo notS $end
$var wire 1 [o nand1 $end
$var wire 1 \o nand2 $end
$var wire 1 ]o inputA $end
$var wire 1 ^o inputB $end
$var wire 1 _o final_not $end

$scope module S_not $end
$var wire 1 Zo out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [o out $end
$var wire 1 Zo in1 $end
$var wire 1 z- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]o out $end
$var wire 1 [o in1 $end
$var wire 1 [o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \o out $end
$var wire 1 6" in1 $end
$var wire 1 ,. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^o out $end
$var wire 1 \o in1 $end
$var wire 1 \o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _o out $end
$var wire 1 ]o in1 $end
$var wire 1 ^o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Eo out $end
$var wire 1 _o in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 @o Out $end
$var wire 1 6" S $end
$var wire 1 ?. InpA $end
$var wire 1 O. InpB $end
$var wire 1 `o notS $end
$var wire 1 ao nand1 $end
$var wire 1 bo nand2 $end
$var wire 1 co inputA $end
$var wire 1 do inputB $end
$var wire 1 eo final_not $end

$scope module S_not $end
$var wire 1 `o out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ao out $end
$var wire 1 `o in1 $end
$var wire 1 ?. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 co out $end
$var wire 1 ao in1 $end
$var wire 1 ao in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bo out $end
$var wire 1 6" in1 $end
$var wire 1 O. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 do out $end
$var wire 1 bo in1 $end
$var wire 1 bo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eo out $end
$var wire 1 co in1 $end
$var wire 1 do in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @o out $end
$var wire 1 eo in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Bo Out $end
$var wire 1 6" S $end
$var wire 1 >. InpA $end
$var wire 1 N. InpB $end
$var wire 1 fo notS $end
$var wire 1 go nand1 $end
$var wire 1 ho nand2 $end
$var wire 1 io inputA $end
$var wire 1 jo inputB $end
$var wire 1 ko final_not $end

$scope module S_not $end
$var wire 1 fo out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 go out $end
$var wire 1 fo in1 $end
$var wire 1 >. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 io out $end
$var wire 1 go in1 $end
$var wire 1 go in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ho out $end
$var wire 1 6" in1 $end
$var wire 1 N. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jo out $end
$var wire 1 ho in1 $end
$var wire 1 ho in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ko out $end
$var wire 1 io in1 $end
$var wire 1 jo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Bo out $end
$var wire 1 ko in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Do Out $end
$var wire 1 6" S $end
$var wire 1 =. InpA $end
$var wire 1 M. InpB $end
$var wire 1 lo notS $end
$var wire 1 mo nand1 $end
$var wire 1 no nand2 $end
$var wire 1 oo inputA $end
$var wire 1 po inputB $end
$var wire 1 qo final_not $end

$scope module S_not $end
$var wire 1 lo out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mo out $end
$var wire 1 lo in1 $end
$var wire 1 =. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oo out $end
$var wire 1 mo in1 $end
$var wire 1 mo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 no out $end
$var wire 1 6" in1 $end
$var wire 1 M. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 po out $end
$var wire 1 no in1 $end
$var wire 1 no in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qo out $end
$var wire 1 oo in1 $end
$var wire 1 po in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Do out $end
$var wire 1 qo in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Go Out $end
$var wire 1 6" S $end
$var wire 1 <. InpA $end
$var wire 1 L. InpB $end
$var wire 1 ro notS $end
$var wire 1 so nand1 $end
$var wire 1 to nand2 $end
$var wire 1 uo inputA $end
$var wire 1 vo inputB $end
$var wire 1 wo final_not $end

$scope module S_not $end
$var wire 1 ro out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 so out $end
$var wire 1 ro in1 $end
$var wire 1 <. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uo out $end
$var wire 1 so in1 $end
$var wire 1 so in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 to out $end
$var wire 1 6" in1 $end
$var wire 1 L. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vo out $end
$var wire 1 to in1 $end
$var wire 1 to in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wo out $end
$var wire 1 uo in1 $end
$var wire 1 vo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Go out $end
$var wire 1 wo in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 (, Out $end
$var wire 1 5" S $end
$var wire 1 ?o InpA $end
$var wire 1 @o InpB $end
$var wire 1 xo notS $end
$var wire 1 yo nand1 $end
$var wire 1 zo nand2 $end
$var wire 1 {o inputA $end
$var wire 1 |o inputB $end
$var wire 1 }o final_not $end

$scope module S_not $end
$var wire 1 xo out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yo out $end
$var wire 1 xo in1 $end
$var wire 1 ?o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {o out $end
$var wire 1 yo in1 $end
$var wire 1 yo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zo out $end
$var wire 1 5" in1 $end
$var wire 1 @o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |o out $end
$var wire 1 zo in1 $end
$var wire 1 zo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }o out $end
$var wire 1 {o in1 $end
$var wire 1 |o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (, out $end
$var wire 1 }o in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ', Out $end
$var wire 1 5" S $end
$var wire 1 Ao InpA $end
$var wire 1 Bo InpB $end
$var wire 1 ~o notS $end
$var wire 1 !p nand1 $end
$var wire 1 "p nand2 $end
$var wire 1 #p inputA $end
$var wire 1 $p inputB $end
$var wire 1 %p final_not $end

$scope module S_not $end
$var wire 1 ~o out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !p out $end
$var wire 1 ~o in1 $end
$var wire 1 Ao in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #p out $end
$var wire 1 !p in1 $end
$var wire 1 !p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "p out $end
$var wire 1 5" in1 $end
$var wire 1 Bo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $p out $end
$var wire 1 "p in1 $end
$var wire 1 "p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %p out $end
$var wire 1 #p in1 $end
$var wire 1 $p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ', out $end
$var wire 1 %p in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 &, Out $end
$var wire 1 5" S $end
$var wire 1 Co InpA $end
$var wire 1 Do InpB $end
$var wire 1 &p notS $end
$var wire 1 'p nand1 $end
$var wire 1 (p nand2 $end
$var wire 1 )p inputA $end
$var wire 1 *p inputB $end
$var wire 1 +p final_not $end

$scope module S_not $end
$var wire 1 &p out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'p out $end
$var wire 1 &p in1 $end
$var wire 1 Co in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )p out $end
$var wire 1 'p in1 $end
$var wire 1 'p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (p out $end
$var wire 1 5" in1 $end
$var wire 1 Do in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *p out $end
$var wire 1 (p in1 $end
$var wire 1 (p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +p out $end
$var wire 1 )p in1 $end
$var wire 1 *p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &, out $end
$var wire 1 +p in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 %, Out $end
$var wire 1 5" S $end
$var wire 1 Eo InpA $end
$var wire 1 Go InpB $end
$var wire 1 ,p notS $end
$var wire 1 -p nand1 $end
$var wire 1 .p nand2 $end
$var wire 1 /p inputA $end
$var wire 1 0p inputB $end
$var wire 1 1p final_not $end

$scope module S_not $end
$var wire 1 ,p out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -p out $end
$var wire 1 ,p in1 $end
$var wire 1 Eo in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /p out $end
$var wire 1 -p in1 $end
$var wire 1 -p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .p out $end
$var wire 1 5" in1 $end
$var wire 1 Go in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0p out $end
$var wire 1 .p in1 $end
$var wire 1 .p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1p out $end
$var wire 1 /p in1 $end
$var wire 1 0p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %, out $end
$var wire 1 1p in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var wire 1 !, Out [3] $end
$var wire 1 ", Out [2] $end
$var wire 1 #, Out [1] $end
$var wire 1 $, Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 v- InpA [3] $end
$var wire 1 w- InpA [2] $end
$var wire 1 x- InpA [1] $end
$var wire 1 y- InpA [0] $end
$var wire 1 (. InpB [3] $end
$var wire 1 ). InpB [2] $end
$var wire 1 *. InpB [1] $end
$var wire 1 +. InpB [0] $end
$var wire 1 8. InpC [3] $end
$var wire 1 9. InpC [2] $end
$var wire 1 :. InpC [1] $end
$var wire 1 ;. InpC [0] $end
$var wire 1 H. InpD [3] $end
$var wire 1 I. InpD [2] $end
$var wire 1 J. InpD [1] $end
$var wire 1 K. InpD [0] $end
$var wire 1 2p stage1_1_bit0 $end
$var wire 1 3p stage1_2_bit0 $end
$var wire 1 4p stage1_1_bit1 $end
$var wire 1 5p stage1_2_bit1 $end
$var wire 1 6p stage1_1_bit2 $end
$var wire 1 7p stage1_2_bit2 $end
$var wire 1 8p stage1_1_bit3 $end
$var wire 1 9p stage1_2_bit4 $end
$var wire 1 :p stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 2p Out $end
$var wire 1 6" S $end
$var wire 1 y- InpA $end
$var wire 1 +. InpB $end
$var wire 1 ;p notS $end
$var wire 1 <p nand1 $end
$var wire 1 =p nand2 $end
$var wire 1 >p inputA $end
$var wire 1 ?p inputB $end
$var wire 1 @p final_not $end

$scope module S_not $end
$var wire 1 ;p out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <p out $end
$var wire 1 ;p in1 $end
$var wire 1 y- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >p out $end
$var wire 1 <p in1 $end
$var wire 1 <p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =p out $end
$var wire 1 6" in1 $end
$var wire 1 +. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?p out $end
$var wire 1 =p in1 $end
$var wire 1 =p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @p out $end
$var wire 1 >p in1 $end
$var wire 1 ?p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2p out $end
$var wire 1 @p in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 4p Out $end
$var wire 1 6" S $end
$var wire 1 x- InpA $end
$var wire 1 *. InpB $end
$var wire 1 Ap notS $end
$var wire 1 Bp nand1 $end
$var wire 1 Cp nand2 $end
$var wire 1 Dp inputA $end
$var wire 1 Ep inputB $end
$var wire 1 Fp final_not $end

$scope module S_not $end
$var wire 1 Ap out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bp out $end
$var wire 1 Ap in1 $end
$var wire 1 x- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dp out $end
$var wire 1 Bp in1 $end
$var wire 1 Bp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cp out $end
$var wire 1 6" in1 $end
$var wire 1 *. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ep out $end
$var wire 1 Cp in1 $end
$var wire 1 Cp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fp out $end
$var wire 1 Dp in1 $end
$var wire 1 Ep in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4p out $end
$var wire 1 Fp in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 6p Out $end
$var wire 1 6" S $end
$var wire 1 w- InpA $end
$var wire 1 ). InpB $end
$var wire 1 Gp notS $end
$var wire 1 Hp nand1 $end
$var wire 1 Ip nand2 $end
$var wire 1 Jp inputA $end
$var wire 1 Kp inputB $end
$var wire 1 Lp final_not $end

$scope module S_not $end
$var wire 1 Gp out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hp out $end
$var wire 1 Gp in1 $end
$var wire 1 w- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jp out $end
$var wire 1 Hp in1 $end
$var wire 1 Hp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ip out $end
$var wire 1 6" in1 $end
$var wire 1 ). in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kp out $end
$var wire 1 Ip in1 $end
$var wire 1 Ip in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Lp out $end
$var wire 1 Jp in1 $end
$var wire 1 Kp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6p out $end
$var wire 1 Lp in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 8p Out $end
$var wire 1 6" S $end
$var wire 1 v- InpA $end
$var wire 1 (. InpB $end
$var wire 1 Mp notS $end
$var wire 1 Np nand1 $end
$var wire 1 Op nand2 $end
$var wire 1 Pp inputA $end
$var wire 1 Qp inputB $end
$var wire 1 Rp final_not $end

$scope module S_not $end
$var wire 1 Mp out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Np out $end
$var wire 1 Mp in1 $end
$var wire 1 v- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pp out $end
$var wire 1 Np in1 $end
$var wire 1 Np in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Op out $end
$var wire 1 6" in1 $end
$var wire 1 (. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qp out $end
$var wire 1 Op in1 $end
$var wire 1 Op in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rp out $end
$var wire 1 Pp in1 $end
$var wire 1 Qp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8p out $end
$var wire 1 Rp in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 3p Out $end
$var wire 1 6" S $end
$var wire 1 ;. InpA $end
$var wire 1 K. InpB $end
$var wire 1 Sp notS $end
$var wire 1 Tp nand1 $end
$var wire 1 Up nand2 $end
$var wire 1 Vp inputA $end
$var wire 1 Wp inputB $end
$var wire 1 Xp final_not $end

$scope module S_not $end
$var wire 1 Sp out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tp out $end
$var wire 1 Sp in1 $end
$var wire 1 ;. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vp out $end
$var wire 1 Tp in1 $end
$var wire 1 Tp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Up out $end
$var wire 1 6" in1 $end
$var wire 1 K. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wp out $end
$var wire 1 Up in1 $end
$var wire 1 Up in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xp out $end
$var wire 1 Vp in1 $end
$var wire 1 Wp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3p out $end
$var wire 1 Xp in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 5p Out $end
$var wire 1 6" S $end
$var wire 1 :. InpA $end
$var wire 1 J. InpB $end
$var wire 1 Yp notS $end
$var wire 1 Zp nand1 $end
$var wire 1 [p nand2 $end
$var wire 1 \p inputA $end
$var wire 1 ]p inputB $end
$var wire 1 ^p final_not $end

$scope module S_not $end
$var wire 1 Yp out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zp out $end
$var wire 1 Yp in1 $end
$var wire 1 :. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \p out $end
$var wire 1 Zp in1 $end
$var wire 1 Zp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [p out $end
$var wire 1 6" in1 $end
$var wire 1 J. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]p out $end
$var wire 1 [p in1 $end
$var wire 1 [p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^p out $end
$var wire 1 \p in1 $end
$var wire 1 ]p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5p out $end
$var wire 1 ^p in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 7p Out $end
$var wire 1 6" S $end
$var wire 1 9. InpA $end
$var wire 1 I. InpB $end
$var wire 1 _p notS $end
$var wire 1 `p nand1 $end
$var wire 1 ap nand2 $end
$var wire 1 bp inputA $end
$var wire 1 cp inputB $end
$var wire 1 dp final_not $end

$scope module S_not $end
$var wire 1 _p out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `p out $end
$var wire 1 _p in1 $end
$var wire 1 9. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bp out $end
$var wire 1 `p in1 $end
$var wire 1 `p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ap out $end
$var wire 1 6" in1 $end
$var wire 1 I. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cp out $end
$var wire 1 ap in1 $end
$var wire 1 ap in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dp out $end
$var wire 1 bp in1 $end
$var wire 1 cp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7p out $end
$var wire 1 dp in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 :p Out $end
$var wire 1 6" S $end
$var wire 1 8. InpA $end
$var wire 1 H. InpB $end
$var wire 1 ep notS $end
$var wire 1 fp nand1 $end
$var wire 1 gp nand2 $end
$var wire 1 hp inputA $end
$var wire 1 ip inputB $end
$var wire 1 jp final_not $end

$scope module S_not $end
$var wire 1 ep out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fp out $end
$var wire 1 ep in1 $end
$var wire 1 8. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hp out $end
$var wire 1 fp in1 $end
$var wire 1 fp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gp out $end
$var wire 1 6" in1 $end
$var wire 1 H. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ip out $end
$var wire 1 gp in1 $end
$var wire 1 gp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jp out $end
$var wire 1 hp in1 $end
$var wire 1 ip in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :p out $end
$var wire 1 jp in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 $, Out $end
$var wire 1 5" S $end
$var wire 1 2p InpA $end
$var wire 1 3p InpB $end
$var wire 1 kp notS $end
$var wire 1 lp nand1 $end
$var wire 1 mp nand2 $end
$var wire 1 np inputA $end
$var wire 1 op inputB $end
$var wire 1 pp final_not $end

$scope module S_not $end
$var wire 1 kp out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lp out $end
$var wire 1 kp in1 $end
$var wire 1 2p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 np out $end
$var wire 1 lp in1 $end
$var wire 1 lp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mp out $end
$var wire 1 5" in1 $end
$var wire 1 3p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 op out $end
$var wire 1 mp in1 $end
$var wire 1 mp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pp out $end
$var wire 1 np in1 $end
$var wire 1 op in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $, out $end
$var wire 1 pp in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 #, Out $end
$var wire 1 5" S $end
$var wire 1 4p InpA $end
$var wire 1 5p InpB $end
$var wire 1 qp notS $end
$var wire 1 rp nand1 $end
$var wire 1 sp nand2 $end
$var wire 1 tp inputA $end
$var wire 1 up inputB $end
$var wire 1 vp final_not $end

$scope module S_not $end
$var wire 1 qp out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rp out $end
$var wire 1 qp in1 $end
$var wire 1 4p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tp out $end
$var wire 1 rp in1 $end
$var wire 1 rp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sp out $end
$var wire 1 5" in1 $end
$var wire 1 5p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 up out $end
$var wire 1 sp in1 $end
$var wire 1 sp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vp out $end
$var wire 1 tp in1 $end
$var wire 1 up in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #, out $end
$var wire 1 vp in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ", Out $end
$var wire 1 5" S $end
$var wire 1 6p InpA $end
$var wire 1 7p InpB $end
$var wire 1 wp notS $end
$var wire 1 xp nand1 $end
$var wire 1 yp nand2 $end
$var wire 1 zp inputA $end
$var wire 1 {p inputB $end
$var wire 1 |p final_not $end

$scope module S_not $end
$var wire 1 wp out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xp out $end
$var wire 1 wp in1 $end
$var wire 1 6p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zp out $end
$var wire 1 xp in1 $end
$var wire 1 xp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yp out $end
$var wire 1 5" in1 $end
$var wire 1 7p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {p out $end
$var wire 1 yp in1 $end
$var wire 1 yp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |p out $end
$var wire 1 zp in1 $end
$var wire 1 {p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ", out $end
$var wire 1 |p in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 !, Out $end
$var wire 1 5" S $end
$var wire 1 8p InpA $end
$var wire 1 :p InpB $end
$var wire 1 }p notS $end
$var wire 1 ~p nand1 $end
$var wire 1 !q nand2 $end
$var wire 1 "q inputA $end
$var wire 1 #q inputB $end
$var wire 1 $q final_not $end

$scope module S_not $end
$var wire 1 }p out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~p out $end
$var wire 1 }p in1 $end
$var wire 1 8p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "q out $end
$var wire 1 ~p in1 $end
$var wire 1 ~p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !q out $end
$var wire 1 5" in1 $end
$var wire 1 :p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #q out $end
$var wire 1 !q in1 $end
$var wire 1 !q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $q out $end
$var wire 1 "q in1 $end
$var wire 1 #q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !, out $end
$var wire 1 $q in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var wire 1 {+ Out [3] $end
$var wire 1 |+ Out [2] $end
$var wire 1 }+ Out [1] $end
$var wire 1 ~+ Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 r- InpA [3] $end
$var wire 1 s- InpA [2] $end
$var wire 1 t- InpA [1] $end
$var wire 1 u- InpA [0] $end
$var wire 1 $. InpB [3] $end
$var wire 1 %. InpB [2] $end
$var wire 1 &. InpB [1] $end
$var wire 1 '. InpB [0] $end
$var wire 1 4. InpC [3] $end
$var wire 1 5. InpC [2] $end
$var wire 1 6. InpC [1] $end
$var wire 1 7. InpC [0] $end
$var wire 1 D. InpD [3] $end
$var wire 1 E. InpD [2] $end
$var wire 1 F. InpD [1] $end
$var wire 1 G. InpD [0] $end
$var wire 1 %q stage1_1_bit0 $end
$var wire 1 &q stage1_2_bit0 $end
$var wire 1 'q stage1_1_bit1 $end
$var wire 1 (q stage1_2_bit1 $end
$var wire 1 )q stage1_1_bit2 $end
$var wire 1 *q stage1_2_bit2 $end
$var wire 1 +q stage1_1_bit3 $end
$var wire 1 ,q stage1_2_bit4 $end
$var wire 1 -q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 %q Out $end
$var wire 1 6" S $end
$var wire 1 u- InpA $end
$var wire 1 '. InpB $end
$var wire 1 .q notS $end
$var wire 1 /q nand1 $end
$var wire 1 0q nand2 $end
$var wire 1 1q inputA $end
$var wire 1 2q inputB $end
$var wire 1 3q final_not $end

$scope module S_not $end
$var wire 1 .q out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /q out $end
$var wire 1 .q in1 $end
$var wire 1 u- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1q out $end
$var wire 1 /q in1 $end
$var wire 1 /q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0q out $end
$var wire 1 6" in1 $end
$var wire 1 '. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2q out $end
$var wire 1 0q in1 $end
$var wire 1 0q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3q out $end
$var wire 1 1q in1 $end
$var wire 1 2q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %q out $end
$var wire 1 3q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 'q Out $end
$var wire 1 6" S $end
$var wire 1 t- InpA $end
$var wire 1 &. InpB $end
$var wire 1 4q notS $end
$var wire 1 5q nand1 $end
$var wire 1 6q nand2 $end
$var wire 1 7q inputA $end
$var wire 1 8q inputB $end
$var wire 1 9q final_not $end

$scope module S_not $end
$var wire 1 4q out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5q out $end
$var wire 1 4q in1 $end
$var wire 1 t- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7q out $end
$var wire 1 5q in1 $end
$var wire 1 5q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6q out $end
$var wire 1 6" in1 $end
$var wire 1 &. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8q out $end
$var wire 1 6q in1 $end
$var wire 1 6q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9q out $end
$var wire 1 7q in1 $end
$var wire 1 8q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'q out $end
$var wire 1 9q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 )q Out $end
$var wire 1 6" S $end
$var wire 1 s- InpA $end
$var wire 1 %. InpB $end
$var wire 1 :q notS $end
$var wire 1 ;q nand1 $end
$var wire 1 <q nand2 $end
$var wire 1 =q inputA $end
$var wire 1 >q inputB $end
$var wire 1 ?q final_not $end

$scope module S_not $end
$var wire 1 :q out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;q out $end
$var wire 1 :q in1 $end
$var wire 1 s- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =q out $end
$var wire 1 ;q in1 $end
$var wire 1 ;q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <q out $end
$var wire 1 6" in1 $end
$var wire 1 %. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >q out $end
$var wire 1 <q in1 $end
$var wire 1 <q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?q out $end
$var wire 1 =q in1 $end
$var wire 1 >q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )q out $end
$var wire 1 ?q in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 +q Out $end
$var wire 1 6" S $end
$var wire 1 r- InpA $end
$var wire 1 $. InpB $end
$var wire 1 @q notS $end
$var wire 1 Aq nand1 $end
$var wire 1 Bq nand2 $end
$var wire 1 Cq inputA $end
$var wire 1 Dq inputB $end
$var wire 1 Eq final_not $end

$scope module S_not $end
$var wire 1 @q out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Aq out $end
$var wire 1 @q in1 $end
$var wire 1 r- in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cq out $end
$var wire 1 Aq in1 $end
$var wire 1 Aq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bq out $end
$var wire 1 6" in1 $end
$var wire 1 $. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dq out $end
$var wire 1 Bq in1 $end
$var wire 1 Bq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Eq out $end
$var wire 1 Cq in1 $end
$var wire 1 Dq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +q out $end
$var wire 1 Eq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 &q Out $end
$var wire 1 6" S $end
$var wire 1 7. InpA $end
$var wire 1 G. InpB $end
$var wire 1 Fq notS $end
$var wire 1 Gq nand1 $end
$var wire 1 Hq nand2 $end
$var wire 1 Iq inputA $end
$var wire 1 Jq inputB $end
$var wire 1 Kq final_not $end

$scope module S_not $end
$var wire 1 Fq out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gq out $end
$var wire 1 Fq in1 $end
$var wire 1 7. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Iq out $end
$var wire 1 Gq in1 $end
$var wire 1 Gq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hq out $end
$var wire 1 6" in1 $end
$var wire 1 G. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jq out $end
$var wire 1 Hq in1 $end
$var wire 1 Hq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kq out $end
$var wire 1 Iq in1 $end
$var wire 1 Jq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &q out $end
$var wire 1 Kq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 (q Out $end
$var wire 1 6" S $end
$var wire 1 6. InpA $end
$var wire 1 F. InpB $end
$var wire 1 Lq notS $end
$var wire 1 Mq nand1 $end
$var wire 1 Nq nand2 $end
$var wire 1 Oq inputA $end
$var wire 1 Pq inputB $end
$var wire 1 Qq final_not $end

$scope module S_not $end
$var wire 1 Lq out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mq out $end
$var wire 1 Lq in1 $end
$var wire 1 6. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oq out $end
$var wire 1 Mq in1 $end
$var wire 1 Mq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nq out $end
$var wire 1 6" in1 $end
$var wire 1 F. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pq out $end
$var wire 1 Nq in1 $end
$var wire 1 Nq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qq out $end
$var wire 1 Oq in1 $end
$var wire 1 Pq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (q out $end
$var wire 1 Qq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 *q Out $end
$var wire 1 6" S $end
$var wire 1 5. InpA $end
$var wire 1 E. InpB $end
$var wire 1 Rq notS $end
$var wire 1 Sq nand1 $end
$var wire 1 Tq nand2 $end
$var wire 1 Uq inputA $end
$var wire 1 Vq inputB $end
$var wire 1 Wq final_not $end

$scope module S_not $end
$var wire 1 Rq out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sq out $end
$var wire 1 Rq in1 $end
$var wire 1 5. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Uq out $end
$var wire 1 Sq in1 $end
$var wire 1 Sq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tq out $end
$var wire 1 6" in1 $end
$var wire 1 E. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vq out $end
$var wire 1 Tq in1 $end
$var wire 1 Tq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wq out $end
$var wire 1 Uq in1 $end
$var wire 1 Vq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *q out $end
$var wire 1 Wq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 -q Out $end
$var wire 1 6" S $end
$var wire 1 4. InpA $end
$var wire 1 D. InpB $end
$var wire 1 Xq notS $end
$var wire 1 Yq nand1 $end
$var wire 1 Zq nand2 $end
$var wire 1 [q inputA $end
$var wire 1 \q inputB $end
$var wire 1 ]q final_not $end

$scope module S_not $end
$var wire 1 Xq out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yq out $end
$var wire 1 Xq in1 $end
$var wire 1 4. in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [q out $end
$var wire 1 Yq in1 $end
$var wire 1 Yq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zq out $end
$var wire 1 6" in1 $end
$var wire 1 D. in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \q out $end
$var wire 1 Zq in1 $end
$var wire 1 Zq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]q out $end
$var wire 1 [q in1 $end
$var wire 1 \q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -q out $end
$var wire 1 ]q in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ~+ Out $end
$var wire 1 5" S $end
$var wire 1 %q InpA $end
$var wire 1 &q InpB $end
$var wire 1 ^q notS $end
$var wire 1 _q nand1 $end
$var wire 1 `q nand2 $end
$var wire 1 aq inputA $end
$var wire 1 bq inputB $end
$var wire 1 cq final_not $end

$scope module S_not $end
$var wire 1 ^q out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _q out $end
$var wire 1 ^q in1 $end
$var wire 1 %q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aq out $end
$var wire 1 _q in1 $end
$var wire 1 _q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `q out $end
$var wire 1 5" in1 $end
$var wire 1 &q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bq out $end
$var wire 1 `q in1 $end
$var wire 1 `q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cq out $end
$var wire 1 aq in1 $end
$var wire 1 bq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~+ out $end
$var wire 1 cq in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 }+ Out $end
$var wire 1 5" S $end
$var wire 1 'q InpA $end
$var wire 1 (q InpB $end
$var wire 1 dq notS $end
$var wire 1 eq nand1 $end
$var wire 1 fq nand2 $end
$var wire 1 gq inputA $end
$var wire 1 hq inputB $end
$var wire 1 iq final_not $end

$scope module S_not $end
$var wire 1 dq out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eq out $end
$var wire 1 dq in1 $end
$var wire 1 'q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gq out $end
$var wire 1 eq in1 $end
$var wire 1 eq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fq out $end
$var wire 1 5" in1 $end
$var wire 1 (q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hq out $end
$var wire 1 fq in1 $end
$var wire 1 fq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iq out $end
$var wire 1 gq in1 $end
$var wire 1 hq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }+ out $end
$var wire 1 iq in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 |+ Out $end
$var wire 1 5" S $end
$var wire 1 )q InpA $end
$var wire 1 *q InpB $end
$var wire 1 jq notS $end
$var wire 1 kq nand1 $end
$var wire 1 lq nand2 $end
$var wire 1 mq inputA $end
$var wire 1 nq inputB $end
$var wire 1 oq final_not $end

$scope module S_not $end
$var wire 1 jq out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kq out $end
$var wire 1 jq in1 $end
$var wire 1 )q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mq out $end
$var wire 1 kq in1 $end
$var wire 1 kq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lq out $end
$var wire 1 5" in1 $end
$var wire 1 *q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nq out $end
$var wire 1 lq in1 $end
$var wire 1 lq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oq out $end
$var wire 1 mq in1 $end
$var wire 1 nq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |+ out $end
$var wire 1 oq in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 {+ Out $end
$var wire 1 5" S $end
$var wire 1 +q InpA $end
$var wire 1 -q InpB $end
$var wire 1 pq notS $end
$var wire 1 qq nand1 $end
$var wire 1 rq nand2 $end
$var wire 1 sq inputA $end
$var wire 1 tq inputB $end
$var wire 1 uq final_not $end

$scope module S_not $end
$var wire 1 pq out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qq out $end
$var wire 1 pq in1 $end
$var wire 1 +q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sq out $end
$var wire 1 qq in1 $end
$var wire 1 qq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rq out $end
$var wire 1 5" in1 $end
$var wire 1 -q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tq out $end
$var wire 1 rq in1 $end
$var wire 1 rq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uq out $end
$var wire 1 sq in1 $end
$var wire 1 tq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {+ out $end
$var wire 1 uq in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module ALUadder $end
$var parameter 32 vq N $end
$var wire 1 -, sum [15] $end
$var wire 1 ., sum [14] $end
$var wire 1 /, sum [13] $end
$var wire 1 0, sum [12] $end
$var wire 1 1, sum [11] $end
$var wire 1 2, sum [10] $end
$var wire 1 3, sum [9] $end
$var wire 1 4, sum [8] $end
$var wire 1 5, sum [7] $end
$var wire 1 6, sum [6] $end
$var wire 1 7, sum [5] $end
$var wire 1 8, sum [4] $end
$var wire 1 9, sum [3] $end
$var wire 1 :, sum [2] $end
$var wire 1 ;, sum [1] $end
$var wire 1 <, sum [0] $end
$var wire 1 S* c_out $end
$var wire 1 R* ofl $end
$var wire 1 K+ a [15] $end
$var wire 1 L+ a [14] $end
$var wire 1 M+ a [13] $end
$var wire 1 N+ a [12] $end
$var wire 1 O+ a [11] $end
$var wire 1 P+ a [10] $end
$var wire 1 Q+ a [9] $end
$var wire 1 R+ a [8] $end
$var wire 1 S+ a [7] $end
$var wire 1 T+ a [6] $end
$var wire 1 U+ a [5] $end
$var wire 1 V+ a [4] $end
$var wire 1 W+ a [3] $end
$var wire 1 X+ a [2] $end
$var wire 1 Y+ a [1] $end
$var wire 1 Z+ a [0] $end
$var wire 1 [+ b [15] $end
$var wire 1 \+ b [14] $end
$var wire 1 ]+ b [13] $end
$var wire 1 ^+ b [12] $end
$var wire 1 _+ b [11] $end
$var wire 1 `+ b [10] $end
$var wire 1 a+ b [9] $end
$var wire 1 b+ b [8] $end
$var wire 1 c+ b [7] $end
$var wire 1 d+ b [6] $end
$var wire 1 e+ b [5] $end
$var wire 1 f+ b [4] $end
$var wire 1 g+ b [3] $end
$var wire 1 h+ b [2] $end
$var wire 1 i+ b [1] $end
$var wire 1 j+ b [0] $end
$var wire 1 -" c_in $end
$var wire 1 wq sign $end
$var wire 1 xq byte0_c $end
$var wire 1 yq byte1_c $end
$var wire 1 zq byte2_c $end

$scope module byte0 $end
$var parameter 32 {q N $end
$var wire 1 9, sum [3] $end
$var wire 1 :, sum [2] $end
$var wire 1 ;, sum [1] $end
$var wire 1 <, sum [0] $end
$var wire 1 xq c_out $end
$var wire 1 W+ a [3] $end
$var wire 1 X+ a [2] $end
$var wire 1 Y+ a [1] $end
$var wire 1 Z+ a [0] $end
$var wire 1 g+ b [3] $end
$var wire 1 h+ b [2] $end
$var wire 1 i+ b [1] $end
$var wire 1 j+ b [0] $end
$var wire 1 -" c_in $end
$var wire 1 |q bit0_c $end
$var wire 1 }q bit1_c $end
$var wire 1 ~q bit2_c $end

$scope module bit0 $end
$var wire 1 <, s $end
$var wire 1 |q c_out $end
$var wire 1 Z+ a $end
$var wire 1 j+ b $end
$var wire 1 -" c_in $end
$var wire 1 !r sumXOR $end
$var wire 1 "r AB_nand $end
$var wire 1 #r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 !r out $end
$var wire 1 Z+ in1 $end
$var wire 1 j+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 <, out $end
$var wire 1 !r in1 $end
$var wire 1 -" in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 "r out $end
$var wire 1 Z+ in1 $end
$var wire 1 j+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 #r out $end
$var wire 1 !r in1 $end
$var wire 1 -" in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 |q out $end
$var wire 1 #r in1 $end
$var wire 1 "r in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 ;, s $end
$var wire 1 }q c_out $end
$var wire 1 Y+ a $end
$var wire 1 i+ b $end
$var wire 1 |q c_in $end
$var wire 1 $r sumXOR $end
$var wire 1 %r AB_nand $end
$var wire 1 &r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 $r out $end
$var wire 1 Y+ in1 $end
$var wire 1 i+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ;, out $end
$var wire 1 $r in1 $end
$var wire 1 |q in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 %r out $end
$var wire 1 Y+ in1 $end
$var wire 1 i+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 &r out $end
$var wire 1 $r in1 $end
$var wire 1 |q in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 }q out $end
$var wire 1 &r in1 $end
$var wire 1 %r in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 :, s $end
$var wire 1 ~q c_out $end
$var wire 1 X+ a $end
$var wire 1 h+ b $end
$var wire 1 }q c_in $end
$var wire 1 'r sumXOR $end
$var wire 1 (r AB_nand $end
$var wire 1 )r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 'r out $end
$var wire 1 X+ in1 $end
$var wire 1 h+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 :, out $end
$var wire 1 'r in1 $end
$var wire 1 }q in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 (r out $end
$var wire 1 X+ in1 $end
$var wire 1 h+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 )r out $end
$var wire 1 'r in1 $end
$var wire 1 }q in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ~q out $end
$var wire 1 )r in1 $end
$var wire 1 (r in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 9, s $end
$var wire 1 xq c_out $end
$var wire 1 W+ a $end
$var wire 1 g+ b $end
$var wire 1 ~q c_in $end
$var wire 1 *r sumXOR $end
$var wire 1 +r AB_nand $end
$var wire 1 ,r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 *r out $end
$var wire 1 W+ in1 $end
$var wire 1 g+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 9, out $end
$var wire 1 *r in1 $end
$var wire 1 ~q in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 +r out $end
$var wire 1 W+ in1 $end
$var wire 1 g+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ,r out $end
$var wire 1 *r in1 $end
$var wire 1 ~q in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 xq out $end
$var wire 1 ,r in1 $end
$var wire 1 +r in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 -r N $end
$var wire 1 5, sum [3] $end
$var wire 1 6, sum [2] $end
$var wire 1 7, sum [1] $end
$var wire 1 8, sum [0] $end
$var wire 1 yq c_out $end
$var wire 1 S+ a [3] $end
$var wire 1 T+ a [2] $end
$var wire 1 U+ a [1] $end
$var wire 1 V+ a [0] $end
$var wire 1 c+ b [3] $end
$var wire 1 d+ b [2] $end
$var wire 1 e+ b [1] $end
$var wire 1 f+ b [0] $end
$var wire 1 xq c_in $end
$var wire 1 .r bit0_c $end
$var wire 1 /r bit1_c $end
$var wire 1 0r bit2_c $end

$scope module bit0 $end
$var wire 1 8, s $end
$var wire 1 .r c_out $end
$var wire 1 V+ a $end
$var wire 1 f+ b $end
$var wire 1 xq c_in $end
$var wire 1 1r sumXOR $end
$var wire 1 2r AB_nand $end
$var wire 1 3r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 1r out $end
$var wire 1 V+ in1 $end
$var wire 1 f+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 8, out $end
$var wire 1 1r in1 $end
$var wire 1 xq in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 2r out $end
$var wire 1 V+ in1 $end
$var wire 1 f+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 3r out $end
$var wire 1 1r in1 $end
$var wire 1 xq in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 .r out $end
$var wire 1 3r in1 $end
$var wire 1 2r in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 7, s $end
$var wire 1 /r c_out $end
$var wire 1 U+ a $end
$var wire 1 e+ b $end
$var wire 1 .r c_in $end
$var wire 1 4r sumXOR $end
$var wire 1 5r AB_nand $end
$var wire 1 6r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 4r out $end
$var wire 1 U+ in1 $end
$var wire 1 e+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 7, out $end
$var wire 1 4r in1 $end
$var wire 1 .r in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 5r out $end
$var wire 1 U+ in1 $end
$var wire 1 e+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 6r out $end
$var wire 1 4r in1 $end
$var wire 1 .r in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 /r out $end
$var wire 1 6r in1 $end
$var wire 1 5r in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 6, s $end
$var wire 1 0r c_out $end
$var wire 1 T+ a $end
$var wire 1 d+ b $end
$var wire 1 /r c_in $end
$var wire 1 7r sumXOR $end
$var wire 1 8r AB_nand $end
$var wire 1 9r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 7r out $end
$var wire 1 T+ in1 $end
$var wire 1 d+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 6, out $end
$var wire 1 7r in1 $end
$var wire 1 /r in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 8r out $end
$var wire 1 T+ in1 $end
$var wire 1 d+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 9r out $end
$var wire 1 7r in1 $end
$var wire 1 /r in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 0r out $end
$var wire 1 9r in1 $end
$var wire 1 8r in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 5, s $end
$var wire 1 yq c_out $end
$var wire 1 S+ a $end
$var wire 1 c+ b $end
$var wire 1 0r c_in $end
$var wire 1 :r sumXOR $end
$var wire 1 ;r AB_nand $end
$var wire 1 <r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 :r out $end
$var wire 1 S+ in1 $end
$var wire 1 c+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 5, out $end
$var wire 1 :r in1 $end
$var wire 1 0r in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ;r out $end
$var wire 1 S+ in1 $end
$var wire 1 c+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 <r out $end
$var wire 1 :r in1 $end
$var wire 1 0r in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 yq out $end
$var wire 1 <r in1 $end
$var wire 1 ;r in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 =r N $end
$var wire 1 1, sum [3] $end
$var wire 1 2, sum [2] $end
$var wire 1 3, sum [1] $end
$var wire 1 4, sum [0] $end
$var wire 1 zq c_out $end
$var wire 1 O+ a [3] $end
$var wire 1 P+ a [2] $end
$var wire 1 Q+ a [1] $end
$var wire 1 R+ a [0] $end
$var wire 1 _+ b [3] $end
$var wire 1 `+ b [2] $end
$var wire 1 a+ b [1] $end
$var wire 1 b+ b [0] $end
$var wire 1 yq c_in $end
$var wire 1 >r bit0_c $end
$var wire 1 ?r bit1_c $end
$var wire 1 @r bit2_c $end

$scope module bit0 $end
$var wire 1 4, s $end
$var wire 1 >r c_out $end
$var wire 1 R+ a $end
$var wire 1 b+ b $end
$var wire 1 yq c_in $end
$var wire 1 Ar sumXOR $end
$var wire 1 Br AB_nand $end
$var wire 1 Cr AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Ar out $end
$var wire 1 R+ in1 $end
$var wire 1 b+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 4, out $end
$var wire 1 Ar in1 $end
$var wire 1 yq in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Br out $end
$var wire 1 R+ in1 $end
$var wire 1 b+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Cr out $end
$var wire 1 Ar in1 $end
$var wire 1 yq in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 >r out $end
$var wire 1 Cr in1 $end
$var wire 1 Br in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 3, s $end
$var wire 1 ?r c_out $end
$var wire 1 Q+ a $end
$var wire 1 a+ b $end
$var wire 1 >r c_in $end
$var wire 1 Dr sumXOR $end
$var wire 1 Er AB_nand $end
$var wire 1 Fr AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Dr out $end
$var wire 1 Q+ in1 $end
$var wire 1 a+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 3, out $end
$var wire 1 Dr in1 $end
$var wire 1 >r in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Er out $end
$var wire 1 Q+ in1 $end
$var wire 1 a+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Fr out $end
$var wire 1 Dr in1 $end
$var wire 1 >r in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ?r out $end
$var wire 1 Fr in1 $end
$var wire 1 Er in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 2, s $end
$var wire 1 @r c_out $end
$var wire 1 P+ a $end
$var wire 1 `+ b $end
$var wire 1 ?r c_in $end
$var wire 1 Gr sumXOR $end
$var wire 1 Hr AB_nand $end
$var wire 1 Ir AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Gr out $end
$var wire 1 P+ in1 $end
$var wire 1 `+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 2, out $end
$var wire 1 Gr in1 $end
$var wire 1 ?r in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Hr out $end
$var wire 1 P+ in1 $end
$var wire 1 `+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Ir out $end
$var wire 1 Gr in1 $end
$var wire 1 ?r in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 @r out $end
$var wire 1 Ir in1 $end
$var wire 1 Hr in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 1, s $end
$var wire 1 zq c_out $end
$var wire 1 O+ a $end
$var wire 1 _+ b $end
$var wire 1 @r c_in $end
$var wire 1 Jr sumXOR $end
$var wire 1 Kr AB_nand $end
$var wire 1 Lr AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Jr out $end
$var wire 1 O+ in1 $end
$var wire 1 _+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 1, out $end
$var wire 1 Jr in1 $end
$var wire 1 @r in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Kr out $end
$var wire 1 O+ in1 $end
$var wire 1 _+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Lr out $end
$var wire 1 Jr in1 $end
$var wire 1 @r in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 zq out $end
$var wire 1 Lr in1 $end
$var wire 1 Kr in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 Mr N $end
$var wire 1 -, sum [3] $end
$var wire 1 ., sum [2] $end
$var wire 1 /, sum [1] $end
$var wire 1 0, sum [0] $end
$var wire 1 S* c_out $end
$var wire 1 K+ a [3] $end
$var wire 1 L+ a [2] $end
$var wire 1 M+ a [1] $end
$var wire 1 N+ a [0] $end
$var wire 1 [+ b [3] $end
$var wire 1 \+ b [2] $end
$var wire 1 ]+ b [1] $end
$var wire 1 ^+ b [0] $end
$var wire 1 zq c_in $end
$var wire 1 Nr bit0_c $end
$var wire 1 Or bit1_c $end
$var wire 1 Pr bit2_c $end

$scope module bit0 $end
$var wire 1 0, s $end
$var wire 1 Nr c_out $end
$var wire 1 N+ a $end
$var wire 1 ^+ b $end
$var wire 1 zq c_in $end
$var wire 1 Qr sumXOR $end
$var wire 1 Rr AB_nand $end
$var wire 1 Sr AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Qr out $end
$var wire 1 N+ in1 $end
$var wire 1 ^+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 0, out $end
$var wire 1 Qr in1 $end
$var wire 1 zq in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Rr out $end
$var wire 1 N+ in1 $end
$var wire 1 ^+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Sr out $end
$var wire 1 Qr in1 $end
$var wire 1 zq in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Nr out $end
$var wire 1 Sr in1 $end
$var wire 1 Rr in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 /, s $end
$var wire 1 Or c_out $end
$var wire 1 M+ a $end
$var wire 1 ]+ b $end
$var wire 1 Nr c_in $end
$var wire 1 Tr sumXOR $end
$var wire 1 Ur AB_nand $end
$var wire 1 Vr AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Tr out $end
$var wire 1 M+ in1 $end
$var wire 1 ]+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 /, out $end
$var wire 1 Tr in1 $end
$var wire 1 Nr in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Ur out $end
$var wire 1 M+ in1 $end
$var wire 1 ]+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Vr out $end
$var wire 1 Tr in1 $end
$var wire 1 Nr in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Or out $end
$var wire 1 Vr in1 $end
$var wire 1 Ur in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 ., s $end
$var wire 1 Pr c_out $end
$var wire 1 L+ a $end
$var wire 1 \+ b $end
$var wire 1 Or c_in $end
$var wire 1 Wr sumXOR $end
$var wire 1 Xr AB_nand $end
$var wire 1 Yr AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Wr out $end
$var wire 1 L+ in1 $end
$var wire 1 \+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ., out $end
$var wire 1 Wr in1 $end
$var wire 1 Or in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Xr out $end
$var wire 1 L+ in1 $end
$var wire 1 \+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Yr out $end
$var wire 1 Wr in1 $end
$var wire 1 Or in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Pr out $end
$var wire 1 Yr in1 $end
$var wire 1 Xr in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 -, s $end
$var wire 1 S* c_out $end
$var wire 1 K+ a $end
$var wire 1 [+ b $end
$var wire 1 Pr c_in $end
$var wire 1 Zr sumXOR $end
$var wire 1 [r AB_nand $end
$var wire 1 \r AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Zr out $end
$var wire 1 K+ in1 $end
$var wire 1 [+ in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 -, out $end
$var wire 1 Zr in1 $end
$var wire 1 Pr in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 [r out $end
$var wire 1 K+ in1 $end
$var wire 1 [+ in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 \r out $end
$var wire 1 Zr in1 $end
$var wire 1 Pr in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 S* out $end
$var wire 1 \r in1 $end
$var wire 1 [r in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_4 $end
$var parameter 32 ]r OPERAND_WIDTH $end
$var parameter 32 ^r SHAMT_WIDTH $end
$var parameter 32 _r NUM_OPERATIONS $end
$var wire 1 K+ in [15] $end
$var wire 1 L+ in [14] $end
$var wire 1 M+ in [13] $end
$var wire 1 N+ in [12] $end
$var wire 1 O+ in [11] $end
$var wire 1 P+ in [10] $end
$var wire 1 Q+ in [9] $end
$var wire 1 R+ in [8] $end
$var wire 1 S+ in [7] $end
$var wire 1 T+ in [6] $end
$var wire 1 U+ in [5] $end
$var wire 1 V+ in [4] $end
$var wire 1 W+ in [3] $end
$var wire 1 X+ in [2] $end
$var wire 1 Y+ in [1] $end
$var wire 1 Z+ in [0] $end
$var wire 1 g+ shamt [3] $end
$var wire 1 h+ shamt [2] $end
$var wire 1 i+ shamt [1] $end
$var wire 1 j+ shamt [0] $end
$var wire 1 /- out [15] $end
$var wire 1 0- out [14] $end
$var wire 1 1- out [13] $end
$var wire 1 2- out [12] $end
$var wire 1 3- out [11] $end
$var wire 1 4- out [10] $end
$var wire 1 5- out [9] $end
$var wire 1 6- out [8] $end
$var wire 1 7- out [7] $end
$var wire 1 8- out [6] $end
$var wire 1 9- out [5] $end
$var wire 1 :- out [4] $end
$var wire 1 ;- out [3] $end
$var wire 1 <- out [2] $end
$var wire 1 =- out [1] $end
$var wire 1 >- out [0] $end
$var wire 1 `r shift1 [15] $end
$var wire 1 ar shift1 [14] $end
$var wire 1 br shift1 [13] $end
$var wire 1 cr shift1 [12] $end
$var wire 1 dr shift1 [11] $end
$var wire 1 er shift1 [10] $end
$var wire 1 fr shift1 [9] $end
$var wire 1 gr shift1 [8] $end
$var wire 1 hr shift1 [7] $end
$var wire 1 ir shift1 [6] $end
$var wire 1 jr shift1 [5] $end
$var wire 1 kr shift1 [4] $end
$var wire 1 lr shift1 [3] $end
$var wire 1 mr shift1 [2] $end
$var wire 1 nr shift1 [1] $end
$var wire 1 or shift1 [0] $end
$var wire 1 pr shift2 [15] $end
$var wire 1 qr shift2 [14] $end
$var wire 1 rr shift2 [13] $end
$var wire 1 sr shift2 [12] $end
$var wire 1 tr shift2 [11] $end
$var wire 1 ur shift2 [10] $end
$var wire 1 vr shift2 [9] $end
$var wire 1 wr shift2 [8] $end
$var wire 1 xr shift2 [7] $end
$var wire 1 yr shift2 [6] $end
$var wire 1 zr shift2 [5] $end
$var wire 1 {r shift2 [4] $end
$var wire 1 |r shift2 [3] $end
$var wire 1 }r shift2 [2] $end
$var wire 1 ~r shift2 [1] $end
$var wire 1 !s shift2 [0] $end
$var wire 1 "s shift4 [15] $end
$var wire 1 #s shift4 [14] $end
$var wire 1 $s shift4 [13] $end
$var wire 1 %s shift4 [12] $end
$var wire 1 &s shift4 [11] $end
$var wire 1 's shift4 [10] $end
$var wire 1 (s shift4 [9] $end
$var wire 1 )s shift4 [8] $end
$var wire 1 *s shift4 [7] $end
$var wire 1 +s shift4 [6] $end
$var wire 1 ,s shift4 [5] $end
$var wire 1 -s shift4 [4] $end
$var wire 1 .s shift4 [3] $end
$var wire 1 /s shift4 [2] $end
$var wire 1 0s shift4 [1] $end
$var wire 1 1s shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 lr Out [3] $end
$var wire 1 mr Out [2] $end
$var wire 1 nr Out [1] $end
$var wire 1 or Out [0] $end
$var wire 1 2s S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 W+ InpA [3] $end
$var wire 1 X+ InpA [2] $end
$var wire 1 Y+ InpA [1] $end
$var wire 1 Z+ InpA [0] $end
$var wire 1 V+ InpB [3] $end
$var wire 1 W+ InpB [2] $end
$var wire 1 X+ InpB [1] $end
$var wire 1 Y+ InpB [0] $end
$var wire 1 3s InpC [3] $end
$var wire 1 4s InpC [2] $end
$var wire 1 5s InpC [1] $end
$var wire 1 6s InpC [0] $end
$var wire 1 7s InpD [3] $end
$var wire 1 8s InpD [2] $end
$var wire 1 9s InpD [1] $end
$var wire 1 :s InpD [0] $end
$var wire 1 ;s stage1_1_bit0 $end
$var wire 1 <s stage1_2_bit0 $end
$var wire 1 =s stage1_1_bit1 $end
$var wire 1 >s stage1_2_bit1 $end
$var wire 1 ?s stage1_1_bit2 $end
$var wire 1 @s stage1_2_bit2 $end
$var wire 1 As stage1_1_bit3 $end
$var wire 1 Bs stage1_2_bit4 $end
$var wire 1 Cs stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ;s Out $end
$var wire 1 j+ S $end
$var wire 1 Z+ InpA $end
$var wire 1 Y+ InpB $end
$var wire 1 Ds notS $end
$var wire 1 Es nand1 $end
$var wire 1 Fs nand2 $end
$var wire 1 Gs inputA $end
$var wire 1 Hs inputB $end
$var wire 1 Is final_not $end

$scope module S_not $end
$var wire 1 Ds out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Es out $end
$var wire 1 Ds in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gs out $end
$var wire 1 Es in1 $end
$var wire 1 Es in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fs out $end
$var wire 1 j+ in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hs out $end
$var wire 1 Fs in1 $end
$var wire 1 Fs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Is out $end
$var wire 1 Gs in1 $end
$var wire 1 Hs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;s out $end
$var wire 1 Is in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 =s Out $end
$var wire 1 j+ S $end
$var wire 1 Y+ InpA $end
$var wire 1 X+ InpB $end
$var wire 1 Js notS $end
$var wire 1 Ks nand1 $end
$var wire 1 Ls nand2 $end
$var wire 1 Ms inputA $end
$var wire 1 Ns inputB $end
$var wire 1 Os final_not $end

$scope module S_not $end
$var wire 1 Js out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ks out $end
$var wire 1 Js in1 $end
$var wire 1 Y+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ms out $end
$var wire 1 Ks in1 $end
$var wire 1 Ks in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ls out $end
$var wire 1 j+ in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ns out $end
$var wire 1 Ls in1 $end
$var wire 1 Ls in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Os out $end
$var wire 1 Ms in1 $end
$var wire 1 Ns in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =s out $end
$var wire 1 Os in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ?s Out $end
$var wire 1 j+ S $end
$var wire 1 X+ InpA $end
$var wire 1 W+ InpB $end
$var wire 1 Ps notS $end
$var wire 1 Qs nand1 $end
$var wire 1 Rs nand2 $end
$var wire 1 Ss inputA $end
$var wire 1 Ts inputB $end
$var wire 1 Us final_not $end

$scope module S_not $end
$var wire 1 Ps out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qs out $end
$var wire 1 Ps in1 $end
$var wire 1 X+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ss out $end
$var wire 1 Qs in1 $end
$var wire 1 Qs in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rs out $end
$var wire 1 j+ in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ts out $end
$var wire 1 Rs in1 $end
$var wire 1 Rs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Us out $end
$var wire 1 Ss in1 $end
$var wire 1 Ts in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?s out $end
$var wire 1 Us in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 As Out $end
$var wire 1 j+ S $end
$var wire 1 W+ InpA $end
$var wire 1 V+ InpB $end
$var wire 1 Vs notS $end
$var wire 1 Ws nand1 $end
$var wire 1 Xs nand2 $end
$var wire 1 Ys inputA $end
$var wire 1 Zs inputB $end
$var wire 1 [s final_not $end

$scope module S_not $end
$var wire 1 Vs out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ws out $end
$var wire 1 Vs in1 $end
$var wire 1 W+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ys out $end
$var wire 1 Ws in1 $end
$var wire 1 Ws in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xs out $end
$var wire 1 j+ in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zs out $end
$var wire 1 Xs in1 $end
$var wire 1 Xs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [s out $end
$var wire 1 Ys in1 $end
$var wire 1 Zs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 As out $end
$var wire 1 [s in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 <s Out $end
$var wire 1 j+ S $end
$var wire 1 6s InpA $end
$var wire 1 :s InpB $end
$var wire 1 \s notS $end
$var wire 1 ]s nand1 $end
$var wire 1 ^s nand2 $end
$var wire 1 _s inputA $end
$var wire 1 `s inputB $end
$var wire 1 as final_not $end

$scope module S_not $end
$var wire 1 \s out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]s out $end
$var wire 1 \s in1 $end
$var wire 1 6s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _s out $end
$var wire 1 ]s in1 $end
$var wire 1 ]s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^s out $end
$var wire 1 j+ in1 $end
$var wire 1 :s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `s out $end
$var wire 1 ^s in1 $end
$var wire 1 ^s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 as out $end
$var wire 1 _s in1 $end
$var wire 1 `s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <s out $end
$var wire 1 as in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 >s Out $end
$var wire 1 j+ S $end
$var wire 1 5s InpA $end
$var wire 1 9s InpB $end
$var wire 1 bs notS $end
$var wire 1 cs nand1 $end
$var wire 1 ds nand2 $end
$var wire 1 es inputA $end
$var wire 1 fs inputB $end
$var wire 1 gs final_not $end

$scope module S_not $end
$var wire 1 bs out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cs out $end
$var wire 1 bs in1 $end
$var wire 1 5s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 es out $end
$var wire 1 cs in1 $end
$var wire 1 cs in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ds out $end
$var wire 1 j+ in1 $end
$var wire 1 9s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fs out $end
$var wire 1 ds in1 $end
$var wire 1 ds in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gs out $end
$var wire 1 es in1 $end
$var wire 1 fs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >s out $end
$var wire 1 gs in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 @s Out $end
$var wire 1 j+ S $end
$var wire 1 4s InpA $end
$var wire 1 8s InpB $end
$var wire 1 hs notS $end
$var wire 1 is nand1 $end
$var wire 1 js nand2 $end
$var wire 1 ks inputA $end
$var wire 1 ls inputB $end
$var wire 1 ms final_not $end

$scope module S_not $end
$var wire 1 hs out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 is out $end
$var wire 1 hs in1 $end
$var wire 1 4s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ks out $end
$var wire 1 is in1 $end
$var wire 1 is in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 js out $end
$var wire 1 j+ in1 $end
$var wire 1 8s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ls out $end
$var wire 1 js in1 $end
$var wire 1 js in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ms out $end
$var wire 1 ks in1 $end
$var wire 1 ls in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @s out $end
$var wire 1 ms in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Cs Out $end
$var wire 1 j+ S $end
$var wire 1 3s InpA $end
$var wire 1 7s InpB $end
$var wire 1 ns notS $end
$var wire 1 os nand1 $end
$var wire 1 ps nand2 $end
$var wire 1 qs inputA $end
$var wire 1 rs inputB $end
$var wire 1 ss final_not $end

$scope module S_not $end
$var wire 1 ns out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 os out $end
$var wire 1 ns in1 $end
$var wire 1 3s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qs out $end
$var wire 1 os in1 $end
$var wire 1 os in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ps out $end
$var wire 1 j+ in1 $end
$var wire 1 7s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rs out $end
$var wire 1 ps in1 $end
$var wire 1 ps in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ss out $end
$var wire 1 qs in1 $end
$var wire 1 rs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Cs out $end
$var wire 1 ss in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 or Out $end
$var wire 1 2s S $end
$var wire 1 ;s InpA $end
$var wire 1 <s InpB $end
$var wire 1 ts notS $end
$var wire 1 us nand1 $end
$var wire 1 vs nand2 $end
$var wire 1 ws inputA $end
$var wire 1 xs inputB $end
$var wire 1 ys final_not $end

$scope module S_not $end
$var wire 1 ts out $end
$var wire 1 2s in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 us out $end
$var wire 1 ts in1 $end
$var wire 1 ;s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ws out $end
$var wire 1 us in1 $end
$var wire 1 us in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vs out $end
$var wire 1 2s in1 $end
$var wire 1 <s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xs out $end
$var wire 1 vs in1 $end
$var wire 1 vs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ys out $end
$var wire 1 ws in1 $end
$var wire 1 xs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 or out $end
$var wire 1 ys in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 nr Out $end
$var wire 1 2s S $end
$var wire 1 =s InpA $end
$var wire 1 >s InpB $end
$var wire 1 zs notS $end
$var wire 1 {s nand1 $end
$var wire 1 |s nand2 $end
$var wire 1 }s inputA $end
$var wire 1 ~s inputB $end
$var wire 1 !t final_not $end

$scope module S_not $end
$var wire 1 zs out $end
$var wire 1 2s in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {s out $end
$var wire 1 zs in1 $end
$var wire 1 =s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }s out $end
$var wire 1 {s in1 $end
$var wire 1 {s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |s out $end
$var wire 1 2s in1 $end
$var wire 1 >s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~s out $end
$var wire 1 |s in1 $end
$var wire 1 |s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !t out $end
$var wire 1 }s in1 $end
$var wire 1 ~s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nr out $end
$var wire 1 !t in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 mr Out $end
$var wire 1 2s S $end
$var wire 1 ?s InpA $end
$var wire 1 @s InpB $end
$var wire 1 "t notS $end
$var wire 1 #t nand1 $end
$var wire 1 $t nand2 $end
$var wire 1 %t inputA $end
$var wire 1 &t inputB $end
$var wire 1 't final_not $end

$scope module S_not $end
$var wire 1 "t out $end
$var wire 1 2s in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #t out $end
$var wire 1 "t in1 $end
$var wire 1 ?s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %t out $end
$var wire 1 #t in1 $end
$var wire 1 #t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $t out $end
$var wire 1 2s in1 $end
$var wire 1 @s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &t out $end
$var wire 1 $t in1 $end
$var wire 1 $t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 't out $end
$var wire 1 %t in1 $end
$var wire 1 &t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mr out $end
$var wire 1 't in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 lr Out $end
$var wire 1 2s S $end
$var wire 1 As InpA $end
$var wire 1 Cs InpB $end
$var wire 1 (t notS $end
$var wire 1 )t nand1 $end
$var wire 1 *t nand2 $end
$var wire 1 +t inputA $end
$var wire 1 ,t inputB $end
$var wire 1 -t final_not $end

$scope module S_not $end
$var wire 1 (t out $end
$var wire 1 2s in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )t out $end
$var wire 1 (t in1 $end
$var wire 1 As in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +t out $end
$var wire 1 )t in1 $end
$var wire 1 )t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *t out $end
$var wire 1 2s in1 $end
$var wire 1 Cs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,t out $end
$var wire 1 *t in1 $end
$var wire 1 *t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -t out $end
$var wire 1 +t in1 $end
$var wire 1 ,t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lr out $end
$var wire 1 -t in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 hr Out [3] $end
$var wire 1 ir Out [2] $end
$var wire 1 jr Out [1] $end
$var wire 1 kr Out [0] $end
$var wire 1 .t S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 S+ InpA [3] $end
$var wire 1 T+ InpA [2] $end
$var wire 1 U+ InpA [1] $end
$var wire 1 V+ InpA [0] $end
$var wire 1 R+ InpB [3] $end
$var wire 1 S+ InpB [2] $end
$var wire 1 T+ InpB [1] $end
$var wire 1 U+ InpB [0] $end
$var wire 1 /t InpC [3] $end
$var wire 1 0t InpC [2] $end
$var wire 1 1t InpC [1] $end
$var wire 1 2t InpC [0] $end
$var wire 1 3t InpD [3] $end
$var wire 1 4t InpD [2] $end
$var wire 1 5t InpD [1] $end
$var wire 1 6t InpD [0] $end
$var wire 1 7t stage1_1_bit0 $end
$var wire 1 8t stage1_2_bit0 $end
$var wire 1 9t stage1_1_bit1 $end
$var wire 1 :t stage1_2_bit1 $end
$var wire 1 ;t stage1_1_bit2 $end
$var wire 1 <t stage1_2_bit2 $end
$var wire 1 =t stage1_1_bit3 $end
$var wire 1 >t stage1_2_bit4 $end
$var wire 1 ?t stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 7t Out $end
$var wire 1 j+ S $end
$var wire 1 V+ InpA $end
$var wire 1 U+ InpB $end
$var wire 1 @t notS $end
$var wire 1 At nand1 $end
$var wire 1 Bt nand2 $end
$var wire 1 Ct inputA $end
$var wire 1 Dt inputB $end
$var wire 1 Et final_not $end

$scope module S_not $end
$var wire 1 @t out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 At out $end
$var wire 1 @t in1 $end
$var wire 1 V+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ct out $end
$var wire 1 At in1 $end
$var wire 1 At in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bt out $end
$var wire 1 j+ in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dt out $end
$var wire 1 Bt in1 $end
$var wire 1 Bt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Et out $end
$var wire 1 Ct in1 $end
$var wire 1 Dt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7t out $end
$var wire 1 Et in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 9t Out $end
$var wire 1 j+ S $end
$var wire 1 U+ InpA $end
$var wire 1 T+ InpB $end
$var wire 1 Ft notS $end
$var wire 1 Gt nand1 $end
$var wire 1 Ht nand2 $end
$var wire 1 It inputA $end
$var wire 1 Jt inputB $end
$var wire 1 Kt final_not $end

$scope module S_not $end
$var wire 1 Ft out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gt out $end
$var wire 1 Ft in1 $end
$var wire 1 U+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 It out $end
$var wire 1 Gt in1 $end
$var wire 1 Gt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ht out $end
$var wire 1 j+ in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jt out $end
$var wire 1 Ht in1 $end
$var wire 1 Ht in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kt out $end
$var wire 1 It in1 $end
$var wire 1 Jt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9t out $end
$var wire 1 Kt in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ;t Out $end
$var wire 1 j+ S $end
$var wire 1 T+ InpA $end
$var wire 1 S+ InpB $end
$var wire 1 Lt notS $end
$var wire 1 Mt nand1 $end
$var wire 1 Nt nand2 $end
$var wire 1 Ot inputA $end
$var wire 1 Pt inputB $end
$var wire 1 Qt final_not $end

$scope module S_not $end
$var wire 1 Lt out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mt out $end
$var wire 1 Lt in1 $end
$var wire 1 T+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ot out $end
$var wire 1 Mt in1 $end
$var wire 1 Mt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nt out $end
$var wire 1 j+ in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pt out $end
$var wire 1 Nt in1 $end
$var wire 1 Nt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qt out $end
$var wire 1 Ot in1 $end
$var wire 1 Pt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;t out $end
$var wire 1 Qt in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 =t Out $end
$var wire 1 j+ S $end
$var wire 1 S+ InpA $end
$var wire 1 R+ InpB $end
$var wire 1 Rt notS $end
$var wire 1 St nand1 $end
$var wire 1 Tt nand2 $end
$var wire 1 Ut inputA $end
$var wire 1 Vt inputB $end
$var wire 1 Wt final_not $end

$scope module S_not $end
$var wire 1 Rt out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 St out $end
$var wire 1 Rt in1 $end
$var wire 1 S+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ut out $end
$var wire 1 St in1 $end
$var wire 1 St in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tt out $end
$var wire 1 j+ in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vt out $end
$var wire 1 Tt in1 $end
$var wire 1 Tt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wt out $end
$var wire 1 Ut in1 $end
$var wire 1 Vt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =t out $end
$var wire 1 Wt in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 8t Out $end
$var wire 1 j+ S $end
$var wire 1 2t InpA $end
$var wire 1 6t InpB $end
$var wire 1 Xt notS $end
$var wire 1 Yt nand1 $end
$var wire 1 Zt nand2 $end
$var wire 1 [t inputA $end
$var wire 1 \t inputB $end
$var wire 1 ]t final_not $end

$scope module S_not $end
$var wire 1 Xt out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yt out $end
$var wire 1 Xt in1 $end
$var wire 1 2t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [t out $end
$var wire 1 Yt in1 $end
$var wire 1 Yt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zt out $end
$var wire 1 j+ in1 $end
$var wire 1 6t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \t out $end
$var wire 1 Zt in1 $end
$var wire 1 Zt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]t out $end
$var wire 1 [t in1 $end
$var wire 1 \t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8t out $end
$var wire 1 ]t in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 :t Out $end
$var wire 1 j+ S $end
$var wire 1 1t InpA $end
$var wire 1 5t InpB $end
$var wire 1 ^t notS $end
$var wire 1 _t nand1 $end
$var wire 1 `t nand2 $end
$var wire 1 at inputA $end
$var wire 1 bt inputB $end
$var wire 1 ct final_not $end

$scope module S_not $end
$var wire 1 ^t out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _t out $end
$var wire 1 ^t in1 $end
$var wire 1 1t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 at out $end
$var wire 1 _t in1 $end
$var wire 1 _t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `t out $end
$var wire 1 j+ in1 $end
$var wire 1 5t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bt out $end
$var wire 1 `t in1 $end
$var wire 1 `t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ct out $end
$var wire 1 at in1 $end
$var wire 1 bt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :t out $end
$var wire 1 ct in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 <t Out $end
$var wire 1 j+ S $end
$var wire 1 0t InpA $end
$var wire 1 4t InpB $end
$var wire 1 dt notS $end
$var wire 1 et nand1 $end
$var wire 1 ft nand2 $end
$var wire 1 gt inputA $end
$var wire 1 ht inputB $end
$var wire 1 it final_not $end

$scope module S_not $end
$var wire 1 dt out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 et out $end
$var wire 1 dt in1 $end
$var wire 1 0t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gt out $end
$var wire 1 et in1 $end
$var wire 1 et in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ft out $end
$var wire 1 j+ in1 $end
$var wire 1 4t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ht out $end
$var wire 1 ft in1 $end
$var wire 1 ft in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 it out $end
$var wire 1 gt in1 $end
$var wire 1 ht in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <t out $end
$var wire 1 it in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ?t Out $end
$var wire 1 j+ S $end
$var wire 1 /t InpA $end
$var wire 1 3t InpB $end
$var wire 1 jt notS $end
$var wire 1 kt nand1 $end
$var wire 1 lt nand2 $end
$var wire 1 mt inputA $end
$var wire 1 nt inputB $end
$var wire 1 ot final_not $end

$scope module S_not $end
$var wire 1 jt out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kt out $end
$var wire 1 jt in1 $end
$var wire 1 /t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mt out $end
$var wire 1 kt in1 $end
$var wire 1 kt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lt out $end
$var wire 1 j+ in1 $end
$var wire 1 3t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nt out $end
$var wire 1 lt in1 $end
$var wire 1 lt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ot out $end
$var wire 1 mt in1 $end
$var wire 1 nt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?t out $end
$var wire 1 ot in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 kr Out $end
$var wire 1 .t S $end
$var wire 1 7t InpA $end
$var wire 1 8t InpB $end
$var wire 1 pt notS $end
$var wire 1 qt nand1 $end
$var wire 1 rt nand2 $end
$var wire 1 st inputA $end
$var wire 1 tt inputB $end
$var wire 1 ut final_not $end

$scope module S_not $end
$var wire 1 pt out $end
$var wire 1 .t in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qt out $end
$var wire 1 pt in1 $end
$var wire 1 7t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 st out $end
$var wire 1 qt in1 $end
$var wire 1 qt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rt out $end
$var wire 1 .t in1 $end
$var wire 1 8t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tt out $end
$var wire 1 rt in1 $end
$var wire 1 rt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ut out $end
$var wire 1 st in1 $end
$var wire 1 tt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kr out $end
$var wire 1 ut in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 jr Out $end
$var wire 1 .t S $end
$var wire 1 9t InpA $end
$var wire 1 :t InpB $end
$var wire 1 vt notS $end
$var wire 1 wt nand1 $end
$var wire 1 xt nand2 $end
$var wire 1 yt inputA $end
$var wire 1 zt inputB $end
$var wire 1 {t final_not $end

$scope module S_not $end
$var wire 1 vt out $end
$var wire 1 .t in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wt out $end
$var wire 1 vt in1 $end
$var wire 1 9t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yt out $end
$var wire 1 wt in1 $end
$var wire 1 wt in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xt out $end
$var wire 1 .t in1 $end
$var wire 1 :t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zt out $end
$var wire 1 xt in1 $end
$var wire 1 xt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {t out $end
$var wire 1 yt in1 $end
$var wire 1 zt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jr out $end
$var wire 1 {t in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ir Out $end
$var wire 1 .t S $end
$var wire 1 ;t InpA $end
$var wire 1 <t InpB $end
$var wire 1 |t notS $end
$var wire 1 }t nand1 $end
$var wire 1 ~t nand2 $end
$var wire 1 !u inputA $end
$var wire 1 "u inputB $end
$var wire 1 #u final_not $end

$scope module S_not $end
$var wire 1 |t out $end
$var wire 1 .t in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }t out $end
$var wire 1 |t in1 $end
$var wire 1 ;t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !u out $end
$var wire 1 }t in1 $end
$var wire 1 }t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~t out $end
$var wire 1 .t in1 $end
$var wire 1 <t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "u out $end
$var wire 1 ~t in1 $end
$var wire 1 ~t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #u out $end
$var wire 1 !u in1 $end
$var wire 1 "u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ir out $end
$var wire 1 #u in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 hr Out $end
$var wire 1 .t S $end
$var wire 1 =t InpA $end
$var wire 1 ?t InpB $end
$var wire 1 $u notS $end
$var wire 1 %u nand1 $end
$var wire 1 &u nand2 $end
$var wire 1 'u inputA $end
$var wire 1 (u inputB $end
$var wire 1 )u final_not $end

$scope module S_not $end
$var wire 1 $u out $end
$var wire 1 .t in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %u out $end
$var wire 1 $u in1 $end
$var wire 1 =t in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'u out $end
$var wire 1 %u in1 $end
$var wire 1 %u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &u out $end
$var wire 1 .t in1 $end
$var wire 1 ?t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (u out $end
$var wire 1 &u in1 $end
$var wire 1 &u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )u out $end
$var wire 1 'u in1 $end
$var wire 1 (u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hr out $end
$var wire 1 )u in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 dr Out [3] $end
$var wire 1 er Out [2] $end
$var wire 1 fr Out [1] $end
$var wire 1 gr Out [0] $end
$var wire 1 *u S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 O+ InpA [3] $end
$var wire 1 P+ InpA [2] $end
$var wire 1 Q+ InpA [1] $end
$var wire 1 R+ InpA [0] $end
$var wire 1 N+ InpB [3] $end
$var wire 1 O+ InpB [2] $end
$var wire 1 P+ InpB [1] $end
$var wire 1 Q+ InpB [0] $end
$var wire 1 +u InpC [3] $end
$var wire 1 ,u InpC [2] $end
$var wire 1 -u InpC [1] $end
$var wire 1 .u InpC [0] $end
$var wire 1 /u InpD [3] $end
$var wire 1 0u InpD [2] $end
$var wire 1 1u InpD [1] $end
$var wire 1 2u InpD [0] $end
$var wire 1 3u stage1_1_bit0 $end
$var wire 1 4u stage1_2_bit0 $end
$var wire 1 5u stage1_1_bit1 $end
$var wire 1 6u stage1_2_bit1 $end
$var wire 1 7u stage1_1_bit2 $end
$var wire 1 8u stage1_2_bit2 $end
$var wire 1 9u stage1_1_bit3 $end
$var wire 1 :u stage1_2_bit4 $end
$var wire 1 ;u stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 3u Out $end
$var wire 1 j+ S $end
$var wire 1 R+ InpA $end
$var wire 1 Q+ InpB $end
$var wire 1 <u notS $end
$var wire 1 =u nand1 $end
$var wire 1 >u nand2 $end
$var wire 1 ?u inputA $end
$var wire 1 @u inputB $end
$var wire 1 Au final_not $end

$scope module S_not $end
$var wire 1 <u out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =u out $end
$var wire 1 <u in1 $end
$var wire 1 R+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?u out $end
$var wire 1 =u in1 $end
$var wire 1 =u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >u out $end
$var wire 1 j+ in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @u out $end
$var wire 1 >u in1 $end
$var wire 1 >u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Au out $end
$var wire 1 ?u in1 $end
$var wire 1 @u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3u out $end
$var wire 1 Au in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 5u Out $end
$var wire 1 j+ S $end
$var wire 1 Q+ InpA $end
$var wire 1 P+ InpB $end
$var wire 1 Bu notS $end
$var wire 1 Cu nand1 $end
$var wire 1 Du nand2 $end
$var wire 1 Eu inputA $end
$var wire 1 Fu inputB $end
$var wire 1 Gu final_not $end

$scope module S_not $end
$var wire 1 Bu out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cu out $end
$var wire 1 Bu in1 $end
$var wire 1 Q+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Eu out $end
$var wire 1 Cu in1 $end
$var wire 1 Cu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Du out $end
$var wire 1 j+ in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fu out $end
$var wire 1 Du in1 $end
$var wire 1 Du in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gu out $end
$var wire 1 Eu in1 $end
$var wire 1 Fu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5u out $end
$var wire 1 Gu in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 7u Out $end
$var wire 1 j+ S $end
$var wire 1 P+ InpA $end
$var wire 1 O+ InpB $end
$var wire 1 Hu notS $end
$var wire 1 Iu nand1 $end
$var wire 1 Ju nand2 $end
$var wire 1 Ku inputA $end
$var wire 1 Lu inputB $end
$var wire 1 Mu final_not $end

$scope module S_not $end
$var wire 1 Hu out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Iu out $end
$var wire 1 Hu in1 $end
$var wire 1 P+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ku out $end
$var wire 1 Iu in1 $end
$var wire 1 Iu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ju out $end
$var wire 1 j+ in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lu out $end
$var wire 1 Ju in1 $end
$var wire 1 Ju in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mu out $end
$var wire 1 Ku in1 $end
$var wire 1 Lu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7u out $end
$var wire 1 Mu in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 9u Out $end
$var wire 1 j+ S $end
$var wire 1 O+ InpA $end
$var wire 1 N+ InpB $end
$var wire 1 Nu notS $end
$var wire 1 Ou nand1 $end
$var wire 1 Pu nand2 $end
$var wire 1 Qu inputA $end
$var wire 1 Ru inputB $end
$var wire 1 Su final_not $end

$scope module S_not $end
$var wire 1 Nu out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ou out $end
$var wire 1 Nu in1 $end
$var wire 1 O+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qu out $end
$var wire 1 Ou in1 $end
$var wire 1 Ou in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pu out $end
$var wire 1 j+ in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ru out $end
$var wire 1 Pu in1 $end
$var wire 1 Pu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Su out $end
$var wire 1 Qu in1 $end
$var wire 1 Ru in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9u out $end
$var wire 1 Su in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 4u Out $end
$var wire 1 j+ S $end
$var wire 1 .u InpA $end
$var wire 1 2u InpB $end
$var wire 1 Tu notS $end
$var wire 1 Uu nand1 $end
$var wire 1 Vu nand2 $end
$var wire 1 Wu inputA $end
$var wire 1 Xu inputB $end
$var wire 1 Yu final_not $end

$scope module S_not $end
$var wire 1 Tu out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Uu out $end
$var wire 1 Tu in1 $end
$var wire 1 .u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wu out $end
$var wire 1 Uu in1 $end
$var wire 1 Uu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vu out $end
$var wire 1 j+ in1 $end
$var wire 1 2u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xu out $end
$var wire 1 Vu in1 $end
$var wire 1 Vu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yu out $end
$var wire 1 Wu in1 $end
$var wire 1 Xu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4u out $end
$var wire 1 Yu in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 6u Out $end
$var wire 1 j+ S $end
$var wire 1 -u InpA $end
$var wire 1 1u InpB $end
$var wire 1 Zu notS $end
$var wire 1 [u nand1 $end
$var wire 1 \u nand2 $end
$var wire 1 ]u inputA $end
$var wire 1 ^u inputB $end
$var wire 1 _u final_not $end

$scope module S_not $end
$var wire 1 Zu out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [u out $end
$var wire 1 Zu in1 $end
$var wire 1 -u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]u out $end
$var wire 1 [u in1 $end
$var wire 1 [u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \u out $end
$var wire 1 j+ in1 $end
$var wire 1 1u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^u out $end
$var wire 1 \u in1 $end
$var wire 1 \u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _u out $end
$var wire 1 ]u in1 $end
$var wire 1 ^u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6u out $end
$var wire 1 _u in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 8u Out $end
$var wire 1 j+ S $end
$var wire 1 ,u InpA $end
$var wire 1 0u InpB $end
$var wire 1 `u notS $end
$var wire 1 au nand1 $end
$var wire 1 bu nand2 $end
$var wire 1 cu inputA $end
$var wire 1 du inputB $end
$var wire 1 eu final_not $end

$scope module S_not $end
$var wire 1 `u out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 au out $end
$var wire 1 `u in1 $end
$var wire 1 ,u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cu out $end
$var wire 1 au in1 $end
$var wire 1 au in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bu out $end
$var wire 1 j+ in1 $end
$var wire 1 0u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 du out $end
$var wire 1 bu in1 $end
$var wire 1 bu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eu out $end
$var wire 1 cu in1 $end
$var wire 1 du in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8u out $end
$var wire 1 eu in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ;u Out $end
$var wire 1 j+ S $end
$var wire 1 +u InpA $end
$var wire 1 /u InpB $end
$var wire 1 fu notS $end
$var wire 1 gu nand1 $end
$var wire 1 hu nand2 $end
$var wire 1 iu inputA $end
$var wire 1 ju inputB $end
$var wire 1 ku final_not $end

$scope module S_not $end
$var wire 1 fu out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gu out $end
$var wire 1 fu in1 $end
$var wire 1 +u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iu out $end
$var wire 1 gu in1 $end
$var wire 1 gu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hu out $end
$var wire 1 j+ in1 $end
$var wire 1 /u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ju out $end
$var wire 1 hu in1 $end
$var wire 1 hu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ku out $end
$var wire 1 iu in1 $end
$var wire 1 ju in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;u out $end
$var wire 1 ku in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 gr Out $end
$var wire 1 *u S $end
$var wire 1 3u InpA $end
$var wire 1 4u InpB $end
$var wire 1 lu notS $end
$var wire 1 mu nand1 $end
$var wire 1 nu nand2 $end
$var wire 1 ou inputA $end
$var wire 1 pu inputB $end
$var wire 1 qu final_not $end

$scope module S_not $end
$var wire 1 lu out $end
$var wire 1 *u in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mu out $end
$var wire 1 lu in1 $end
$var wire 1 3u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ou out $end
$var wire 1 mu in1 $end
$var wire 1 mu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nu out $end
$var wire 1 *u in1 $end
$var wire 1 4u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pu out $end
$var wire 1 nu in1 $end
$var wire 1 nu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qu out $end
$var wire 1 ou in1 $end
$var wire 1 pu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gr out $end
$var wire 1 qu in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 fr Out $end
$var wire 1 *u S $end
$var wire 1 5u InpA $end
$var wire 1 6u InpB $end
$var wire 1 ru notS $end
$var wire 1 su nand1 $end
$var wire 1 tu nand2 $end
$var wire 1 uu inputA $end
$var wire 1 vu inputB $end
$var wire 1 wu final_not $end

$scope module S_not $end
$var wire 1 ru out $end
$var wire 1 *u in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 su out $end
$var wire 1 ru in1 $end
$var wire 1 5u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uu out $end
$var wire 1 su in1 $end
$var wire 1 su in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tu out $end
$var wire 1 *u in1 $end
$var wire 1 6u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vu out $end
$var wire 1 tu in1 $end
$var wire 1 tu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wu out $end
$var wire 1 uu in1 $end
$var wire 1 vu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fr out $end
$var wire 1 wu in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 er Out $end
$var wire 1 *u S $end
$var wire 1 7u InpA $end
$var wire 1 8u InpB $end
$var wire 1 xu notS $end
$var wire 1 yu nand1 $end
$var wire 1 zu nand2 $end
$var wire 1 {u inputA $end
$var wire 1 |u inputB $end
$var wire 1 }u final_not $end

$scope module S_not $end
$var wire 1 xu out $end
$var wire 1 *u in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yu out $end
$var wire 1 xu in1 $end
$var wire 1 7u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {u out $end
$var wire 1 yu in1 $end
$var wire 1 yu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zu out $end
$var wire 1 *u in1 $end
$var wire 1 8u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |u out $end
$var wire 1 zu in1 $end
$var wire 1 zu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }u out $end
$var wire 1 {u in1 $end
$var wire 1 |u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 er out $end
$var wire 1 }u in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 dr Out $end
$var wire 1 *u S $end
$var wire 1 9u InpA $end
$var wire 1 ;u InpB $end
$var wire 1 ~u notS $end
$var wire 1 !v nand1 $end
$var wire 1 "v nand2 $end
$var wire 1 #v inputA $end
$var wire 1 $v inputB $end
$var wire 1 %v final_not $end

$scope module S_not $end
$var wire 1 ~u out $end
$var wire 1 *u in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !v out $end
$var wire 1 ~u in1 $end
$var wire 1 9u in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #v out $end
$var wire 1 !v in1 $end
$var wire 1 !v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "v out $end
$var wire 1 *u in1 $end
$var wire 1 ;u in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $v out $end
$var wire 1 "v in1 $end
$var wire 1 "v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %v out $end
$var wire 1 #v in1 $end
$var wire 1 $v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dr out $end
$var wire 1 %v in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 `r Out [3] $end
$var wire 1 ar Out [2] $end
$var wire 1 br Out [1] $end
$var wire 1 cr Out [0] $end
$var wire 1 &v S [1] $end
$var wire 1 j+ S [0] $end
$var wire 1 K+ InpA [3] $end
$var wire 1 L+ InpA [2] $end
$var wire 1 M+ InpA [1] $end
$var wire 1 N+ InpA [0] $end
$var wire 1 Z+ InpB [3] $end
$var wire 1 K+ InpB [2] $end
$var wire 1 L+ InpB [1] $end
$var wire 1 M+ InpB [0] $end
$var wire 1 'v InpC [3] $end
$var wire 1 (v InpC [2] $end
$var wire 1 )v InpC [1] $end
$var wire 1 *v InpC [0] $end
$var wire 1 +v InpD [3] $end
$var wire 1 ,v InpD [2] $end
$var wire 1 -v InpD [1] $end
$var wire 1 .v InpD [0] $end
$var wire 1 /v stage1_1_bit0 $end
$var wire 1 0v stage1_2_bit0 $end
$var wire 1 1v stage1_1_bit1 $end
$var wire 1 2v stage1_2_bit1 $end
$var wire 1 3v stage1_1_bit2 $end
$var wire 1 4v stage1_2_bit2 $end
$var wire 1 5v stage1_1_bit3 $end
$var wire 1 6v stage1_2_bit4 $end
$var wire 1 7v stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 /v Out $end
$var wire 1 j+ S $end
$var wire 1 N+ InpA $end
$var wire 1 M+ InpB $end
$var wire 1 8v notS $end
$var wire 1 9v nand1 $end
$var wire 1 :v nand2 $end
$var wire 1 ;v inputA $end
$var wire 1 <v inputB $end
$var wire 1 =v final_not $end

$scope module S_not $end
$var wire 1 8v out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9v out $end
$var wire 1 8v in1 $end
$var wire 1 N+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;v out $end
$var wire 1 9v in1 $end
$var wire 1 9v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :v out $end
$var wire 1 j+ in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <v out $end
$var wire 1 :v in1 $end
$var wire 1 :v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =v out $end
$var wire 1 ;v in1 $end
$var wire 1 <v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /v out $end
$var wire 1 =v in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 1v Out $end
$var wire 1 j+ S $end
$var wire 1 M+ InpA $end
$var wire 1 L+ InpB $end
$var wire 1 >v notS $end
$var wire 1 ?v nand1 $end
$var wire 1 @v nand2 $end
$var wire 1 Av inputA $end
$var wire 1 Bv inputB $end
$var wire 1 Cv final_not $end

$scope module S_not $end
$var wire 1 >v out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?v out $end
$var wire 1 >v in1 $end
$var wire 1 M+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Av out $end
$var wire 1 ?v in1 $end
$var wire 1 ?v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @v out $end
$var wire 1 j+ in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bv out $end
$var wire 1 @v in1 $end
$var wire 1 @v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cv out $end
$var wire 1 Av in1 $end
$var wire 1 Bv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1v out $end
$var wire 1 Cv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 3v Out $end
$var wire 1 j+ S $end
$var wire 1 L+ InpA $end
$var wire 1 K+ InpB $end
$var wire 1 Dv notS $end
$var wire 1 Ev nand1 $end
$var wire 1 Fv nand2 $end
$var wire 1 Gv inputA $end
$var wire 1 Hv inputB $end
$var wire 1 Iv final_not $end

$scope module S_not $end
$var wire 1 Dv out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ev out $end
$var wire 1 Dv in1 $end
$var wire 1 L+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gv out $end
$var wire 1 Ev in1 $end
$var wire 1 Ev in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fv out $end
$var wire 1 j+ in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hv out $end
$var wire 1 Fv in1 $end
$var wire 1 Fv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Iv out $end
$var wire 1 Gv in1 $end
$var wire 1 Hv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3v out $end
$var wire 1 Iv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 5v Out $end
$var wire 1 j+ S $end
$var wire 1 K+ InpA $end
$var wire 1 Z+ InpB $end
$var wire 1 Jv notS $end
$var wire 1 Kv nand1 $end
$var wire 1 Lv nand2 $end
$var wire 1 Mv inputA $end
$var wire 1 Nv inputB $end
$var wire 1 Ov final_not $end

$scope module S_not $end
$var wire 1 Jv out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kv out $end
$var wire 1 Jv in1 $end
$var wire 1 K+ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mv out $end
$var wire 1 Kv in1 $end
$var wire 1 Kv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lv out $end
$var wire 1 j+ in1 $end
$var wire 1 Z+ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nv out $end
$var wire 1 Lv in1 $end
$var wire 1 Lv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ov out $end
$var wire 1 Mv in1 $end
$var wire 1 Nv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5v out $end
$var wire 1 Ov in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 0v Out $end
$var wire 1 j+ S $end
$var wire 1 *v InpA $end
$var wire 1 .v InpB $end
$var wire 1 Pv notS $end
$var wire 1 Qv nand1 $end
$var wire 1 Rv nand2 $end
$var wire 1 Sv inputA $end
$var wire 1 Tv inputB $end
$var wire 1 Uv final_not $end

$scope module S_not $end
$var wire 1 Pv out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qv out $end
$var wire 1 Pv in1 $end
$var wire 1 *v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sv out $end
$var wire 1 Qv in1 $end
$var wire 1 Qv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rv out $end
$var wire 1 j+ in1 $end
$var wire 1 .v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tv out $end
$var wire 1 Rv in1 $end
$var wire 1 Rv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Uv out $end
$var wire 1 Sv in1 $end
$var wire 1 Tv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0v out $end
$var wire 1 Uv in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 2v Out $end
$var wire 1 j+ S $end
$var wire 1 )v InpA $end
$var wire 1 -v InpB $end
$var wire 1 Vv notS $end
$var wire 1 Wv nand1 $end
$var wire 1 Xv nand2 $end
$var wire 1 Yv inputA $end
$var wire 1 Zv inputB $end
$var wire 1 [v final_not $end

$scope module S_not $end
$var wire 1 Vv out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wv out $end
$var wire 1 Vv in1 $end
$var wire 1 )v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yv out $end
$var wire 1 Wv in1 $end
$var wire 1 Wv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xv out $end
$var wire 1 j+ in1 $end
$var wire 1 -v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zv out $end
$var wire 1 Xv in1 $end
$var wire 1 Xv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [v out $end
$var wire 1 Yv in1 $end
$var wire 1 Zv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2v out $end
$var wire 1 [v in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 4v Out $end
$var wire 1 j+ S $end
$var wire 1 (v InpA $end
$var wire 1 ,v InpB $end
$var wire 1 \v notS $end
$var wire 1 ]v nand1 $end
$var wire 1 ^v nand2 $end
$var wire 1 _v inputA $end
$var wire 1 `v inputB $end
$var wire 1 av final_not $end

$scope module S_not $end
$var wire 1 \v out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]v out $end
$var wire 1 \v in1 $end
$var wire 1 (v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _v out $end
$var wire 1 ]v in1 $end
$var wire 1 ]v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^v out $end
$var wire 1 j+ in1 $end
$var wire 1 ,v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `v out $end
$var wire 1 ^v in1 $end
$var wire 1 ^v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 av out $end
$var wire 1 _v in1 $end
$var wire 1 `v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4v out $end
$var wire 1 av in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 7v Out $end
$var wire 1 j+ S $end
$var wire 1 'v InpA $end
$var wire 1 +v InpB $end
$var wire 1 bv notS $end
$var wire 1 cv nand1 $end
$var wire 1 dv nand2 $end
$var wire 1 ev inputA $end
$var wire 1 fv inputB $end
$var wire 1 gv final_not $end

$scope module S_not $end
$var wire 1 bv out $end
$var wire 1 j+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cv out $end
$var wire 1 bv in1 $end
$var wire 1 'v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ev out $end
$var wire 1 cv in1 $end
$var wire 1 cv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dv out $end
$var wire 1 j+ in1 $end
$var wire 1 +v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fv out $end
$var wire 1 dv in1 $end
$var wire 1 dv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gv out $end
$var wire 1 ev in1 $end
$var wire 1 fv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7v out $end
$var wire 1 gv in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 cr Out $end
$var wire 1 &v S $end
$var wire 1 /v InpA $end
$var wire 1 0v InpB $end
$var wire 1 hv notS $end
$var wire 1 iv nand1 $end
$var wire 1 jv nand2 $end
$var wire 1 kv inputA $end
$var wire 1 lv inputB $end
$var wire 1 mv final_not $end

$scope module S_not $end
$var wire 1 hv out $end
$var wire 1 &v in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iv out $end
$var wire 1 hv in1 $end
$var wire 1 /v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kv out $end
$var wire 1 iv in1 $end
$var wire 1 iv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jv out $end
$var wire 1 &v in1 $end
$var wire 1 0v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lv out $end
$var wire 1 jv in1 $end
$var wire 1 jv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mv out $end
$var wire 1 kv in1 $end
$var wire 1 lv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cr out $end
$var wire 1 mv in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 br Out $end
$var wire 1 &v S $end
$var wire 1 1v InpA $end
$var wire 1 2v InpB $end
$var wire 1 nv notS $end
$var wire 1 ov nand1 $end
$var wire 1 pv nand2 $end
$var wire 1 qv inputA $end
$var wire 1 rv inputB $end
$var wire 1 sv final_not $end

$scope module S_not $end
$var wire 1 nv out $end
$var wire 1 &v in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ov out $end
$var wire 1 nv in1 $end
$var wire 1 1v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qv out $end
$var wire 1 ov in1 $end
$var wire 1 ov in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pv out $end
$var wire 1 &v in1 $end
$var wire 1 2v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rv out $end
$var wire 1 pv in1 $end
$var wire 1 pv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sv out $end
$var wire 1 qv in1 $end
$var wire 1 rv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 br out $end
$var wire 1 sv in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ar Out $end
$var wire 1 &v S $end
$var wire 1 3v InpA $end
$var wire 1 4v InpB $end
$var wire 1 tv notS $end
$var wire 1 uv nand1 $end
$var wire 1 vv nand2 $end
$var wire 1 wv inputA $end
$var wire 1 xv inputB $end
$var wire 1 yv final_not $end

$scope module S_not $end
$var wire 1 tv out $end
$var wire 1 &v in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uv out $end
$var wire 1 tv in1 $end
$var wire 1 3v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wv out $end
$var wire 1 uv in1 $end
$var wire 1 uv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vv out $end
$var wire 1 &v in1 $end
$var wire 1 4v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xv out $end
$var wire 1 vv in1 $end
$var wire 1 vv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yv out $end
$var wire 1 wv in1 $end
$var wire 1 xv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ar out $end
$var wire 1 yv in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 `r Out $end
$var wire 1 &v S $end
$var wire 1 5v InpA $end
$var wire 1 7v InpB $end
$var wire 1 zv notS $end
$var wire 1 {v nand1 $end
$var wire 1 |v nand2 $end
$var wire 1 }v inputA $end
$var wire 1 ~v inputB $end
$var wire 1 !w final_not $end

$scope module S_not $end
$var wire 1 zv out $end
$var wire 1 &v in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {v out $end
$var wire 1 zv in1 $end
$var wire 1 5v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }v out $end
$var wire 1 {v in1 $end
$var wire 1 {v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |v out $end
$var wire 1 &v in1 $end
$var wire 1 7v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~v out $end
$var wire 1 |v in1 $end
$var wire 1 |v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !w out $end
$var wire 1 }v in1 $end
$var wire 1 ~v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `r out $end
$var wire 1 !w in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 |r Out [3] $end
$var wire 1 }r Out [2] $end
$var wire 1 ~r Out [1] $end
$var wire 1 !s Out [0] $end
$var wire 1 "w S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 lr InpA [3] $end
$var wire 1 mr InpA [2] $end
$var wire 1 nr InpA [1] $end
$var wire 1 or InpA [0] $end
$var wire 1 jr InpB [3] $end
$var wire 1 kr InpB [2] $end
$var wire 1 lr InpB [1] $end
$var wire 1 mr InpB [0] $end
$var wire 1 #w InpC [3] $end
$var wire 1 $w InpC [2] $end
$var wire 1 %w InpC [1] $end
$var wire 1 &w InpC [0] $end
$var wire 1 'w InpD [3] $end
$var wire 1 (w InpD [2] $end
$var wire 1 )w InpD [1] $end
$var wire 1 *w InpD [0] $end
$var wire 1 +w stage1_1_bit0 $end
$var wire 1 ,w stage1_2_bit0 $end
$var wire 1 -w stage1_1_bit1 $end
$var wire 1 .w stage1_2_bit1 $end
$var wire 1 /w stage1_1_bit2 $end
$var wire 1 0w stage1_2_bit2 $end
$var wire 1 1w stage1_1_bit3 $end
$var wire 1 2w stage1_2_bit4 $end
$var wire 1 3w stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 +w Out $end
$var wire 1 i+ S $end
$var wire 1 or InpA $end
$var wire 1 mr InpB $end
$var wire 1 4w notS $end
$var wire 1 5w nand1 $end
$var wire 1 6w nand2 $end
$var wire 1 7w inputA $end
$var wire 1 8w inputB $end
$var wire 1 9w final_not $end

$scope module S_not $end
$var wire 1 4w out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5w out $end
$var wire 1 4w in1 $end
$var wire 1 or in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7w out $end
$var wire 1 5w in1 $end
$var wire 1 5w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6w out $end
$var wire 1 i+ in1 $end
$var wire 1 mr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8w out $end
$var wire 1 6w in1 $end
$var wire 1 6w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9w out $end
$var wire 1 7w in1 $end
$var wire 1 8w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +w out $end
$var wire 1 9w in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 -w Out $end
$var wire 1 i+ S $end
$var wire 1 nr InpA $end
$var wire 1 lr InpB $end
$var wire 1 :w notS $end
$var wire 1 ;w nand1 $end
$var wire 1 <w nand2 $end
$var wire 1 =w inputA $end
$var wire 1 >w inputB $end
$var wire 1 ?w final_not $end

$scope module S_not $end
$var wire 1 :w out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;w out $end
$var wire 1 :w in1 $end
$var wire 1 nr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =w out $end
$var wire 1 ;w in1 $end
$var wire 1 ;w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <w out $end
$var wire 1 i+ in1 $end
$var wire 1 lr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >w out $end
$var wire 1 <w in1 $end
$var wire 1 <w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?w out $end
$var wire 1 =w in1 $end
$var wire 1 >w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -w out $end
$var wire 1 ?w in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 /w Out $end
$var wire 1 i+ S $end
$var wire 1 mr InpA $end
$var wire 1 kr InpB $end
$var wire 1 @w notS $end
$var wire 1 Aw nand1 $end
$var wire 1 Bw nand2 $end
$var wire 1 Cw inputA $end
$var wire 1 Dw inputB $end
$var wire 1 Ew final_not $end

$scope module S_not $end
$var wire 1 @w out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Aw out $end
$var wire 1 @w in1 $end
$var wire 1 mr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cw out $end
$var wire 1 Aw in1 $end
$var wire 1 Aw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bw out $end
$var wire 1 i+ in1 $end
$var wire 1 kr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dw out $end
$var wire 1 Bw in1 $end
$var wire 1 Bw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ew out $end
$var wire 1 Cw in1 $end
$var wire 1 Dw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /w out $end
$var wire 1 Ew in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 1w Out $end
$var wire 1 i+ S $end
$var wire 1 lr InpA $end
$var wire 1 jr InpB $end
$var wire 1 Fw notS $end
$var wire 1 Gw nand1 $end
$var wire 1 Hw nand2 $end
$var wire 1 Iw inputA $end
$var wire 1 Jw inputB $end
$var wire 1 Kw final_not $end

$scope module S_not $end
$var wire 1 Fw out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gw out $end
$var wire 1 Fw in1 $end
$var wire 1 lr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Iw out $end
$var wire 1 Gw in1 $end
$var wire 1 Gw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hw out $end
$var wire 1 i+ in1 $end
$var wire 1 jr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jw out $end
$var wire 1 Hw in1 $end
$var wire 1 Hw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kw out $end
$var wire 1 Iw in1 $end
$var wire 1 Jw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1w out $end
$var wire 1 Kw in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ,w Out $end
$var wire 1 i+ S $end
$var wire 1 &w InpA $end
$var wire 1 *w InpB $end
$var wire 1 Lw notS $end
$var wire 1 Mw nand1 $end
$var wire 1 Nw nand2 $end
$var wire 1 Ow inputA $end
$var wire 1 Pw inputB $end
$var wire 1 Qw final_not $end

$scope module S_not $end
$var wire 1 Lw out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mw out $end
$var wire 1 Lw in1 $end
$var wire 1 &w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ow out $end
$var wire 1 Mw in1 $end
$var wire 1 Mw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nw out $end
$var wire 1 i+ in1 $end
$var wire 1 *w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pw out $end
$var wire 1 Nw in1 $end
$var wire 1 Nw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qw out $end
$var wire 1 Ow in1 $end
$var wire 1 Pw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,w out $end
$var wire 1 Qw in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 .w Out $end
$var wire 1 i+ S $end
$var wire 1 %w InpA $end
$var wire 1 )w InpB $end
$var wire 1 Rw notS $end
$var wire 1 Sw nand1 $end
$var wire 1 Tw nand2 $end
$var wire 1 Uw inputA $end
$var wire 1 Vw inputB $end
$var wire 1 Ww final_not $end

$scope module S_not $end
$var wire 1 Rw out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sw out $end
$var wire 1 Rw in1 $end
$var wire 1 %w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Uw out $end
$var wire 1 Sw in1 $end
$var wire 1 Sw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tw out $end
$var wire 1 i+ in1 $end
$var wire 1 )w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vw out $end
$var wire 1 Tw in1 $end
$var wire 1 Tw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ww out $end
$var wire 1 Uw in1 $end
$var wire 1 Vw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .w out $end
$var wire 1 Ww in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 0w Out $end
$var wire 1 i+ S $end
$var wire 1 $w InpA $end
$var wire 1 (w InpB $end
$var wire 1 Xw notS $end
$var wire 1 Yw nand1 $end
$var wire 1 Zw nand2 $end
$var wire 1 [w inputA $end
$var wire 1 \w inputB $end
$var wire 1 ]w final_not $end

$scope module S_not $end
$var wire 1 Xw out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yw out $end
$var wire 1 Xw in1 $end
$var wire 1 $w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [w out $end
$var wire 1 Yw in1 $end
$var wire 1 Yw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zw out $end
$var wire 1 i+ in1 $end
$var wire 1 (w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \w out $end
$var wire 1 Zw in1 $end
$var wire 1 Zw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]w out $end
$var wire 1 [w in1 $end
$var wire 1 \w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0w out $end
$var wire 1 ]w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 3w Out $end
$var wire 1 i+ S $end
$var wire 1 #w InpA $end
$var wire 1 'w InpB $end
$var wire 1 ^w notS $end
$var wire 1 _w nand1 $end
$var wire 1 `w nand2 $end
$var wire 1 aw inputA $end
$var wire 1 bw inputB $end
$var wire 1 cw final_not $end

$scope module S_not $end
$var wire 1 ^w out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _w out $end
$var wire 1 ^w in1 $end
$var wire 1 #w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aw out $end
$var wire 1 _w in1 $end
$var wire 1 _w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `w out $end
$var wire 1 i+ in1 $end
$var wire 1 'w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bw out $end
$var wire 1 `w in1 $end
$var wire 1 `w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cw out $end
$var wire 1 aw in1 $end
$var wire 1 bw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3w out $end
$var wire 1 cw in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 !s Out $end
$var wire 1 "w S $end
$var wire 1 +w InpA $end
$var wire 1 ,w InpB $end
$var wire 1 dw notS $end
$var wire 1 ew nand1 $end
$var wire 1 fw nand2 $end
$var wire 1 gw inputA $end
$var wire 1 hw inputB $end
$var wire 1 iw final_not $end

$scope module S_not $end
$var wire 1 dw out $end
$var wire 1 "w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ew out $end
$var wire 1 dw in1 $end
$var wire 1 +w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gw out $end
$var wire 1 ew in1 $end
$var wire 1 ew in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fw out $end
$var wire 1 "w in1 $end
$var wire 1 ,w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hw out $end
$var wire 1 fw in1 $end
$var wire 1 fw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iw out $end
$var wire 1 gw in1 $end
$var wire 1 hw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !s out $end
$var wire 1 iw in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ~r Out $end
$var wire 1 "w S $end
$var wire 1 -w InpA $end
$var wire 1 .w InpB $end
$var wire 1 jw notS $end
$var wire 1 kw nand1 $end
$var wire 1 lw nand2 $end
$var wire 1 mw inputA $end
$var wire 1 nw inputB $end
$var wire 1 ow final_not $end

$scope module S_not $end
$var wire 1 jw out $end
$var wire 1 "w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kw out $end
$var wire 1 jw in1 $end
$var wire 1 -w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mw out $end
$var wire 1 kw in1 $end
$var wire 1 kw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lw out $end
$var wire 1 "w in1 $end
$var wire 1 .w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nw out $end
$var wire 1 lw in1 $end
$var wire 1 lw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ow out $end
$var wire 1 mw in1 $end
$var wire 1 nw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~r out $end
$var wire 1 ow in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 }r Out $end
$var wire 1 "w S $end
$var wire 1 /w InpA $end
$var wire 1 0w InpB $end
$var wire 1 pw notS $end
$var wire 1 qw nand1 $end
$var wire 1 rw nand2 $end
$var wire 1 sw inputA $end
$var wire 1 tw inputB $end
$var wire 1 uw final_not $end

$scope module S_not $end
$var wire 1 pw out $end
$var wire 1 "w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qw out $end
$var wire 1 pw in1 $end
$var wire 1 /w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sw out $end
$var wire 1 qw in1 $end
$var wire 1 qw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rw out $end
$var wire 1 "w in1 $end
$var wire 1 0w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tw out $end
$var wire 1 rw in1 $end
$var wire 1 rw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uw out $end
$var wire 1 sw in1 $end
$var wire 1 tw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }r out $end
$var wire 1 uw in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 |r Out $end
$var wire 1 "w S $end
$var wire 1 1w InpA $end
$var wire 1 3w InpB $end
$var wire 1 vw notS $end
$var wire 1 ww nand1 $end
$var wire 1 xw nand2 $end
$var wire 1 yw inputA $end
$var wire 1 zw inputB $end
$var wire 1 {w final_not $end

$scope module S_not $end
$var wire 1 vw out $end
$var wire 1 "w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ww out $end
$var wire 1 vw in1 $end
$var wire 1 1w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yw out $end
$var wire 1 ww in1 $end
$var wire 1 ww in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xw out $end
$var wire 1 "w in1 $end
$var wire 1 3w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zw out $end
$var wire 1 xw in1 $end
$var wire 1 xw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {w out $end
$var wire 1 yw in1 $end
$var wire 1 zw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |r out $end
$var wire 1 {w in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 xr Out [3] $end
$var wire 1 yr Out [2] $end
$var wire 1 zr Out [1] $end
$var wire 1 {r Out [0] $end
$var wire 1 |w S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 hr InpA [3] $end
$var wire 1 ir InpA [2] $end
$var wire 1 jr InpA [1] $end
$var wire 1 kr InpA [0] $end
$var wire 1 fr InpB [3] $end
$var wire 1 gr InpB [2] $end
$var wire 1 hr InpB [1] $end
$var wire 1 ir InpB [0] $end
$var wire 1 }w InpC [3] $end
$var wire 1 ~w InpC [2] $end
$var wire 1 !x InpC [1] $end
$var wire 1 "x InpC [0] $end
$var wire 1 #x InpD [3] $end
$var wire 1 $x InpD [2] $end
$var wire 1 %x InpD [1] $end
$var wire 1 &x InpD [0] $end
$var wire 1 'x stage1_1_bit0 $end
$var wire 1 (x stage1_2_bit0 $end
$var wire 1 )x stage1_1_bit1 $end
$var wire 1 *x stage1_2_bit1 $end
$var wire 1 +x stage1_1_bit2 $end
$var wire 1 ,x stage1_2_bit2 $end
$var wire 1 -x stage1_1_bit3 $end
$var wire 1 .x stage1_2_bit4 $end
$var wire 1 /x stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 'x Out $end
$var wire 1 i+ S $end
$var wire 1 kr InpA $end
$var wire 1 ir InpB $end
$var wire 1 0x notS $end
$var wire 1 1x nand1 $end
$var wire 1 2x nand2 $end
$var wire 1 3x inputA $end
$var wire 1 4x inputB $end
$var wire 1 5x final_not $end

$scope module S_not $end
$var wire 1 0x out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1x out $end
$var wire 1 0x in1 $end
$var wire 1 kr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3x out $end
$var wire 1 1x in1 $end
$var wire 1 1x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2x out $end
$var wire 1 i+ in1 $end
$var wire 1 ir in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4x out $end
$var wire 1 2x in1 $end
$var wire 1 2x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5x out $end
$var wire 1 3x in1 $end
$var wire 1 4x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'x out $end
$var wire 1 5x in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 )x Out $end
$var wire 1 i+ S $end
$var wire 1 jr InpA $end
$var wire 1 hr InpB $end
$var wire 1 6x notS $end
$var wire 1 7x nand1 $end
$var wire 1 8x nand2 $end
$var wire 1 9x inputA $end
$var wire 1 :x inputB $end
$var wire 1 ;x final_not $end

$scope module S_not $end
$var wire 1 6x out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7x out $end
$var wire 1 6x in1 $end
$var wire 1 jr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9x out $end
$var wire 1 7x in1 $end
$var wire 1 7x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8x out $end
$var wire 1 i+ in1 $end
$var wire 1 hr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :x out $end
$var wire 1 8x in1 $end
$var wire 1 8x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;x out $end
$var wire 1 9x in1 $end
$var wire 1 :x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )x out $end
$var wire 1 ;x in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 +x Out $end
$var wire 1 i+ S $end
$var wire 1 ir InpA $end
$var wire 1 gr InpB $end
$var wire 1 <x notS $end
$var wire 1 =x nand1 $end
$var wire 1 >x nand2 $end
$var wire 1 ?x inputA $end
$var wire 1 @x inputB $end
$var wire 1 Ax final_not $end

$scope module S_not $end
$var wire 1 <x out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =x out $end
$var wire 1 <x in1 $end
$var wire 1 ir in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?x out $end
$var wire 1 =x in1 $end
$var wire 1 =x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >x out $end
$var wire 1 i+ in1 $end
$var wire 1 gr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @x out $end
$var wire 1 >x in1 $end
$var wire 1 >x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ax out $end
$var wire 1 ?x in1 $end
$var wire 1 @x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +x out $end
$var wire 1 Ax in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 -x Out $end
$var wire 1 i+ S $end
$var wire 1 hr InpA $end
$var wire 1 fr InpB $end
$var wire 1 Bx notS $end
$var wire 1 Cx nand1 $end
$var wire 1 Dx nand2 $end
$var wire 1 Ex inputA $end
$var wire 1 Fx inputB $end
$var wire 1 Gx final_not $end

$scope module S_not $end
$var wire 1 Bx out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cx out $end
$var wire 1 Bx in1 $end
$var wire 1 hr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ex out $end
$var wire 1 Cx in1 $end
$var wire 1 Cx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dx out $end
$var wire 1 i+ in1 $end
$var wire 1 fr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fx out $end
$var wire 1 Dx in1 $end
$var wire 1 Dx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gx out $end
$var wire 1 Ex in1 $end
$var wire 1 Fx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -x out $end
$var wire 1 Gx in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 (x Out $end
$var wire 1 i+ S $end
$var wire 1 "x InpA $end
$var wire 1 &x InpB $end
$var wire 1 Hx notS $end
$var wire 1 Ix nand1 $end
$var wire 1 Jx nand2 $end
$var wire 1 Kx inputA $end
$var wire 1 Lx inputB $end
$var wire 1 Mx final_not $end

$scope module S_not $end
$var wire 1 Hx out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ix out $end
$var wire 1 Hx in1 $end
$var wire 1 "x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kx out $end
$var wire 1 Ix in1 $end
$var wire 1 Ix in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jx out $end
$var wire 1 i+ in1 $end
$var wire 1 &x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lx out $end
$var wire 1 Jx in1 $end
$var wire 1 Jx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mx out $end
$var wire 1 Kx in1 $end
$var wire 1 Lx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (x out $end
$var wire 1 Mx in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 *x Out $end
$var wire 1 i+ S $end
$var wire 1 !x InpA $end
$var wire 1 %x InpB $end
$var wire 1 Nx notS $end
$var wire 1 Ox nand1 $end
$var wire 1 Px nand2 $end
$var wire 1 Qx inputA $end
$var wire 1 Rx inputB $end
$var wire 1 Sx final_not $end

$scope module S_not $end
$var wire 1 Nx out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ox out $end
$var wire 1 Nx in1 $end
$var wire 1 !x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qx out $end
$var wire 1 Ox in1 $end
$var wire 1 Ox in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Px out $end
$var wire 1 i+ in1 $end
$var wire 1 %x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rx out $end
$var wire 1 Px in1 $end
$var wire 1 Px in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sx out $end
$var wire 1 Qx in1 $end
$var wire 1 Rx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *x out $end
$var wire 1 Sx in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ,x Out $end
$var wire 1 i+ S $end
$var wire 1 ~w InpA $end
$var wire 1 $x InpB $end
$var wire 1 Tx notS $end
$var wire 1 Ux nand1 $end
$var wire 1 Vx nand2 $end
$var wire 1 Wx inputA $end
$var wire 1 Xx inputB $end
$var wire 1 Yx final_not $end

$scope module S_not $end
$var wire 1 Tx out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ux out $end
$var wire 1 Tx in1 $end
$var wire 1 ~w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wx out $end
$var wire 1 Ux in1 $end
$var wire 1 Ux in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vx out $end
$var wire 1 i+ in1 $end
$var wire 1 $x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xx out $end
$var wire 1 Vx in1 $end
$var wire 1 Vx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yx out $end
$var wire 1 Wx in1 $end
$var wire 1 Xx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,x out $end
$var wire 1 Yx in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 /x Out $end
$var wire 1 i+ S $end
$var wire 1 }w InpA $end
$var wire 1 #x InpB $end
$var wire 1 Zx notS $end
$var wire 1 [x nand1 $end
$var wire 1 \x nand2 $end
$var wire 1 ]x inputA $end
$var wire 1 ^x inputB $end
$var wire 1 _x final_not $end

$scope module S_not $end
$var wire 1 Zx out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [x out $end
$var wire 1 Zx in1 $end
$var wire 1 }w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]x out $end
$var wire 1 [x in1 $end
$var wire 1 [x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \x out $end
$var wire 1 i+ in1 $end
$var wire 1 #x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^x out $end
$var wire 1 \x in1 $end
$var wire 1 \x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _x out $end
$var wire 1 ]x in1 $end
$var wire 1 ^x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /x out $end
$var wire 1 _x in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 {r Out $end
$var wire 1 |w S $end
$var wire 1 'x InpA $end
$var wire 1 (x InpB $end
$var wire 1 `x notS $end
$var wire 1 ax nand1 $end
$var wire 1 bx nand2 $end
$var wire 1 cx inputA $end
$var wire 1 dx inputB $end
$var wire 1 ex final_not $end

$scope module S_not $end
$var wire 1 `x out $end
$var wire 1 |w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ax out $end
$var wire 1 `x in1 $end
$var wire 1 'x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cx out $end
$var wire 1 ax in1 $end
$var wire 1 ax in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bx out $end
$var wire 1 |w in1 $end
$var wire 1 (x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dx out $end
$var wire 1 bx in1 $end
$var wire 1 bx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ex out $end
$var wire 1 cx in1 $end
$var wire 1 dx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {r out $end
$var wire 1 ex in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 zr Out $end
$var wire 1 |w S $end
$var wire 1 )x InpA $end
$var wire 1 *x InpB $end
$var wire 1 fx notS $end
$var wire 1 gx nand1 $end
$var wire 1 hx nand2 $end
$var wire 1 ix inputA $end
$var wire 1 jx inputB $end
$var wire 1 kx final_not $end

$scope module S_not $end
$var wire 1 fx out $end
$var wire 1 |w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gx out $end
$var wire 1 fx in1 $end
$var wire 1 )x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ix out $end
$var wire 1 gx in1 $end
$var wire 1 gx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hx out $end
$var wire 1 |w in1 $end
$var wire 1 *x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jx out $end
$var wire 1 hx in1 $end
$var wire 1 hx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kx out $end
$var wire 1 ix in1 $end
$var wire 1 jx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zr out $end
$var wire 1 kx in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 yr Out $end
$var wire 1 |w S $end
$var wire 1 +x InpA $end
$var wire 1 ,x InpB $end
$var wire 1 lx notS $end
$var wire 1 mx nand1 $end
$var wire 1 nx nand2 $end
$var wire 1 ox inputA $end
$var wire 1 px inputB $end
$var wire 1 qx final_not $end

$scope module S_not $end
$var wire 1 lx out $end
$var wire 1 |w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mx out $end
$var wire 1 lx in1 $end
$var wire 1 +x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ox out $end
$var wire 1 mx in1 $end
$var wire 1 mx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nx out $end
$var wire 1 |w in1 $end
$var wire 1 ,x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 px out $end
$var wire 1 nx in1 $end
$var wire 1 nx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qx out $end
$var wire 1 ox in1 $end
$var wire 1 px in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yr out $end
$var wire 1 qx in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 xr Out $end
$var wire 1 |w S $end
$var wire 1 -x InpA $end
$var wire 1 /x InpB $end
$var wire 1 rx notS $end
$var wire 1 sx nand1 $end
$var wire 1 tx nand2 $end
$var wire 1 ux inputA $end
$var wire 1 vx inputB $end
$var wire 1 wx final_not $end

$scope module S_not $end
$var wire 1 rx out $end
$var wire 1 |w in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sx out $end
$var wire 1 rx in1 $end
$var wire 1 -x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ux out $end
$var wire 1 sx in1 $end
$var wire 1 sx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tx out $end
$var wire 1 |w in1 $end
$var wire 1 /x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vx out $end
$var wire 1 tx in1 $end
$var wire 1 tx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wx out $end
$var wire 1 ux in1 $end
$var wire 1 vx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xr out $end
$var wire 1 wx in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 tr Out [3] $end
$var wire 1 ur Out [2] $end
$var wire 1 vr Out [1] $end
$var wire 1 wr Out [0] $end
$var wire 1 xx S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 dr InpA [3] $end
$var wire 1 er InpA [2] $end
$var wire 1 fr InpA [1] $end
$var wire 1 gr InpA [0] $end
$var wire 1 br InpB [3] $end
$var wire 1 cr InpB [2] $end
$var wire 1 dr InpB [1] $end
$var wire 1 er InpB [0] $end
$var wire 1 yx InpC [3] $end
$var wire 1 zx InpC [2] $end
$var wire 1 {x InpC [1] $end
$var wire 1 |x InpC [0] $end
$var wire 1 }x InpD [3] $end
$var wire 1 ~x InpD [2] $end
$var wire 1 !y InpD [1] $end
$var wire 1 "y InpD [0] $end
$var wire 1 #y stage1_1_bit0 $end
$var wire 1 $y stage1_2_bit0 $end
$var wire 1 %y stage1_1_bit1 $end
$var wire 1 &y stage1_2_bit1 $end
$var wire 1 'y stage1_1_bit2 $end
$var wire 1 (y stage1_2_bit2 $end
$var wire 1 )y stage1_1_bit3 $end
$var wire 1 *y stage1_2_bit4 $end
$var wire 1 +y stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 #y Out $end
$var wire 1 i+ S $end
$var wire 1 gr InpA $end
$var wire 1 er InpB $end
$var wire 1 ,y notS $end
$var wire 1 -y nand1 $end
$var wire 1 .y nand2 $end
$var wire 1 /y inputA $end
$var wire 1 0y inputB $end
$var wire 1 1y final_not $end

$scope module S_not $end
$var wire 1 ,y out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -y out $end
$var wire 1 ,y in1 $end
$var wire 1 gr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /y out $end
$var wire 1 -y in1 $end
$var wire 1 -y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .y out $end
$var wire 1 i+ in1 $end
$var wire 1 er in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0y out $end
$var wire 1 .y in1 $end
$var wire 1 .y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1y out $end
$var wire 1 /y in1 $end
$var wire 1 0y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #y out $end
$var wire 1 1y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 %y Out $end
$var wire 1 i+ S $end
$var wire 1 fr InpA $end
$var wire 1 dr InpB $end
$var wire 1 2y notS $end
$var wire 1 3y nand1 $end
$var wire 1 4y nand2 $end
$var wire 1 5y inputA $end
$var wire 1 6y inputB $end
$var wire 1 7y final_not $end

$scope module S_not $end
$var wire 1 2y out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3y out $end
$var wire 1 2y in1 $end
$var wire 1 fr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5y out $end
$var wire 1 3y in1 $end
$var wire 1 3y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4y out $end
$var wire 1 i+ in1 $end
$var wire 1 dr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6y out $end
$var wire 1 4y in1 $end
$var wire 1 4y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7y out $end
$var wire 1 5y in1 $end
$var wire 1 6y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %y out $end
$var wire 1 7y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 'y Out $end
$var wire 1 i+ S $end
$var wire 1 er InpA $end
$var wire 1 cr InpB $end
$var wire 1 8y notS $end
$var wire 1 9y nand1 $end
$var wire 1 :y nand2 $end
$var wire 1 ;y inputA $end
$var wire 1 <y inputB $end
$var wire 1 =y final_not $end

$scope module S_not $end
$var wire 1 8y out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9y out $end
$var wire 1 8y in1 $end
$var wire 1 er in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;y out $end
$var wire 1 9y in1 $end
$var wire 1 9y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :y out $end
$var wire 1 i+ in1 $end
$var wire 1 cr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <y out $end
$var wire 1 :y in1 $end
$var wire 1 :y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =y out $end
$var wire 1 ;y in1 $end
$var wire 1 <y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'y out $end
$var wire 1 =y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 )y Out $end
$var wire 1 i+ S $end
$var wire 1 dr InpA $end
$var wire 1 br InpB $end
$var wire 1 >y notS $end
$var wire 1 ?y nand1 $end
$var wire 1 @y nand2 $end
$var wire 1 Ay inputA $end
$var wire 1 By inputB $end
$var wire 1 Cy final_not $end

$scope module S_not $end
$var wire 1 >y out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?y out $end
$var wire 1 >y in1 $end
$var wire 1 dr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ay out $end
$var wire 1 ?y in1 $end
$var wire 1 ?y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @y out $end
$var wire 1 i+ in1 $end
$var wire 1 br in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 By out $end
$var wire 1 @y in1 $end
$var wire 1 @y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cy out $end
$var wire 1 Ay in1 $end
$var wire 1 By in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )y out $end
$var wire 1 Cy in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 $y Out $end
$var wire 1 i+ S $end
$var wire 1 |x InpA $end
$var wire 1 "y InpB $end
$var wire 1 Dy notS $end
$var wire 1 Ey nand1 $end
$var wire 1 Fy nand2 $end
$var wire 1 Gy inputA $end
$var wire 1 Hy inputB $end
$var wire 1 Iy final_not $end

$scope module S_not $end
$var wire 1 Dy out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ey out $end
$var wire 1 Dy in1 $end
$var wire 1 |x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gy out $end
$var wire 1 Ey in1 $end
$var wire 1 Ey in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fy out $end
$var wire 1 i+ in1 $end
$var wire 1 "y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hy out $end
$var wire 1 Fy in1 $end
$var wire 1 Fy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Iy out $end
$var wire 1 Gy in1 $end
$var wire 1 Hy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $y out $end
$var wire 1 Iy in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 &y Out $end
$var wire 1 i+ S $end
$var wire 1 {x InpA $end
$var wire 1 !y InpB $end
$var wire 1 Jy notS $end
$var wire 1 Ky nand1 $end
$var wire 1 Ly nand2 $end
$var wire 1 My inputA $end
$var wire 1 Ny inputB $end
$var wire 1 Oy final_not $end

$scope module S_not $end
$var wire 1 Jy out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ky out $end
$var wire 1 Jy in1 $end
$var wire 1 {x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 My out $end
$var wire 1 Ky in1 $end
$var wire 1 Ky in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ly out $end
$var wire 1 i+ in1 $end
$var wire 1 !y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ny out $end
$var wire 1 Ly in1 $end
$var wire 1 Ly in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Oy out $end
$var wire 1 My in1 $end
$var wire 1 Ny in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &y out $end
$var wire 1 Oy in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 (y Out $end
$var wire 1 i+ S $end
$var wire 1 zx InpA $end
$var wire 1 ~x InpB $end
$var wire 1 Py notS $end
$var wire 1 Qy nand1 $end
$var wire 1 Ry nand2 $end
$var wire 1 Sy inputA $end
$var wire 1 Ty inputB $end
$var wire 1 Uy final_not $end

$scope module S_not $end
$var wire 1 Py out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qy out $end
$var wire 1 Py in1 $end
$var wire 1 zx in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sy out $end
$var wire 1 Qy in1 $end
$var wire 1 Qy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ry out $end
$var wire 1 i+ in1 $end
$var wire 1 ~x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ty out $end
$var wire 1 Ry in1 $end
$var wire 1 Ry in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Uy out $end
$var wire 1 Sy in1 $end
$var wire 1 Ty in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (y out $end
$var wire 1 Uy in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 +y Out $end
$var wire 1 i+ S $end
$var wire 1 yx InpA $end
$var wire 1 }x InpB $end
$var wire 1 Vy notS $end
$var wire 1 Wy nand1 $end
$var wire 1 Xy nand2 $end
$var wire 1 Yy inputA $end
$var wire 1 Zy inputB $end
$var wire 1 [y final_not $end

$scope module S_not $end
$var wire 1 Vy out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wy out $end
$var wire 1 Vy in1 $end
$var wire 1 yx in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yy out $end
$var wire 1 Wy in1 $end
$var wire 1 Wy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xy out $end
$var wire 1 i+ in1 $end
$var wire 1 }x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zy out $end
$var wire 1 Xy in1 $end
$var wire 1 Xy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [y out $end
$var wire 1 Yy in1 $end
$var wire 1 Zy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +y out $end
$var wire 1 [y in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 wr Out $end
$var wire 1 xx S $end
$var wire 1 #y InpA $end
$var wire 1 $y InpB $end
$var wire 1 \y notS $end
$var wire 1 ]y nand1 $end
$var wire 1 ^y nand2 $end
$var wire 1 _y inputA $end
$var wire 1 `y inputB $end
$var wire 1 ay final_not $end

$scope module S_not $end
$var wire 1 \y out $end
$var wire 1 xx in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]y out $end
$var wire 1 \y in1 $end
$var wire 1 #y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _y out $end
$var wire 1 ]y in1 $end
$var wire 1 ]y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^y out $end
$var wire 1 xx in1 $end
$var wire 1 $y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `y out $end
$var wire 1 ^y in1 $end
$var wire 1 ^y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ay out $end
$var wire 1 _y in1 $end
$var wire 1 `y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wr out $end
$var wire 1 ay in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 vr Out $end
$var wire 1 xx S $end
$var wire 1 %y InpA $end
$var wire 1 &y InpB $end
$var wire 1 by notS $end
$var wire 1 cy nand1 $end
$var wire 1 dy nand2 $end
$var wire 1 ey inputA $end
$var wire 1 fy inputB $end
$var wire 1 gy final_not $end

$scope module S_not $end
$var wire 1 by out $end
$var wire 1 xx in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cy out $end
$var wire 1 by in1 $end
$var wire 1 %y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ey out $end
$var wire 1 cy in1 $end
$var wire 1 cy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dy out $end
$var wire 1 xx in1 $end
$var wire 1 &y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fy out $end
$var wire 1 dy in1 $end
$var wire 1 dy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gy out $end
$var wire 1 ey in1 $end
$var wire 1 fy in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vr out $end
$var wire 1 gy in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ur Out $end
$var wire 1 xx S $end
$var wire 1 'y InpA $end
$var wire 1 (y InpB $end
$var wire 1 hy notS $end
$var wire 1 iy nand1 $end
$var wire 1 jy nand2 $end
$var wire 1 ky inputA $end
$var wire 1 ly inputB $end
$var wire 1 my final_not $end

$scope module S_not $end
$var wire 1 hy out $end
$var wire 1 xx in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iy out $end
$var wire 1 hy in1 $end
$var wire 1 'y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ky out $end
$var wire 1 iy in1 $end
$var wire 1 iy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jy out $end
$var wire 1 xx in1 $end
$var wire 1 (y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ly out $end
$var wire 1 jy in1 $end
$var wire 1 jy in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 my out $end
$var wire 1 ky in1 $end
$var wire 1 ly in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ur out $end
$var wire 1 my in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 tr Out $end
$var wire 1 xx S $end
$var wire 1 )y InpA $end
$var wire 1 +y InpB $end
$var wire 1 ny notS $end
$var wire 1 oy nand1 $end
$var wire 1 py nand2 $end
$var wire 1 qy inputA $end
$var wire 1 ry inputB $end
$var wire 1 sy final_not $end

$scope module S_not $end
$var wire 1 ny out $end
$var wire 1 xx in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oy out $end
$var wire 1 ny in1 $end
$var wire 1 )y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qy out $end
$var wire 1 oy in1 $end
$var wire 1 oy in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 py out $end
$var wire 1 xx in1 $end
$var wire 1 +y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ry out $end
$var wire 1 py in1 $end
$var wire 1 py in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sy out $end
$var wire 1 qy in1 $end
$var wire 1 ry in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tr out $end
$var wire 1 sy in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 pr Out [3] $end
$var wire 1 qr Out [2] $end
$var wire 1 rr Out [1] $end
$var wire 1 sr Out [0] $end
$var wire 1 ty S [1] $end
$var wire 1 i+ S [0] $end
$var wire 1 `r InpA [3] $end
$var wire 1 ar InpA [2] $end
$var wire 1 br InpA [1] $end
$var wire 1 cr InpA [0] $end
$var wire 1 nr InpB [3] $end
$var wire 1 or InpB [2] $end
$var wire 1 `r InpB [1] $end
$var wire 1 ar InpB [0] $end
$var wire 1 uy InpC [3] $end
$var wire 1 vy InpC [2] $end
$var wire 1 wy InpC [1] $end
$var wire 1 xy InpC [0] $end
$var wire 1 yy InpD [3] $end
$var wire 1 zy InpD [2] $end
$var wire 1 {y InpD [1] $end
$var wire 1 |y InpD [0] $end
$var wire 1 }y stage1_1_bit0 $end
$var wire 1 ~y stage1_2_bit0 $end
$var wire 1 !z stage1_1_bit1 $end
$var wire 1 "z stage1_2_bit1 $end
$var wire 1 #z stage1_1_bit2 $end
$var wire 1 $z stage1_2_bit2 $end
$var wire 1 %z stage1_1_bit3 $end
$var wire 1 &z stage1_2_bit4 $end
$var wire 1 'z stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 }y Out $end
$var wire 1 i+ S $end
$var wire 1 cr InpA $end
$var wire 1 ar InpB $end
$var wire 1 (z notS $end
$var wire 1 )z nand1 $end
$var wire 1 *z nand2 $end
$var wire 1 +z inputA $end
$var wire 1 ,z inputB $end
$var wire 1 -z final_not $end

$scope module S_not $end
$var wire 1 (z out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )z out $end
$var wire 1 (z in1 $end
$var wire 1 cr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +z out $end
$var wire 1 )z in1 $end
$var wire 1 )z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *z out $end
$var wire 1 i+ in1 $end
$var wire 1 ar in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,z out $end
$var wire 1 *z in1 $end
$var wire 1 *z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -z out $end
$var wire 1 +z in1 $end
$var wire 1 ,z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }y out $end
$var wire 1 -z in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 !z Out $end
$var wire 1 i+ S $end
$var wire 1 br InpA $end
$var wire 1 `r InpB $end
$var wire 1 .z notS $end
$var wire 1 /z nand1 $end
$var wire 1 0z nand2 $end
$var wire 1 1z inputA $end
$var wire 1 2z inputB $end
$var wire 1 3z final_not $end

$scope module S_not $end
$var wire 1 .z out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /z out $end
$var wire 1 .z in1 $end
$var wire 1 br in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1z out $end
$var wire 1 /z in1 $end
$var wire 1 /z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0z out $end
$var wire 1 i+ in1 $end
$var wire 1 `r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2z out $end
$var wire 1 0z in1 $end
$var wire 1 0z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3z out $end
$var wire 1 1z in1 $end
$var wire 1 2z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !z out $end
$var wire 1 3z in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 #z Out $end
$var wire 1 i+ S $end
$var wire 1 ar InpA $end
$var wire 1 or InpB $end
$var wire 1 4z notS $end
$var wire 1 5z nand1 $end
$var wire 1 6z nand2 $end
$var wire 1 7z inputA $end
$var wire 1 8z inputB $end
$var wire 1 9z final_not $end

$scope module S_not $end
$var wire 1 4z out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5z out $end
$var wire 1 4z in1 $end
$var wire 1 ar in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7z out $end
$var wire 1 5z in1 $end
$var wire 1 5z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6z out $end
$var wire 1 i+ in1 $end
$var wire 1 or in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8z out $end
$var wire 1 6z in1 $end
$var wire 1 6z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9z out $end
$var wire 1 7z in1 $end
$var wire 1 8z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #z out $end
$var wire 1 9z in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 %z Out $end
$var wire 1 i+ S $end
$var wire 1 `r InpA $end
$var wire 1 nr InpB $end
$var wire 1 :z notS $end
$var wire 1 ;z nand1 $end
$var wire 1 <z nand2 $end
$var wire 1 =z inputA $end
$var wire 1 >z inputB $end
$var wire 1 ?z final_not $end

$scope module S_not $end
$var wire 1 :z out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;z out $end
$var wire 1 :z in1 $end
$var wire 1 `r in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =z out $end
$var wire 1 ;z in1 $end
$var wire 1 ;z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <z out $end
$var wire 1 i+ in1 $end
$var wire 1 nr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >z out $end
$var wire 1 <z in1 $end
$var wire 1 <z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?z out $end
$var wire 1 =z in1 $end
$var wire 1 >z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %z out $end
$var wire 1 ?z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ~y Out $end
$var wire 1 i+ S $end
$var wire 1 xy InpA $end
$var wire 1 |y InpB $end
$var wire 1 @z notS $end
$var wire 1 Az nand1 $end
$var wire 1 Bz nand2 $end
$var wire 1 Cz inputA $end
$var wire 1 Dz inputB $end
$var wire 1 Ez final_not $end

$scope module S_not $end
$var wire 1 @z out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Az out $end
$var wire 1 @z in1 $end
$var wire 1 xy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cz out $end
$var wire 1 Az in1 $end
$var wire 1 Az in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bz out $end
$var wire 1 i+ in1 $end
$var wire 1 |y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dz out $end
$var wire 1 Bz in1 $end
$var wire 1 Bz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ez out $end
$var wire 1 Cz in1 $end
$var wire 1 Dz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~y out $end
$var wire 1 Ez in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 "z Out $end
$var wire 1 i+ S $end
$var wire 1 wy InpA $end
$var wire 1 {y InpB $end
$var wire 1 Fz notS $end
$var wire 1 Gz nand1 $end
$var wire 1 Hz nand2 $end
$var wire 1 Iz inputA $end
$var wire 1 Jz inputB $end
$var wire 1 Kz final_not $end

$scope module S_not $end
$var wire 1 Fz out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gz out $end
$var wire 1 Fz in1 $end
$var wire 1 wy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Iz out $end
$var wire 1 Gz in1 $end
$var wire 1 Gz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hz out $end
$var wire 1 i+ in1 $end
$var wire 1 {y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jz out $end
$var wire 1 Hz in1 $end
$var wire 1 Hz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kz out $end
$var wire 1 Iz in1 $end
$var wire 1 Jz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "z out $end
$var wire 1 Kz in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 $z Out $end
$var wire 1 i+ S $end
$var wire 1 vy InpA $end
$var wire 1 zy InpB $end
$var wire 1 Lz notS $end
$var wire 1 Mz nand1 $end
$var wire 1 Nz nand2 $end
$var wire 1 Oz inputA $end
$var wire 1 Pz inputB $end
$var wire 1 Qz final_not $end

$scope module S_not $end
$var wire 1 Lz out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mz out $end
$var wire 1 Lz in1 $end
$var wire 1 vy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oz out $end
$var wire 1 Mz in1 $end
$var wire 1 Mz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nz out $end
$var wire 1 i+ in1 $end
$var wire 1 zy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pz out $end
$var wire 1 Nz in1 $end
$var wire 1 Nz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qz out $end
$var wire 1 Oz in1 $end
$var wire 1 Pz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $z out $end
$var wire 1 Qz in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 'z Out $end
$var wire 1 i+ S $end
$var wire 1 uy InpA $end
$var wire 1 yy InpB $end
$var wire 1 Rz notS $end
$var wire 1 Sz nand1 $end
$var wire 1 Tz nand2 $end
$var wire 1 Uz inputA $end
$var wire 1 Vz inputB $end
$var wire 1 Wz final_not $end

$scope module S_not $end
$var wire 1 Rz out $end
$var wire 1 i+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sz out $end
$var wire 1 Rz in1 $end
$var wire 1 uy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Uz out $end
$var wire 1 Sz in1 $end
$var wire 1 Sz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tz out $end
$var wire 1 i+ in1 $end
$var wire 1 yy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vz out $end
$var wire 1 Tz in1 $end
$var wire 1 Tz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wz out $end
$var wire 1 Uz in1 $end
$var wire 1 Vz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'z out $end
$var wire 1 Wz in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 sr Out $end
$var wire 1 ty S $end
$var wire 1 }y InpA $end
$var wire 1 ~y InpB $end
$var wire 1 Xz notS $end
$var wire 1 Yz nand1 $end
$var wire 1 Zz nand2 $end
$var wire 1 [z inputA $end
$var wire 1 \z inputB $end
$var wire 1 ]z final_not $end

$scope module S_not $end
$var wire 1 Xz out $end
$var wire 1 ty in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yz out $end
$var wire 1 Xz in1 $end
$var wire 1 }y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [z out $end
$var wire 1 Yz in1 $end
$var wire 1 Yz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zz out $end
$var wire 1 ty in1 $end
$var wire 1 ~y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \z out $end
$var wire 1 Zz in1 $end
$var wire 1 Zz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]z out $end
$var wire 1 [z in1 $end
$var wire 1 \z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sr out $end
$var wire 1 ]z in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 rr Out $end
$var wire 1 ty S $end
$var wire 1 !z InpA $end
$var wire 1 "z InpB $end
$var wire 1 ^z notS $end
$var wire 1 _z nand1 $end
$var wire 1 `z nand2 $end
$var wire 1 az inputA $end
$var wire 1 bz inputB $end
$var wire 1 cz final_not $end

$scope module S_not $end
$var wire 1 ^z out $end
$var wire 1 ty in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _z out $end
$var wire 1 ^z in1 $end
$var wire 1 !z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 az out $end
$var wire 1 _z in1 $end
$var wire 1 _z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `z out $end
$var wire 1 ty in1 $end
$var wire 1 "z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bz out $end
$var wire 1 `z in1 $end
$var wire 1 `z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cz out $end
$var wire 1 az in1 $end
$var wire 1 bz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rr out $end
$var wire 1 cz in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 qr Out $end
$var wire 1 ty S $end
$var wire 1 #z InpA $end
$var wire 1 $z InpB $end
$var wire 1 dz notS $end
$var wire 1 ez nand1 $end
$var wire 1 fz nand2 $end
$var wire 1 gz inputA $end
$var wire 1 hz inputB $end
$var wire 1 iz final_not $end

$scope module S_not $end
$var wire 1 dz out $end
$var wire 1 ty in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ez out $end
$var wire 1 dz in1 $end
$var wire 1 #z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gz out $end
$var wire 1 ez in1 $end
$var wire 1 ez in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fz out $end
$var wire 1 ty in1 $end
$var wire 1 $z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hz out $end
$var wire 1 fz in1 $end
$var wire 1 fz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iz out $end
$var wire 1 gz in1 $end
$var wire 1 hz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qr out $end
$var wire 1 iz in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 pr Out $end
$var wire 1 ty S $end
$var wire 1 %z InpA $end
$var wire 1 'z InpB $end
$var wire 1 jz notS $end
$var wire 1 kz nand1 $end
$var wire 1 lz nand2 $end
$var wire 1 mz inputA $end
$var wire 1 nz inputB $end
$var wire 1 oz final_not $end

$scope module S_not $end
$var wire 1 jz out $end
$var wire 1 ty in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kz out $end
$var wire 1 jz in1 $end
$var wire 1 %z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mz out $end
$var wire 1 kz in1 $end
$var wire 1 kz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lz out $end
$var wire 1 ty in1 $end
$var wire 1 'z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nz out $end
$var wire 1 lz in1 $end
$var wire 1 lz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oz out $end
$var wire 1 mz in1 $end
$var wire 1 nz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pr out $end
$var wire 1 oz in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 .s Out [3] $end
$var wire 1 /s Out [2] $end
$var wire 1 0s Out [1] $end
$var wire 1 1s Out [0] $end
$var wire 1 pz S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 |r InpA [3] $end
$var wire 1 }r InpA [2] $end
$var wire 1 ~r InpA [1] $end
$var wire 1 !s InpA [0] $end
$var wire 1 xr InpB [3] $end
$var wire 1 yr InpB [2] $end
$var wire 1 zr InpB [1] $end
$var wire 1 {r InpB [0] $end
$var wire 1 qz InpC [3] $end
$var wire 1 rz InpC [2] $end
$var wire 1 sz InpC [1] $end
$var wire 1 tz InpC [0] $end
$var wire 1 uz InpD [3] $end
$var wire 1 vz InpD [2] $end
$var wire 1 wz InpD [1] $end
$var wire 1 xz InpD [0] $end
$var wire 1 yz stage1_1_bit0 $end
$var wire 1 zz stage1_2_bit0 $end
$var wire 1 {z stage1_1_bit1 $end
$var wire 1 |z stage1_2_bit1 $end
$var wire 1 }z stage1_1_bit2 $end
$var wire 1 ~z stage1_2_bit2 $end
$var wire 1 !{ stage1_1_bit3 $end
$var wire 1 "{ stage1_2_bit4 $end
$var wire 1 #{ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 yz Out $end
$var wire 1 h+ S $end
$var wire 1 !s InpA $end
$var wire 1 {r InpB $end
$var wire 1 ${ notS $end
$var wire 1 %{ nand1 $end
$var wire 1 &{ nand2 $end
$var wire 1 '{ inputA $end
$var wire 1 ({ inputB $end
$var wire 1 ){ final_not $end

$scope module S_not $end
$var wire 1 ${ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %{ out $end
$var wire 1 ${ in1 $end
$var wire 1 !s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '{ out $end
$var wire 1 %{ in1 $end
$var wire 1 %{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &{ out $end
$var wire 1 h+ in1 $end
$var wire 1 {r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ({ out $end
$var wire 1 &{ in1 $end
$var wire 1 &{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ){ out $end
$var wire 1 '{ in1 $end
$var wire 1 ({ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yz out $end
$var wire 1 ){ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 {z Out $end
$var wire 1 h+ S $end
$var wire 1 ~r InpA $end
$var wire 1 zr InpB $end
$var wire 1 *{ notS $end
$var wire 1 +{ nand1 $end
$var wire 1 ,{ nand2 $end
$var wire 1 -{ inputA $end
$var wire 1 .{ inputB $end
$var wire 1 /{ final_not $end

$scope module S_not $end
$var wire 1 *{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +{ out $end
$var wire 1 *{ in1 $end
$var wire 1 ~r in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -{ out $end
$var wire 1 +{ in1 $end
$var wire 1 +{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,{ out $end
$var wire 1 h+ in1 $end
$var wire 1 zr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .{ out $end
$var wire 1 ,{ in1 $end
$var wire 1 ,{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /{ out $end
$var wire 1 -{ in1 $end
$var wire 1 .{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {z out $end
$var wire 1 /{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 }z Out $end
$var wire 1 h+ S $end
$var wire 1 }r InpA $end
$var wire 1 yr InpB $end
$var wire 1 0{ notS $end
$var wire 1 1{ nand1 $end
$var wire 1 2{ nand2 $end
$var wire 1 3{ inputA $end
$var wire 1 4{ inputB $end
$var wire 1 5{ final_not $end

$scope module S_not $end
$var wire 1 0{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1{ out $end
$var wire 1 0{ in1 $end
$var wire 1 }r in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3{ out $end
$var wire 1 1{ in1 $end
$var wire 1 1{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2{ out $end
$var wire 1 h+ in1 $end
$var wire 1 yr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4{ out $end
$var wire 1 2{ in1 $end
$var wire 1 2{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5{ out $end
$var wire 1 3{ in1 $end
$var wire 1 4{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }z out $end
$var wire 1 5{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 !{ Out $end
$var wire 1 h+ S $end
$var wire 1 |r InpA $end
$var wire 1 xr InpB $end
$var wire 1 6{ notS $end
$var wire 1 7{ nand1 $end
$var wire 1 8{ nand2 $end
$var wire 1 9{ inputA $end
$var wire 1 :{ inputB $end
$var wire 1 ;{ final_not $end

$scope module S_not $end
$var wire 1 6{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7{ out $end
$var wire 1 6{ in1 $end
$var wire 1 |r in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9{ out $end
$var wire 1 7{ in1 $end
$var wire 1 7{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8{ out $end
$var wire 1 h+ in1 $end
$var wire 1 xr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :{ out $end
$var wire 1 8{ in1 $end
$var wire 1 8{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;{ out $end
$var wire 1 9{ in1 $end
$var wire 1 :{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !{ out $end
$var wire 1 ;{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 zz Out $end
$var wire 1 h+ S $end
$var wire 1 tz InpA $end
$var wire 1 xz InpB $end
$var wire 1 <{ notS $end
$var wire 1 ={ nand1 $end
$var wire 1 >{ nand2 $end
$var wire 1 ?{ inputA $end
$var wire 1 @{ inputB $end
$var wire 1 A{ final_not $end

$scope module S_not $end
$var wire 1 <{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ={ out $end
$var wire 1 <{ in1 $end
$var wire 1 tz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?{ out $end
$var wire 1 ={ in1 $end
$var wire 1 ={ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >{ out $end
$var wire 1 h+ in1 $end
$var wire 1 xz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @{ out $end
$var wire 1 >{ in1 $end
$var wire 1 >{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A{ out $end
$var wire 1 ?{ in1 $end
$var wire 1 @{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zz out $end
$var wire 1 A{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 |z Out $end
$var wire 1 h+ S $end
$var wire 1 sz InpA $end
$var wire 1 wz InpB $end
$var wire 1 B{ notS $end
$var wire 1 C{ nand1 $end
$var wire 1 D{ nand2 $end
$var wire 1 E{ inputA $end
$var wire 1 F{ inputB $end
$var wire 1 G{ final_not $end

$scope module S_not $end
$var wire 1 B{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C{ out $end
$var wire 1 B{ in1 $end
$var wire 1 sz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E{ out $end
$var wire 1 C{ in1 $end
$var wire 1 C{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D{ out $end
$var wire 1 h+ in1 $end
$var wire 1 wz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F{ out $end
$var wire 1 D{ in1 $end
$var wire 1 D{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G{ out $end
$var wire 1 E{ in1 $end
$var wire 1 F{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |z out $end
$var wire 1 G{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ~z Out $end
$var wire 1 h+ S $end
$var wire 1 rz InpA $end
$var wire 1 vz InpB $end
$var wire 1 H{ notS $end
$var wire 1 I{ nand1 $end
$var wire 1 J{ nand2 $end
$var wire 1 K{ inputA $end
$var wire 1 L{ inputB $end
$var wire 1 M{ final_not $end

$scope module S_not $end
$var wire 1 H{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I{ out $end
$var wire 1 H{ in1 $end
$var wire 1 rz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K{ out $end
$var wire 1 I{ in1 $end
$var wire 1 I{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J{ out $end
$var wire 1 h+ in1 $end
$var wire 1 vz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L{ out $end
$var wire 1 J{ in1 $end
$var wire 1 J{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M{ out $end
$var wire 1 K{ in1 $end
$var wire 1 L{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~z out $end
$var wire 1 M{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 #{ Out $end
$var wire 1 h+ S $end
$var wire 1 qz InpA $end
$var wire 1 uz InpB $end
$var wire 1 N{ notS $end
$var wire 1 O{ nand1 $end
$var wire 1 P{ nand2 $end
$var wire 1 Q{ inputA $end
$var wire 1 R{ inputB $end
$var wire 1 S{ final_not $end

$scope module S_not $end
$var wire 1 N{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O{ out $end
$var wire 1 N{ in1 $end
$var wire 1 qz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q{ out $end
$var wire 1 O{ in1 $end
$var wire 1 O{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P{ out $end
$var wire 1 h+ in1 $end
$var wire 1 uz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R{ out $end
$var wire 1 P{ in1 $end
$var wire 1 P{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S{ out $end
$var wire 1 Q{ in1 $end
$var wire 1 R{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #{ out $end
$var wire 1 S{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 1s Out $end
$var wire 1 pz S $end
$var wire 1 yz InpA $end
$var wire 1 zz InpB $end
$var wire 1 T{ notS $end
$var wire 1 U{ nand1 $end
$var wire 1 V{ nand2 $end
$var wire 1 W{ inputA $end
$var wire 1 X{ inputB $end
$var wire 1 Y{ final_not $end

$scope module S_not $end
$var wire 1 T{ out $end
$var wire 1 pz in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U{ out $end
$var wire 1 T{ in1 $end
$var wire 1 yz in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W{ out $end
$var wire 1 U{ in1 $end
$var wire 1 U{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V{ out $end
$var wire 1 pz in1 $end
$var wire 1 zz in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X{ out $end
$var wire 1 V{ in1 $end
$var wire 1 V{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y{ out $end
$var wire 1 W{ in1 $end
$var wire 1 X{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1s out $end
$var wire 1 Y{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 0s Out $end
$var wire 1 pz S $end
$var wire 1 {z InpA $end
$var wire 1 |z InpB $end
$var wire 1 Z{ notS $end
$var wire 1 [{ nand1 $end
$var wire 1 \{ nand2 $end
$var wire 1 ]{ inputA $end
$var wire 1 ^{ inputB $end
$var wire 1 _{ final_not $end

$scope module S_not $end
$var wire 1 Z{ out $end
$var wire 1 pz in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [{ out $end
$var wire 1 Z{ in1 $end
$var wire 1 {z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]{ out $end
$var wire 1 [{ in1 $end
$var wire 1 [{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \{ out $end
$var wire 1 pz in1 $end
$var wire 1 |z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^{ out $end
$var wire 1 \{ in1 $end
$var wire 1 \{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _{ out $end
$var wire 1 ]{ in1 $end
$var wire 1 ^{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0s out $end
$var wire 1 _{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 /s Out $end
$var wire 1 pz S $end
$var wire 1 }z InpA $end
$var wire 1 ~z InpB $end
$var wire 1 `{ notS $end
$var wire 1 a{ nand1 $end
$var wire 1 b{ nand2 $end
$var wire 1 c{ inputA $end
$var wire 1 d{ inputB $end
$var wire 1 e{ final_not $end

$scope module S_not $end
$var wire 1 `{ out $end
$var wire 1 pz in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a{ out $end
$var wire 1 `{ in1 $end
$var wire 1 }z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c{ out $end
$var wire 1 a{ in1 $end
$var wire 1 a{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b{ out $end
$var wire 1 pz in1 $end
$var wire 1 ~z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d{ out $end
$var wire 1 b{ in1 $end
$var wire 1 b{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e{ out $end
$var wire 1 c{ in1 $end
$var wire 1 d{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /s out $end
$var wire 1 e{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 .s Out $end
$var wire 1 pz S $end
$var wire 1 !{ InpA $end
$var wire 1 #{ InpB $end
$var wire 1 f{ notS $end
$var wire 1 g{ nand1 $end
$var wire 1 h{ nand2 $end
$var wire 1 i{ inputA $end
$var wire 1 j{ inputB $end
$var wire 1 k{ final_not $end

$scope module S_not $end
$var wire 1 f{ out $end
$var wire 1 pz in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g{ out $end
$var wire 1 f{ in1 $end
$var wire 1 !{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i{ out $end
$var wire 1 g{ in1 $end
$var wire 1 g{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h{ out $end
$var wire 1 pz in1 $end
$var wire 1 #{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j{ out $end
$var wire 1 h{ in1 $end
$var wire 1 h{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k{ out $end
$var wire 1 i{ in1 $end
$var wire 1 j{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .s out $end
$var wire 1 k{ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 *s Out [3] $end
$var wire 1 +s Out [2] $end
$var wire 1 ,s Out [1] $end
$var wire 1 -s Out [0] $end
$var wire 1 l{ S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 xr InpA [3] $end
$var wire 1 yr InpA [2] $end
$var wire 1 zr InpA [1] $end
$var wire 1 {r InpA [0] $end
$var wire 1 tr InpB [3] $end
$var wire 1 ur InpB [2] $end
$var wire 1 vr InpB [1] $end
$var wire 1 wr InpB [0] $end
$var wire 1 m{ InpC [3] $end
$var wire 1 n{ InpC [2] $end
$var wire 1 o{ InpC [1] $end
$var wire 1 p{ InpC [0] $end
$var wire 1 q{ InpD [3] $end
$var wire 1 r{ InpD [2] $end
$var wire 1 s{ InpD [1] $end
$var wire 1 t{ InpD [0] $end
$var wire 1 u{ stage1_1_bit0 $end
$var wire 1 v{ stage1_2_bit0 $end
$var wire 1 w{ stage1_1_bit1 $end
$var wire 1 x{ stage1_2_bit1 $end
$var wire 1 y{ stage1_1_bit2 $end
$var wire 1 z{ stage1_2_bit2 $end
$var wire 1 {{ stage1_1_bit3 $end
$var wire 1 |{ stage1_2_bit4 $end
$var wire 1 }{ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 u{ Out $end
$var wire 1 h+ S $end
$var wire 1 {r InpA $end
$var wire 1 wr InpB $end
$var wire 1 ~{ notS $end
$var wire 1 !| nand1 $end
$var wire 1 "| nand2 $end
$var wire 1 #| inputA $end
$var wire 1 $| inputB $end
$var wire 1 %| final_not $end

$scope module S_not $end
$var wire 1 ~{ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !| out $end
$var wire 1 ~{ in1 $end
$var wire 1 {r in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #| out $end
$var wire 1 !| in1 $end
$var wire 1 !| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "| out $end
$var wire 1 h+ in1 $end
$var wire 1 wr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $| out $end
$var wire 1 "| in1 $end
$var wire 1 "| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %| out $end
$var wire 1 #| in1 $end
$var wire 1 $| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u{ out $end
$var wire 1 %| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 w{ Out $end
$var wire 1 h+ S $end
$var wire 1 zr InpA $end
$var wire 1 vr InpB $end
$var wire 1 &| notS $end
$var wire 1 '| nand1 $end
$var wire 1 (| nand2 $end
$var wire 1 )| inputA $end
$var wire 1 *| inputB $end
$var wire 1 +| final_not $end

$scope module S_not $end
$var wire 1 &| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '| out $end
$var wire 1 &| in1 $end
$var wire 1 zr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )| out $end
$var wire 1 '| in1 $end
$var wire 1 '| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (| out $end
$var wire 1 h+ in1 $end
$var wire 1 vr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *| out $end
$var wire 1 (| in1 $end
$var wire 1 (| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +| out $end
$var wire 1 )| in1 $end
$var wire 1 *| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w{ out $end
$var wire 1 +| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 y{ Out $end
$var wire 1 h+ S $end
$var wire 1 yr InpA $end
$var wire 1 ur InpB $end
$var wire 1 ,| notS $end
$var wire 1 -| nand1 $end
$var wire 1 .| nand2 $end
$var wire 1 /| inputA $end
$var wire 1 0| inputB $end
$var wire 1 1| final_not $end

$scope module S_not $end
$var wire 1 ,| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -| out $end
$var wire 1 ,| in1 $end
$var wire 1 yr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /| out $end
$var wire 1 -| in1 $end
$var wire 1 -| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .| out $end
$var wire 1 h+ in1 $end
$var wire 1 ur in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0| out $end
$var wire 1 .| in1 $end
$var wire 1 .| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1| out $end
$var wire 1 /| in1 $end
$var wire 1 0| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y{ out $end
$var wire 1 1| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 {{ Out $end
$var wire 1 h+ S $end
$var wire 1 xr InpA $end
$var wire 1 tr InpB $end
$var wire 1 2| notS $end
$var wire 1 3| nand1 $end
$var wire 1 4| nand2 $end
$var wire 1 5| inputA $end
$var wire 1 6| inputB $end
$var wire 1 7| final_not $end

$scope module S_not $end
$var wire 1 2| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3| out $end
$var wire 1 2| in1 $end
$var wire 1 xr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5| out $end
$var wire 1 3| in1 $end
$var wire 1 3| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4| out $end
$var wire 1 h+ in1 $end
$var wire 1 tr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6| out $end
$var wire 1 4| in1 $end
$var wire 1 4| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7| out $end
$var wire 1 5| in1 $end
$var wire 1 6| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {{ out $end
$var wire 1 7| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 v{ Out $end
$var wire 1 h+ S $end
$var wire 1 p{ InpA $end
$var wire 1 t{ InpB $end
$var wire 1 8| notS $end
$var wire 1 9| nand1 $end
$var wire 1 :| nand2 $end
$var wire 1 ;| inputA $end
$var wire 1 <| inputB $end
$var wire 1 =| final_not $end

$scope module S_not $end
$var wire 1 8| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9| out $end
$var wire 1 8| in1 $end
$var wire 1 p{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;| out $end
$var wire 1 9| in1 $end
$var wire 1 9| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :| out $end
$var wire 1 h+ in1 $end
$var wire 1 t{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <| out $end
$var wire 1 :| in1 $end
$var wire 1 :| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =| out $end
$var wire 1 ;| in1 $end
$var wire 1 <| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v{ out $end
$var wire 1 =| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 x{ Out $end
$var wire 1 h+ S $end
$var wire 1 o{ InpA $end
$var wire 1 s{ InpB $end
$var wire 1 >| notS $end
$var wire 1 ?| nand1 $end
$var wire 1 @| nand2 $end
$var wire 1 A| inputA $end
$var wire 1 B| inputB $end
$var wire 1 C| final_not $end

$scope module S_not $end
$var wire 1 >| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?| out $end
$var wire 1 >| in1 $end
$var wire 1 o{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A| out $end
$var wire 1 ?| in1 $end
$var wire 1 ?| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @| out $end
$var wire 1 h+ in1 $end
$var wire 1 s{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B| out $end
$var wire 1 @| in1 $end
$var wire 1 @| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C| out $end
$var wire 1 A| in1 $end
$var wire 1 B| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x{ out $end
$var wire 1 C| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 z{ Out $end
$var wire 1 h+ S $end
$var wire 1 n{ InpA $end
$var wire 1 r{ InpB $end
$var wire 1 D| notS $end
$var wire 1 E| nand1 $end
$var wire 1 F| nand2 $end
$var wire 1 G| inputA $end
$var wire 1 H| inputB $end
$var wire 1 I| final_not $end

$scope module S_not $end
$var wire 1 D| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E| out $end
$var wire 1 D| in1 $end
$var wire 1 n{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G| out $end
$var wire 1 E| in1 $end
$var wire 1 E| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F| out $end
$var wire 1 h+ in1 $end
$var wire 1 r{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H| out $end
$var wire 1 F| in1 $end
$var wire 1 F| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I| out $end
$var wire 1 G| in1 $end
$var wire 1 H| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z{ out $end
$var wire 1 I| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 }{ Out $end
$var wire 1 h+ S $end
$var wire 1 m{ InpA $end
$var wire 1 q{ InpB $end
$var wire 1 J| notS $end
$var wire 1 K| nand1 $end
$var wire 1 L| nand2 $end
$var wire 1 M| inputA $end
$var wire 1 N| inputB $end
$var wire 1 O| final_not $end

$scope module S_not $end
$var wire 1 J| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K| out $end
$var wire 1 J| in1 $end
$var wire 1 m{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M| out $end
$var wire 1 K| in1 $end
$var wire 1 K| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L| out $end
$var wire 1 h+ in1 $end
$var wire 1 q{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N| out $end
$var wire 1 L| in1 $end
$var wire 1 L| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O| out $end
$var wire 1 M| in1 $end
$var wire 1 N| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }{ out $end
$var wire 1 O| in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 -s Out $end
$var wire 1 l{ S $end
$var wire 1 u{ InpA $end
$var wire 1 v{ InpB $end
$var wire 1 P| notS $end
$var wire 1 Q| nand1 $end
$var wire 1 R| nand2 $end
$var wire 1 S| inputA $end
$var wire 1 T| inputB $end
$var wire 1 U| final_not $end

$scope module S_not $end
$var wire 1 P| out $end
$var wire 1 l{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q| out $end
$var wire 1 P| in1 $end
$var wire 1 u{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S| out $end
$var wire 1 Q| in1 $end
$var wire 1 Q| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R| out $end
$var wire 1 l{ in1 $end
$var wire 1 v{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T| out $end
$var wire 1 R| in1 $end
$var wire 1 R| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U| out $end
$var wire 1 S| in1 $end
$var wire 1 T| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -s out $end
$var wire 1 U| in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ,s Out $end
$var wire 1 l{ S $end
$var wire 1 w{ InpA $end
$var wire 1 x{ InpB $end
$var wire 1 V| notS $end
$var wire 1 W| nand1 $end
$var wire 1 X| nand2 $end
$var wire 1 Y| inputA $end
$var wire 1 Z| inputB $end
$var wire 1 [| final_not $end

$scope module S_not $end
$var wire 1 V| out $end
$var wire 1 l{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W| out $end
$var wire 1 V| in1 $end
$var wire 1 w{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y| out $end
$var wire 1 W| in1 $end
$var wire 1 W| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X| out $end
$var wire 1 l{ in1 $end
$var wire 1 x{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z| out $end
$var wire 1 X| in1 $end
$var wire 1 X| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [| out $end
$var wire 1 Y| in1 $end
$var wire 1 Z| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,s out $end
$var wire 1 [| in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 +s Out $end
$var wire 1 l{ S $end
$var wire 1 y{ InpA $end
$var wire 1 z{ InpB $end
$var wire 1 \| notS $end
$var wire 1 ]| nand1 $end
$var wire 1 ^| nand2 $end
$var wire 1 _| inputA $end
$var wire 1 `| inputB $end
$var wire 1 a| final_not $end

$scope module S_not $end
$var wire 1 \| out $end
$var wire 1 l{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]| out $end
$var wire 1 \| in1 $end
$var wire 1 y{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _| out $end
$var wire 1 ]| in1 $end
$var wire 1 ]| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^| out $end
$var wire 1 l{ in1 $end
$var wire 1 z{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `| out $end
$var wire 1 ^| in1 $end
$var wire 1 ^| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a| out $end
$var wire 1 _| in1 $end
$var wire 1 `| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +s out $end
$var wire 1 a| in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 *s Out $end
$var wire 1 l{ S $end
$var wire 1 {{ InpA $end
$var wire 1 }{ InpB $end
$var wire 1 b| notS $end
$var wire 1 c| nand1 $end
$var wire 1 d| nand2 $end
$var wire 1 e| inputA $end
$var wire 1 f| inputB $end
$var wire 1 g| final_not $end

$scope module S_not $end
$var wire 1 b| out $end
$var wire 1 l{ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c| out $end
$var wire 1 b| in1 $end
$var wire 1 {{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e| out $end
$var wire 1 c| in1 $end
$var wire 1 c| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d| out $end
$var wire 1 l{ in1 $end
$var wire 1 }{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f| out $end
$var wire 1 d| in1 $end
$var wire 1 d| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g| out $end
$var wire 1 e| in1 $end
$var wire 1 f| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *s out $end
$var wire 1 g| in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 &s Out [3] $end
$var wire 1 's Out [2] $end
$var wire 1 (s Out [1] $end
$var wire 1 )s Out [0] $end
$var wire 1 h| S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 tr InpA [3] $end
$var wire 1 ur InpA [2] $end
$var wire 1 vr InpA [1] $end
$var wire 1 wr InpA [0] $end
$var wire 1 pr InpB [3] $end
$var wire 1 qr InpB [2] $end
$var wire 1 rr InpB [1] $end
$var wire 1 sr InpB [0] $end
$var wire 1 i| InpC [3] $end
$var wire 1 j| InpC [2] $end
$var wire 1 k| InpC [1] $end
$var wire 1 l| InpC [0] $end
$var wire 1 m| InpD [3] $end
$var wire 1 n| InpD [2] $end
$var wire 1 o| InpD [1] $end
$var wire 1 p| InpD [0] $end
$var wire 1 q| stage1_1_bit0 $end
$var wire 1 r| stage1_2_bit0 $end
$var wire 1 s| stage1_1_bit1 $end
$var wire 1 t| stage1_2_bit1 $end
$var wire 1 u| stage1_1_bit2 $end
$var wire 1 v| stage1_2_bit2 $end
$var wire 1 w| stage1_1_bit3 $end
$var wire 1 x| stage1_2_bit4 $end
$var wire 1 y| stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 q| Out $end
$var wire 1 h+ S $end
$var wire 1 wr InpA $end
$var wire 1 sr InpB $end
$var wire 1 z| notS $end
$var wire 1 {| nand1 $end
$var wire 1 || nand2 $end
$var wire 1 }| inputA $end
$var wire 1 ~| inputB $end
$var wire 1 !} final_not $end

$scope module S_not $end
$var wire 1 z| out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {| out $end
$var wire 1 z| in1 $end
$var wire 1 wr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }| out $end
$var wire 1 {| in1 $end
$var wire 1 {| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 || out $end
$var wire 1 h+ in1 $end
$var wire 1 sr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~| out $end
$var wire 1 || in1 $end
$var wire 1 || in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !} out $end
$var wire 1 }| in1 $end
$var wire 1 ~| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q| out $end
$var wire 1 !} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 s| Out $end
$var wire 1 h+ S $end
$var wire 1 vr InpA $end
$var wire 1 rr InpB $end
$var wire 1 "} notS $end
$var wire 1 #} nand1 $end
$var wire 1 $} nand2 $end
$var wire 1 %} inputA $end
$var wire 1 &} inputB $end
$var wire 1 '} final_not $end

$scope module S_not $end
$var wire 1 "} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #} out $end
$var wire 1 "} in1 $end
$var wire 1 vr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %} out $end
$var wire 1 #} in1 $end
$var wire 1 #} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $} out $end
$var wire 1 h+ in1 $end
$var wire 1 rr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &} out $end
$var wire 1 $} in1 $end
$var wire 1 $} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '} out $end
$var wire 1 %} in1 $end
$var wire 1 &} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s| out $end
$var wire 1 '} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 u| Out $end
$var wire 1 h+ S $end
$var wire 1 ur InpA $end
$var wire 1 qr InpB $end
$var wire 1 (} notS $end
$var wire 1 )} nand1 $end
$var wire 1 *} nand2 $end
$var wire 1 +} inputA $end
$var wire 1 ,} inputB $end
$var wire 1 -} final_not $end

$scope module S_not $end
$var wire 1 (} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )} out $end
$var wire 1 (} in1 $end
$var wire 1 ur in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +} out $end
$var wire 1 )} in1 $end
$var wire 1 )} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *} out $end
$var wire 1 h+ in1 $end
$var wire 1 qr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,} out $end
$var wire 1 *} in1 $end
$var wire 1 *} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -} out $end
$var wire 1 +} in1 $end
$var wire 1 ,} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u| out $end
$var wire 1 -} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 w| Out $end
$var wire 1 h+ S $end
$var wire 1 tr InpA $end
$var wire 1 pr InpB $end
$var wire 1 .} notS $end
$var wire 1 /} nand1 $end
$var wire 1 0} nand2 $end
$var wire 1 1} inputA $end
$var wire 1 2} inputB $end
$var wire 1 3} final_not $end

$scope module S_not $end
$var wire 1 .} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /} out $end
$var wire 1 .} in1 $end
$var wire 1 tr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1} out $end
$var wire 1 /} in1 $end
$var wire 1 /} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0} out $end
$var wire 1 h+ in1 $end
$var wire 1 pr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2} out $end
$var wire 1 0} in1 $end
$var wire 1 0} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3} out $end
$var wire 1 1} in1 $end
$var wire 1 2} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w| out $end
$var wire 1 3} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 r| Out $end
$var wire 1 h+ S $end
$var wire 1 l| InpA $end
$var wire 1 p| InpB $end
$var wire 1 4} notS $end
$var wire 1 5} nand1 $end
$var wire 1 6} nand2 $end
$var wire 1 7} inputA $end
$var wire 1 8} inputB $end
$var wire 1 9} final_not $end

$scope module S_not $end
$var wire 1 4} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5} out $end
$var wire 1 4} in1 $end
$var wire 1 l| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7} out $end
$var wire 1 5} in1 $end
$var wire 1 5} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6} out $end
$var wire 1 h+ in1 $end
$var wire 1 p| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8} out $end
$var wire 1 6} in1 $end
$var wire 1 6} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9} out $end
$var wire 1 7} in1 $end
$var wire 1 8} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r| out $end
$var wire 1 9} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 t| Out $end
$var wire 1 h+ S $end
$var wire 1 k| InpA $end
$var wire 1 o| InpB $end
$var wire 1 :} notS $end
$var wire 1 ;} nand1 $end
$var wire 1 <} nand2 $end
$var wire 1 =} inputA $end
$var wire 1 >} inputB $end
$var wire 1 ?} final_not $end

$scope module S_not $end
$var wire 1 :} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;} out $end
$var wire 1 :} in1 $end
$var wire 1 k| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =} out $end
$var wire 1 ;} in1 $end
$var wire 1 ;} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <} out $end
$var wire 1 h+ in1 $end
$var wire 1 o| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >} out $end
$var wire 1 <} in1 $end
$var wire 1 <} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?} out $end
$var wire 1 =} in1 $end
$var wire 1 >} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t| out $end
$var wire 1 ?} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 v| Out $end
$var wire 1 h+ S $end
$var wire 1 j| InpA $end
$var wire 1 n| InpB $end
$var wire 1 @} notS $end
$var wire 1 A} nand1 $end
$var wire 1 B} nand2 $end
$var wire 1 C} inputA $end
$var wire 1 D} inputB $end
$var wire 1 E} final_not $end

$scope module S_not $end
$var wire 1 @} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A} out $end
$var wire 1 @} in1 $end
$var wire 1 j| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C} out $end
$var wire 1 A} in1 $end
$var wire 1 A} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B} out $end
$var wire 1 h+ in1 $end
$var wire 1 n| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D} out $end
$var wire 1 B} in1 $end
$var wire 1 B} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E} out $end
$var wire 1 C} in1 $end
$var wire 1 D} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v| out $end
$var wire 1 E} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 y| Out $end
$var wire 1 h+ S $end
$var wire 1 i| InpA $end
$var wire 1 m| InpB $end
$var wire 1 F} notS $end
$var wire 1 G} nand1 $end
$var wire 1 H} nand2 $end
$var wire 1 I} inputA $end
$var wire 1 J} inputB $end
$var wire 1 K} final_not $end

$scope module S_not $end
$var wire 1 F} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G} out $end
$var wire 1 F} in1 $end
$var wire 1 i| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I} out $end
$var wire 1 G} in1 $end
$var wire 1 G} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H} out $end
$var wire 1 h+ in1 $end
$var wire 1 m| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J} out $end
$var wire 1 H} in1 $end
$var wire 1 H} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K} out $end
$var wire 1 I} in1 $end
$var wire 1 J} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y| out $end
$var wire 1 K} in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 )s Out $end
$var wire 1 h| S $end
$var wire 1 q| InpA $end
$var wire 1 r| InpB $end
$var wire 1 L} notS $end
$var wire 1 M} nand1 $end
$var wire 1 N} nand2 $end
$var wire 1 O} inputA $end
$var wire 1 P} inputB $end
$var wire 1 Q} final_not $end

$scope module S_not $end
$var wire 1 L} out $end
$var wire 1 h| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M} out $end
$var wire 1 L} in1 $end
$var wire 1 q| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O} out $end
$var wire 1 M} in1 $end
$var wire 1 M} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N} out $end
$var wire 1 h| in1 $end
$var wire 1 r| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P} out $end
$var wire 1 N} in1 $end
$var wire 1 N} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q} out $end
$var wire 1 O} in1 $end
$var wire 1 P} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )s out $end
$var wire 1 Q} in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 (s Out $end
$var wire 1 h| S $end
$var wire 1 s| InpA $end
$var wire 1 t| InpB $end
$var wire 1 R} notS $end
$var wire 1 S} nand1 $end
$var wire 1 T} nand2 $end
$var wire 1 U} inputA $end
$var wire 1 V} inputB $end
$var wire 1 W} final_not $end

$scope module S_not $end
$var wire 1 R} out $end
$var wire 1 h| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S} out $end
$var wire 1 R} in1 $end
$var wire 1 s| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U} out $end
$var wire 1 S} in1 $end
$var wire 1 S} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T} out $end
$var wire 1 h| in1 $end
$var wire 1 t| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V} out $end
$var wire 1 T} in1 $end
$var wire 1 T} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W} out $end
$var wire 1 U} in1 $end
$var wire 1 V} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (s out $end
$var wire 1 W} in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 's Out $end
$var wire 1 h| S $end
$var wire 1 u| InpA $end
$var wire 1 v| InpB $end
$var wire 1 X} notS $end
$var wire 1 Y} nand1 $end
$var wire 1 Z} nand2 $end
$var wire 1 [} inputA $end
$var wire 1 \} inputB $end
$var wire 1 ]} final_not $end

$scope module S_not $end
$var wire 1 X} out $end
$var wire 1 h| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y} out $end
$var wire 1 X} in1 $end
$var wire 1 u| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [} out $end
$var wire 1 Y} in1 $end
$var wire 1 Y} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z} out $end
$var wire 1 h| in1 $end
$var wire 1 v| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \} out $end
$var wire 1 Z} in1 $end
$var wire 1 Z} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]} out $end
$var wire 1 [} in1 $end
$var wire 1 \} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 's out $end
$var wire 1 ]} in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 &s Out $end
$var wire 1 h| S $end
$var wire 1 w| InpA $end
$var wire 1 y| InpB $end
$var wire 1 ^} notS $end
$var wire 1 _} nand1 $end
$var wire 1 `} nand2 $end
$var wire 1 a} inputA $end
$var wire 1 b} inputB $end
$var wire 1 c} final_not $end

$scope module S_not $end
$var wire 1 ^} out $end
$var wire 1 h| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _} out $end
$var wire 1 ^} in1 $end
$var wire 1 w| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a} out $end
$var wire 1 _} in1 $end
$var wire 1 _} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `} out $end
$var wire 1 h| in1 $end
$var wire 1 y| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b} out $end
$var wire 1 `} in1 $end
$var wire 1 `} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c} out $end
$var wire 1 a} in1 $end
$var wire 1 b} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &s out $end
$var wire 1 c} in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 "s Out [3] $end
$var wire 1 #s Out [2] $end
$var wire 1 $s Out [1] $end
$var wire 1 %s Out [0] $end
$var wire 1 d} S [1] $end
$var wire 1 h+ S [0] $end
$var wire 1 pr InpA [3] $end
$var wire 1 qr InpA [2] $end
$var wire 1 rr InpA [1] $end
$var wire 1 sr InpA [0] $end
$var wire 1 |r InpB [3] $end
$var wire 1 }r InpB [2] $end
$var wire 1 ~r InpB [1] $end
$var wire 1 !s InpB [0] $end
$var wire 1 e} InpC [3] $end
$var wire 1 f} InpC [2] $end
$var wire 1 g} InpC [1] $end
$var wire 1 h} InpC [0] $end
$var wire 1 i} InpD [3] $end
$var wire 1 j} InpD [2] $end
$var wire 1 k} InpD [1] $end
$var wire 1 l} InpD [0] $end
$var wire 1 m} stage1_1_bit0 $end
$var wire 1 n} stage1_2_bit0 $end
$var wire 1 o} stage1_1_bit1 $end
$var wire 1 p} stage1_2_bit1 $end
$var wire 1 q} stage1_1_bit2 $end
$var wire 1 r} stage1_2_bit2 $end
$var wire 1 s} stage1_1_bit3 $end
$var wire 1 t} stage1_2_bit4 $end
$var wire 1 u} stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 m} Out $end
$var wire 1 h+ S $end
$var wire 1 sr InpA $end
$var wire 1 !s InpB $end
$var wire 1 v} notS $end
$var wire 1 w} nand1 $end
$var wire 1 x} nand2 $end
$var wire 1 y} inputA $end
$var wire 1 z} inputB $end
$var wire 1 {} final_not $end

$scope module S_not $end
$var wire 1 v} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w} out $end
$var wire 1 v} in1 $end
$var wire 1 sr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y} out $end
$var wire 1 w} in1 $end
$var wire 1 w} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x} out $end
$var wire 1 h+ in1 $end
$var wire 1 !s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z} out $end
$var wire 1 x} in1 $end
$var wire 1 x} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {} out $end
$var wire 1 y} in1 $end
$var wire 1 z} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m} out $end
$var wire 1 {} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 o} Out $end
$var wire 1 h+ S $end
$var wire 1 rr InpA $end
$var wire 1 ~r InpB $end
$var wire 1 |} notS $end
$var wire 1 }} nand1 $end
$var wire 1 ~} nand2 $end
$var wire 1 !~ inputA $end
$var wire 1 "~ inputB $end
$var wire 1 #~ final_not $end

$scope module S_not $end
$var wire 1 |} out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }} out $end
$var wire 1 |} in1 $end
$var wire 1 rr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !~ out $end
$var wire 1 }} in1 $end
$var wire 1 }} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~} out $end
$var wire 1 h+ in1 $end
$var wire 1 ~r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "~ out $end
$var wire 1 ~} in1 $end
$var wire 1 ~} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #~ out $end
$var wire 1 !~ in1 $end
$var wire 1 "~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o} out $end
$var wire 1 #~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 q} Out $end
$var wire 1 h+ S $end
$var wire 1 qr InpA $end
$var wire 1 }r InpB $end
$var wire 1 $~ notS $end
$var wire 1 %~ nand1 $end
$var wire 1 &~ nand2 $end
$var wire 1 '~ inputA $end
$var wire 1 (~ inputB $end
$var wire 1 )~ final_not $end

$scope module S_not $end
$var wire 1 $~ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %~ out $end
$var wire 1 $~ in1 $end
$var wire 1 qr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '~ out $end
$var wire 1 %~ in1 $end
$var wire 1 %~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &~ out $end
$var wire 1 h+ in1 $end
$var wire 1 }r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (~ out $end
$var wire 1 &~ in1 $end
$var wire 1 &~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )~ out $end
$var wire 1 '~ in1 $end
$var wire 1 (~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q} out $end
$var wire 1 )~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 s} Out $end
$var wire 1 h+ S $end
$var wire 1 pr InpA $end
$var wire 1 |r InpB $end
$var wire 1 *~ notS $end
$var wire 1 +~ nand1 $end
$var wire 1 ,~ nand2 $end
$var wire 1 -~ inputA $end
$var wire 1 .~ inputB $end
$var wire 1 /~ final_not $end

$scope module S_not $end
$var wire 1 *~ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +~ out $end
$var wire 1 *~ in1 $end
$var wire 1 pr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -~ out $end
$var wire 1 +~ in1 $end
$var wire 1 +~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,~ out $end
$var wire 1 h+ in1 $end
$var wire 1 |r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .~ out $end
$var wire 1 ,~ in1 $end
$var wire 1 ,~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /~ out $end
$var wire 1 -~ in1 $end
$var wire 1 .~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s} out $end
$var wire 1 /~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 n} Out $end
$var wire 1 h+ S $end
$var wire 1 h} InpA $end
$var wire 1 l} InpB $end
$var wire 1 0~ notS $end
$var wire 1 1~ nand1 $end
$var wire 1 2~ nand2 $end
$var wire 1 3~ inputA $end
$var wire 1 4~ inputB $end
$var wire 1 5~ final_not $end

$scope module S_not $end
$var wire 1 0~ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1~ out $end
$var wire 1 0~ in1 $end
$var wire 1 h} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3~ out $end
$var wire 1 1~ in1 $end
$var wire 1 1~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2~ out $end
$var wire 1 h+ in1 $end
$var wire 1 l} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4~ out $end
$var wire 1 2~ in1 $end
$var wire 1 2~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5~ out $end
$var wire 1 3~ in1 $end
$var wire 1 4~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n} out $end
$var wire 1 5~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 p} Out $end
$var wire 1 h+ S $end
$var wire 1 g} InpA $end
$var wire 1 k} InpB $end
$var wire 1 6~ notS $end
$var wire 1 7~ nand1 $end
$var wire 1 8~ nand2 $end
$var wire 1 9~ inputA $end
$var wire 1 :~ inputB $end
$var wire 1 ;~ final_not $end

$scope module S_not $end
$var wire 1 6~ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7~ out $end
$var wire 1 6~ in1 $end
$var wire 1 g} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9~ out $end
$var wire 1 7~ in1 $end
$var wire 1 7~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8~ out $end
$var wire 1 h+ in1 $end
$var wire 1 k} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :~ out $end
$var wire 1 8~ in1 $end
$var wire 1 8~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;~ out $end
$var wire 1 9~ in1 $end
$var wire 1 :~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p} out $end
$var wire 1 ;~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 r} Out $end
$var wire 1 h+ S $end
$var wire 1 f} InpA $end
$var wire 1 j} InpB $end
$var wire 1 <~ notS $end
$var wire 1 =~ nand1 $end
$var wire 1 >~ nand2 $end
$var wire 1 ?~ inputA $end
$var wire 1 @~ inputB $end
$var wire 1 A~ final_not $end

$scope module S_not $end
$var wire 1 <~ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =~ out $end
$var wire 1 <~ in1 $end
$var wire 1 f} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?~ out $end
$var wire 1 =~ in1 $end
$var wire 1 =~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >~ out $end
$var wire 1 h+ in1 $end
$var wire 1 j} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @~ out $end
$var wire 1 >~ in1 $end
$var wire 1 >~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A~ out $end
$var wire 1 ?~ in1 $end
$var wire 1 @~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r} out $end
$var wire 1 A~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 u} Out $end
$var wire 1 h+ S $end
$var wire 1 e} InpA $end
$var wire 1 i} InpB $end
$var wire 1 B~ notS $end
$var wire 1 C~ nand1 $end
$var wire 1 D~ nand2 $end
$var wire 1 E~ inputA $end
$var wire 1 F~ inputB $end
$var wire 1 G~ final_not $end

$scope module S_not $end
$var wire 1 B~ out $end
$var wire 1 h+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C~ out $end
$var wire 1 B~ in1 $end
$var wire 1 e} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E~ out $end
$var wire 1 C~ in1 $end
$var wire 1 C~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D~ out $end
$var wire 1 h+ in1 $end
$var wire 1 i} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F~ out $end
$var wire 1 D~ in1 $end
$var wire 1 D~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G~ out $end
$var wire 1 E~ in1 $end
$var wire 1 F~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u} out $end
$var wire 1 G~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 %s Out $end
$var wire 1 d} S $end
$var wire 1 m} InpA $end
$var wire 1 n} InpB $end
$var wire 1 H~ notS $end
$var wire 1 I~ nand1 $end
$var wire 1 J~ nand2 $end
$var wire 1 K~ inputA $end
$var wire 1 L~ inputB $end
$var wire 1 M~ final_not $end

$scope module S_not $end
$var wire 1 H~ out $end
$var wire 1 d} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I~ out $end
$var wire 1 H~ in1 $end
$var wire 1 m} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K~ out $end
$var wire 1 I~ in1 $end
$var wire 1 I~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J~ out $end
$var wire 1 d} in1 $end
$var wire 1 n} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L~ out $end
$var wire 1 J~ in1 $end
$var wire 1 J~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M~ out $end
$var wire 1 K~ in1 $end
$var wire 1 L~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %s out $end
$var wire 1 M~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 $s Out $end
$var wire 1 d} S $end
$var wire 1 o} InpA $end
$var wire 1 p} InpB $end
$var wire 1 N~ notS $end
$var wire 1 O~ nand1 $end
$var wire 1 P~ nand2 $end
$var wire 1 Q~ inputA $end
$var wire 1 R~ inputB $end
$var wire 1 S~ final_not $end

$scope module S_not $end
$var wire 1 N~ out $end
$var wire 1 d} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O~ out $end
$var wire 1 N~ in1 $end
$var wire 1 o} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q~ out $end
$var wire 1 O~ in1 $end
$var wire 1 O~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P~ out $end
$var wire 1 d} in1 $end
$var wire 1 p} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R~ out $end
$var wire 1 P~ in1 $end
$var wire 1 P~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S~ out $end
$var wire 1 Q~ in1 $end
$var wire 1 R~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $s out $end
$var wire 1 S~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 #s Out $end
$var wire 1 d} S $end
$var wire 1 q} InpA $end
$var wire 1 r} InpB $end
$var wire 1 T~ notS $end
$var wire 1 U~ nand1 $end
$var wire 1 V~ nand2 $end
$var wire 1 W~ inputA $end
$var wire 1 X~ inputB $end
$var wire 1 Y~ final_not $end

$scope module S_not $end
$var wire 1 T~ out $end
$var wire 1 d} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U~ out $end
$var wire 1 T~ in1 $end
$var wire 1 q} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W~ out $end
$var wire 1 U~ in1 $end
$var wire 1 U~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V~ out $end
$var wire 1 d} in1 $end
$var wire 1 r} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X~ out $end
$var wire 1 V~ in1 $end
$var wire 1 V~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y~ out $end
$var wire 1 W~ in1 $end
$var wire 1 X~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #s out $end
$var wire 1 Y~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 "s Out $end
$var wire 1 d} S $end
$var wire 1 s} InpA $end
$var wire 1 u} InpB $end
$var wire 1 Z~ notS $end
$var wire 1 [~ nand1 $end
$var wire 1 \~ nand2 $end
$var wire 1 ]~ inputA $end
$var wire 1 ^~ inputB $end
$var wire 1 _~ final_not $end

$scope module S_not $end
$var wire 1 Z~ out $end
$var wire 1 d} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [~ out $end
$var wire 1 Z~ in1 $end
$var wire 1 s} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]~ out $end
$var wire 1 [~ in1 $end
$var wire 1 [~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \~ out $end
$var wire 1 d} in1 $end
$var wire 1 u} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^~ out $end
$var wire 1 \~ in1 $end
$var wire 1 \~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _~ out $end
$var wire 1 ]~ in1 $end
$var wire 1 ^~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "s out $end
$var wire 1 _~ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 ;- Out [3] $end
$var wire 1 <- Out [2] $end
$var wire 1 =- Out [1] $end
$var wire 1 >- Out [0] $end
$var wire 1 `~ S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 .s InpA [3] $end
$var wire 1 /s InpA [2] $end
$var wire 1 0s InpA [1] $end
$var wire 1 1s InpA [0] $end
$var wire 1 &s InpB [3] $end
$var wire 1 's InpB [2] $end
$var wire 1 (s InpB [1] $end
$var wire 1 )s InpB [0] $end
$var wire 1 a~ InpC [3] $end
$var wire 1 b~ InpC [2] $end
$var wire 1 c~ InpC [1] $end
$var wire 1 d~ InpC [0] $end
$var wire 1 e~ InpD [3] $end
$var wire 1 f~ InpD [2] $end
$var wire 1 g~ InpD [1] $end
$var wire 1 h~ InpD [0] $end
$var wire 1 i~ stage1_1_bit0 $end
$var wire 1 j~ stage1_2_bit0 $end
$var wire 1 k~ stage1_1_bit1 $end
$var wire 1 l~ stage1_2_bit1 $end
$var wire 1 m~ stage1_1_bit2 $end
$var wire 1 n~ stage1_2_bit2 $end
$var wire 1 o~ stage1_1_bit3 $end
$var wire 1 p~ stage1_2_bit4 $end
$var wire 1 q~ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 i~ Out $end
$var wire 1 g+ S $end
$var wire 1 1s InpA $end
$var wire 1 )s InpB $end
$var wire 1 r~ notS $end
$var wire 1 s~ nand1 $end
$var wire 1 t~ nand2 $end
$var wire 1 u~ inputA $end
$var wire 1 v~ inputB $end
$var wire 1 w~ final_not $end

$scope module S_not $end
$var wire 1 r~ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s~ out $end
$var wire 1 r~ in1 $end
$var wire 1 1s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u~ out $end
$var wire 1 s~ in1 $end
$var wire 1 s~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t~ out $end
$var wire 1 g+ in1 $end
$var wire 1 )s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v~ out $end
$var wire 1 t~ in1 $end
$var wire 1 t~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w~ out $end
$var wire 1 u~ in1 $end
$var wire 1 v~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i~ out $end
$var wire 1 w~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 k~ Out $end
$var wire 1 g+ S $end
$var wire 1 0s InpA $end
$var wire 1 (s InpB $end
$var wire 1 x~ notS $end
$var wire 1 y~ nand1 $end
$var wire 1 z~ nand2 $end
$var wire 1 {~ inputA $end
$var wire 1 |~ inputB $end
$var wire 1 }~ final_not $end

$scope module S_not $end
$var wire 1 x~ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y~ out $end
$var wire 1 x~ in1 $end
$var wire 1 0s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {~ out $end
$var wire 1 y~ in1 $end
$var wire 1 y~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z~ out $end
$var wire 1 g+ in1 $end
$var wire 1 (s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |~ out $end
$var wire 1 z~ in1 $end
$var wire 1 z~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }~ out $end
$var wire 1 {~ in1 $end
$var wire 1 |~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k~ out $end
$var wire 1 }~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 m~ Out $end
$var wire 1 g+ S $end
$var wire 1 /s InpA $end
$var wire 1 's InpB $end
$var wire 1 ~~ notS $end
$var wire 1 !!! nand1 $end
$var wire 1 "!! nand2 $end
$var wire 1 #!! inputA $end
$var wire 1 $!! inputB $end
$var wire 1 %!! final_not $end

$scope module S_not $end
$var wire 1 ~~ out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !!! out $end
$var wire 1 ~~ in1 $end
$var wire 1 /s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #!! out $end
$var wire 1 !!! in1 $end
$var wire 1 !!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "!! out $end
$var wire 1 g+ in1 $end
$var wire 1 's in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $!! out $end
$var wire 1 "!! in1 $end
$var wire 1 "!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %!! out $end
$var wire 1 #!! in1 $end
$var wire 1 $!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m~ out $end
$var wire 1 %!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 o~ Out $end
$var wire 1 g+ S $end
$var wire 1 .s InpA $end
$var wire 1 &s InpB $end
$var wire 1 &!! notS $end
$var wire 1 '!! nand1 $end
$var wire 1 (!! nand2 $end
$var wire 1 )!! inputA $end
$var wire 1 *!! inputB $end
$var wire 1 +!! final_not $end

$scope module S_not $end
$var wire 1 &!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '!! out $end
$var wire 1 &!! in1 $end
$var wire 1 .s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )!! out $end
$var wire 1 '!! in1 $end
$var wire 1 '!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (!! out $end
$var wire 1 g+ in1 $end
$var wire 1 &s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *!! out $end
$var wire 1 (!! in1 $end
$var wire 1 (!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +!! out $end
$var wire 1 )!! in1 $end
$var wire 1 *!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o~ out $end
$var wire 1 +!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 j~ Out $end
$var wire 1 g+ S $end
$var wire 1 d~ InpA $end
$var wire 1 h~ InpB $end
$var wire 1 ,!! notS $end
$var wire 1 -!! nand1 $end
$var wire 1 .!! nand2 $end
$var wire 1 /!! inputA $end
$var wire 1 0!! inputB $end
$var wire 1 1!! final_not $end

$scope module S_not $end
$var wire 1 ,!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -!! out $end
$var wire 1 ,!! in1 $end
$var wire 1 d~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /!! out $end
$var wire 1 -!! in1 $end
$var wire 1 -!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .!! out $end
$var wire 1 g+ in1 $end
$var wire 1 h~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0!! out $end
$var wire 1 .!! in1 $end
$var wire 1 .!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1!! out $end
$var wire 1 /!! in1 $end
$var wire 1 0!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j~ out $end
$var wire 1 1!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 l~ Out $end
$var wire 1 g+ S $end
$var wire 1 c~ InpA $end
$var wire 1 g~ InpB $end
$var wire 1 2!! notS $end
$var wire 1 3!! nand1 $end
$var wire 1 4!! nand2 $end
$var wire 1 5!! inputA $end
$var wire 1 6!! inputB $end
$var wire 1 7!! final_not $end

$scope module S_not $end
$var wire 1 2!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3!! out $end
$var wire 1 2!! in1 $end
$var wire 1 c~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5!! out $end
$var wire 1 3!! in1 $end
$var wire 1 3!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4!! out $end
$var wire 1 g+ in1 $end
$var wire 1 g~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6!! out $end
$var wire 1 4!! in1 $end
$var wire 1 4!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7!! out $end
$var wire 1 5!! in1 $end
$var wire 1 6!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l~ out $end
$var wire 1 7!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 n~ Out $end
$var wire 1 g+ S $end
$var wire 1 b~ InpA $end
$var wire 1 f~ InpB $end
$var wire 1 8!! notS $end
$var wire 1 9!! nand1 $end
$var wire 1 :!! nand2 $end
$var wire 1 ;!! inputA $end
$var wire 1 <!! inputB $end
$var wire 1 =!! final_not $end

$scope module S_not $end
$var wire 1 8!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9!! out $end
$var wire 1 8!! in1 $end
$var wire 1 b~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;!! out $end
$var wire 1 9!! in1 $end
$var wire 1 9!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :!! out $end
$var wire 1 g+ in1 $end
$var wire 1 f~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <!! out $end
$var wire 1 :!! in1 $end
$var wire 1 :!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =!! out $end
$var wire 1 ;!! in1 $end
$var wire 1 <!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n~ out $end
$var wire 1 =!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 q~ Out $end
$var wire 1 g+ S $end
$var wire 1 a~ InpA $end
$var wire 1 e~ InpB $end
$var wire 1 >!! notS $end
$var wire 1 ?!! nand1 $end
$var wire 1 @!! nand2 $end
$var wire 1 A!! inputA $end
$var wire 1 B!! inputB $end
$var wire 1 C!! final_not $end

$scope module S_not $end
$var wire 1 >!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?!! out $end
$var wire 1 >!! in1 $end
$var wire 1 a~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A!! out $end
$var wire 1 ?!! in1 $end
$var wire 1 ?!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @!! out $end
$var wire 1 g+ in1 $end
$var wire 1 e~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B!! out $end
$var wire 1 @!! in1 $end
$var wire 1 @!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C!! out $end
$var wire 1 A!! in1 $end
$var wire 1 B!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q~ out $end
$var wire 1 C!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 >- Out $end
$var wire 1 `~ S $end
$var wire 1 i~ InpA $end
$var wire 1 j~ InpB $end
$var wire 1 D!! notS $end
$var wire 1 E!! nand1 $end
$var wire 1 F!! nand2 $end
$var wire 1 G!! inputA $end
$var wire 1 H!! inputB $end
$var wire 1 I!! final_not $end

$scope module S_not $end
$var wire 1 D!! out $end
$var wire 1 `~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E!! out $end
$var wire 1 D!! in1 $end
$var wire 1 i~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G!! out $end
$var wire 1 E!! in1 $end
$var wire 1 E!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F!! out $end
$var wire 1 `~ in1 $end
$var wire 1 j~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H!! out $end
$var wire 1 F!! in1 $end
$var wire 1 F!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I!! out $end
$var wire 1 G!! in1 $end
$var wire 1 H!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >- out $end
$var wire 1 I!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 =- Out $end
$var wire 1 `~ S $end
$var wire 1 k~ InpA $end
$var wire 1 l~ InpB $end
$var wire 1 J!! notS $end
$var wire 1 K!! nand1 $end
$var wire 1 L!! nand2 $end
$var wire 1 M!! inputA $end
$var wire 1 N!! inputB $end
$var wire 1 O!! final_not $end

$scope module S_not $end
$var wire 1 J!! out $end
$var wire 1 `~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K!! out $end
$var wire 1 J!! in1 $end
$var wire 1 k~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M!! out $end
$var wire 1 K!! in1 $end
$var wire 1 K!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L!! out $end
$var wire 1 `~ in1 $end
$var wire 1 l~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N!! out $end
$var wire 1 L!! in1 $end
$var wire 1 L!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O!! out $end
$var wire 1 M!! in1 $end
$var wire 1 N!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =- out $end
$var wire 1 O!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 <- Out $end
$var wire 1 `~ S $end
$var wire 1 m~ InpA $end
$var wire 1 n~ InpB $end
$var wire 1 P!! notS $end
$var wire 1 Q!! nand1 $end
$var wire 1 R!! nand2 $end
$var wire 1 S!! inputA $end
$var wire 1 T!! inputB $end
$var wire 1 U!! final_not $end

$scope module S_not $end
$var wire 1 P!! out $end
$var wire 1 `~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q!! out $end
$var wire 1 P!! in1 $end
$var wire 1 m~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S!! out $end
$var wire 1 Q!! in1 $end
$var wire 1 Q!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R!! out $end
$var wire 1 `~ in1 $end
$var wire 1 n~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T!! out $end
$var wire 1 R!! in1 $end
$var wire 1 R!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U!! out $end
$var wire 1 S!! in1 $end
$var wire 1 T!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <- out $end
$var wire 1 U!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ;- Out $end
$var wire 1 `~ S $end
$var wire 1 o~ InpA $end
$var wire 1 q~ InpB $end
$var wire 1 V!! notS $end
$var wire 1 W!! nand1 $end
$var wire 1 X!! nand2 $end
$var wire 1 Y!! inputA $end
$var wire 1 Z!! inputB $end
$var wire 1 [!! final_not $end

$scope module S_not $end
$var wire 1 V!! out $end
$var wire 1 `~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W!! out $end
$var wire 1 V!! in1 $end
$var wire 1 o~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y!! out $end
$var wire 1 W!! in1 $end
$var wire 1 W!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X!! out $end
$var wire 1 `~ in1 $end
$var wire 1 q~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z!! out $end
$var wire 1 X!! in1 $end
$var wire 1 X!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [!! out $end
$var wire 1 Y!! in1 $end
$var wire 1 Z!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;- out $end
$var wire 1 [!! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 7- Out [3] $end
$var wire 1 8- Out [2] $end
$var wire 1 9- Out [1] $end
$var wire 1 :- Out [0] $end
$var wire 1 \!! S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 *s InpA [3] $end
$var wire 1 +s InpA [2] $end
$var wire 1 ,s InpA [1] $end
$var wire 1 -s InpA [0] $end
$var wire 1 "s InpB [3] $end
$var wire 1 #s InpB [2] $end
$var wire 1 $s InpB [1] $end
$var wire 1 %s InpB [0] $end
$var wire 1 ]!! InpC [3] $end
$var wire 1 ^!! InpC [2] $end
$var wire 1 _!! InpC [1] $end
$var wire 1 `!! InpC [0] $end
$var wire 1 a!! InpD [3] $end
$var wire 1 b!! InpD [2] $end
$var wire 1 c!! InpD [1] $end
$var wire 1 d!! InpD [0] $end
$var wire 1 e!! stage1_1_bit0 $end
$var wire 1 f!! stage1_2_bit0 $end
$var wire 1 g!! stage1_1_bit1 $end
$var wire 1 h!! stage1_2_bit1 $end
$var wire 1 i!! stage1_1_bit2 $end
$var wire 1 j!! stage1_2_bit2 $end
$var wire 1 k!! stage1_1_bit3 $end
$var wire 1 l!! stage1_2_bit4 $end
$var wire 1 m!! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 e!! Out $end
$var wire 1 g+ S $end
$var wire 1 -s InpA $end
$var wire 1 %s InpB $end
$var wire 1 n!! notS $end
$var wire 1 o!! nand1 $end
$var wire 1 p!! nand2 $end
$var wire 1 q!! inputA $end
$var wire 1 r!! inputB $end
$var wire 1 s!! final_not $end

$scope module S_not $end
$var wire 1 n!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o!! out $end
$var wire 1 n!! in1 $end
$var wire 1 -s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q!! out $end
$var wire 1 o!! in1 $end
$var wire 1 o!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p!! out $end
$var wire 1 g+ in1 $end
$var wire 1 %s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r!! out $end
$var wire 1 p!! in1 $end
$var wire 1 p!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s!! out $end
$var wire 1 q!! in1 $end
$var wire 1 r!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e!! out $end
$var wire 1 s!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 g!! Out $end
$var wire 1 g+ S $end
$var wire 1 ,s InpA $end
$var wire 1 $s InpB $end
$var wire 1 t!! notS $end
$var wire 1 u!! nand1 $end
$var wire 1 v!! nand2 $end
$var wire 1 w!! inputA $end
$var wire 1 x!! inputB $end
$var wire 1 y!! final_not $end

$scope module S_not $end
$var wire 1 t!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u!! out $end
$var wire 1 t!! in1 $end
$var wire 1 ,s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w!! out $end
$var wire 1 u!! in1 $end
$var wire 1 u!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v!! out $end
$var wire 1 g+ in1 $end
$var wire 1 $s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x!! out $end
$var wire 1 v!! in1 $end
$var wire 1 v!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y!! out $end
$var wire 1 w!! in1 $end
$var wire 1 x!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g!! out $end
$var wire 1 y!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 i!! Out $end
$var wire 1 g+ S $end
$var wire 1 +s InpA $end
$var wire 1 #s InpB $end
$var wire 1 z!! notS $end
$var wire 1 {!! nand1 $end
$var wire 1 |!! nand2 $end
$var wire 1 }!! inputA $end
$var wire 1 ~!! inputB $end
$var wire 1 !"! final_not $end

$scope module S_not $end
$var wire 1 z!! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {!! out $end
$var wire 1 z!! in1 $end
$var wire 1 +s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }!! out $end
$var wire 1 {!! in1 $end
$var wire 1 {!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |!! out $end
$var wire 1 g+ in1 $end
$var wire 1 #s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~!! out $end
$var wire 1 |!! in1 $end
$var wire 1 |!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !"! out $end
$var wire 1 }!! in1 $end
$var wire 1 ~!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i!! out $end
$var wire 1 !"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 k!! Out $end
$var wire 1 g+ S $end
$var wire 1 *s InpA $end
$var wire 1 "s InpB $end
$var wire 1 ""! notS $end
$var wire 1 #"! nand1 $end
$var wire 1 $"! nand2 $end
$var wire 1 %"! inputA $end
$var wire 1 &"! inputB $end
$var wire 1 '"! final_not $end

$scope module S_not $end
$var wire 1 ""! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #"! out $end
$var wire 1 ""! in1 $end
$var wire 1 *s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %"! out $end
$var wire 1 #"! in1 $end
$var wire 1 #"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $"! out $end
$var wire 1 g+ in1 $end
$var wire 1 "s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &"! out $end
$var wire 1 $"! in1 $end
$var wire 1 $"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '"! out $end
$var wire 1 %"! in1 $end
$var wire 1 &"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k!! out $end
$var wire 1 '"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 f!! Out $end
$var wire 1 g+ S $end
$var wire 1 `!! InpA $end
$var wire 1 d!! InpB $end
$var wire 1 ("! notS $end
$var wire 1 )"! nand1 $end
$var wire 1 *"! nand2 $end
$var wire 1 +"! inputA $end
$var wire 1 ,"! inputB $end
$var wire 1 -"! final_not $end

$scope module S_not $end
$var wire 1 ("! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )"! out $end
$var wire 1 ("! in1 $end
$var wire 1 `!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +"! out $end
$var wire 1 )"! in1 $end
$var wire 1 )"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *"! out $end
$var wire 1 g+ in1 $end
$var wire 1 d!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,"! out $end
$var wire 1 *"! in1 $end
$var wire 1 *"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -"! out $end
$var wire 1 +"! in1 $end
$var wire 1 ,"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f!! out $end
$var wire 1 -"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 h!! Out $end
$var wire 1 g+ S $end
$var wire 1 _!! InpA $end
$var wire 1 c!! InpB $end
$var wire 1 ."! notS $end
$var wire 1 /"! nand1 $end
$var wire 1 0"! nand2 $end
$var wire 1 1"! inputA $end
$var wire 1 2"! inputB $end
$var wire 1 3"! final_not $end

$scope module S_not $end
$var wire 1 ."! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /"! out $end
$var wire 1 ."! in1 $end
$var wire 1 _!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1"! out $end
$var wire 1 /"! in1 $end
$var wire 1 /"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0"! out $end
$var wire 1 g+ in1 $end
$var wire 1 c!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2"! out $end
$var wire 1 0"! in1 $end
$var wire 1 0"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3"! out $end
$var wire 1 1"! in1 $end
$var wire 1 2"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h!! out $end
$var wire 1 3"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 j!! Out $end
$var wire 1 g+ S $end
$var wire 1 ^!! InpA $end
$var wire 1 b!! InpB $end
$var wire 1 4"! notS $end
$var wire 1 5"! nand1 $end
$var wire 1 6"! nand2 $end
$var wire 1 7"! inputA $end
$var wire 1 8"! inputB $end
$var wire 1 9"! final_not $end

$scope module S_not $end
$var wire 1 4"! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5"! out $end
$var wire 1 4"! in1 $end
$var wire 1 ^!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7"! out $end
$var wire 1 5"! in1 $end
$var wire 1 5"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6"! out $end
$var wire 1 g+ in1 $end
$var wire 1 b!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8"! out $end
$var wire 1 6"! in1 $end
$var wire 1 6"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9"! out $end
$var wire 1 7"! in1 $end
$var wire 1 8"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j!! out $end
$var wire 1 9"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 m!! Out $end
$var wire 1 g+ S $end
$var wire 1 ]!! InpA $end
$var wire 1 a!! InpB $end
$var wire 1 :"! notS $end
$var wire 1 ;"! nand1 $end
$var wire 1 <"! nand2 $end
$var wire 1 ="! inputA $end
$var wire 1 >"! inputB $end
$var wire 1 ?"! final_not $end

$scope module S_not $end
$var wire 1 :"! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;"! out $end
$var wire 1 :"! in1 $end
$var wire 1 ]!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ="! out $end
$var wire 1 ;"! in1 $end
$var wire 1 ;"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <"! out $end
$var wire 1 g+ in1 $end
$var wire 1 a!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >"! out $end
$var wire 1 <"! in1 $end
$var wire 1 <"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?"! out $end
$var wire 1 ="! in1 $end
$var wire 1 >"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m!! out $end
$var wire 1 ?"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 :- Out $end
$var wire 1 \!! S $end
$var wire 1 e!! InpA $end
$var wire 1 f!! InpB $end
$var wire 1 @"! notS $end
$var wire 1 A"! nand1 $end
$var wire 1 B"! nand2 $end
$var wire 1 C"! inputA $end
$var wire 1 D"! inputB $end
$var wire 1 E"! final_not $end

$scope module S_not $end
$var wire 1 @"! out $end
$var wire 1 \!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A"! out $end
$var wire 1 @"! in1 $end
$var wire 1 e!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C"! out $end
$var wire 1 A"! in1 $end
$var wire 1 A"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B"! out $end
$var wire 1 \!! in1 $end
$var wire 1 f!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D"! out $end
$var wire 1 B"! in1 $end
$var wire 1 B"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E"! out $end
$var wire 1 C"! in1 $end
$var wire 1 D"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :- out $end
$var wire 1 E"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 9- Out $end
$var wire 1 \!! S $end
$var wire 1 g!! InpA $end
$var wire 1 h!! InpB $end
$var wire 1 F"! notS $end
$var wire 1 G"! nand1 $end
$var wire 1 H"! nand2 $end
$var wire 1 I"! inputA $end
$var wire 1 J"! inputB $end
$var wire 1 K"! final_not $end

$scope module S_not $end
$var wire 1 F"! out $end
$var wire 1 \!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G"! out $end
$var wire 1 F"! in1 $end
$var wire 1 g!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I"! out $end
$var wire 1 G"! in1 $end
$var wire 1 G"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H"! out $end
$var wire 1 \!! in1 $end
$var wire 1 h!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J"! out $end
$var wire 1 H"! in1 $end
$var wire 1 H"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K"! out $end
$var wire 1 I"! in1 $end
$var wire 1 J"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9- out $end
$var wire 1 K"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 8- Out $end
$var wire 1 \!! S $end
$var wire 1 i!! InpA $end
$var wire 1 j!! InpB $end
$var wire 1 L"! notS $end
$var wire 1 M"! nand1 $end
$var wire 1 N"! nand2 $end
$var wire 1 O"! inputA $end
$var wire 1 P"! inputB $end
$var wire 1 Q"! final_not $end

$scope module S_not $end
$var wire 1 L"! out $end
$var wire 1 \!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M"! out $end
$var wire 1 L"! in1 $end
$var wire 1 i!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O"! out $end
$var wire 1 M"! in1 $end
$var wire 1 M"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N"! out $end
$var wire 1 \!! in1 $end
$var wire 1 j!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P"! out $end
$var wire 1 N"! in1 $end
$var wire 1 N"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q"! out $end
$var wire 1 O"! in1 $end
$var wire 1 P"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8- out $end
$var wire 1 Q"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 7- Out $end
$var wire 1 \!! S $end
$var wire 1 k!! InpA $end
$var wire 1 m!! InpB $end
$var wire 1 R"! notS $end
$var wire 1 S"! nand1 $end
$var wire 1 T"! nand2 $end
$var wire 1 U"! inputA $end
$var wire 1 V"! inputB $end
$var wire 1 W"! final_not $end

$scope module S_not $end
$var wire 1 R"! out $end
$var wire 1 \!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S"! out $end
$var wire 1 R"! in1 $end
$var wire 1 k!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U"! out $end
$var wire 1 S"! in1 $end
$var wire 1 S"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T"! out $end
$var wire 1 \!! in1 $end
$var wire 1 m!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V"! out $end
$var wire 1 T"! in1 $end
$var wire 1 T"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W"! out $end
$var wire 1 U"! in1 $end
$var wire 1 V"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7- out $end
$var wire 1 W"! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 3- Out [3] $end
$var wire 1 4- Out [2] $end
$var wire 1 5- Out [1] $end
$var wire 1 6- Out [0] $end
$var wire 1 X"! S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 &s InpA [3] $end
$var wire 1 's InpA [2] $end
$var wire 1 (s InpA [1] $end
$var wire 1 )s InpA [0] $end
$var wire 1 .s InpB [3] $end
$var wire 1 /s InpB [2] $end
$var wire 1 0s InpB [1] $end
$var wire 1 1s InpB [0] $end
$var wire 1 Y"! InpC [3] $end
$var wire 1 Z"! InpC [2] $end
$var wire 1 ["! InpC [1] $end
$var wire 1 \"! InpC [0] $end
$var wire 1 ]"! InpD [3] $end
$var wire 1 ^"! InpD [2] $end
$var wire 1 _"! InpD [1] $end
$var wire 1 `"! InpD [0] $end
$var wire 1 a"! stage1_1_bit0 $end
$var wire 1 b"! stage1_2_bit0 $end
$var wire 1 c"! stage1_1_bit1 $end
$var wire 1 d"! stage1_2_bit1 $end
$var wire 1 e"! stage1_1_bit2 $end
$var wire 1 f"! stage1_2_bit2 $end
$var wire 1 g"! stage1_1_bit3 $end
$var wire 1 h"! stage1_2_bit4 $end
$var wire 1 i"! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 a"! Out $end
$var wire 1 g+ S $end
$var wire 1 )s InpA $end
$var wire 1 1s InpB $end
$var wire 1 j"! notS $end
$var wire 1 k"! nand1 $end
$var wire 1 l"! nand2 $end
$var wire 1 m"! inputA $end
$var wire 1 n"! inputB $end
$var wire 1 o"! final_not $end

$scope module S_not $end
$var wire 1 j"! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k"! out $end
$var wire 1 j"! in1 $end
$var wire 1 )s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m"! out $end
$var wire 1 k"! in1 $end
$var wire 1 k"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l"! out $end
$var wire 1 g+ in1 $end
$var wire 1 1s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n"! out $end
$var wire 1 l"! in1 $end
$var wire 1 l"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o"! out $end
$var wire 1 m"! in1 $end
$var wire 1 n"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a"! out $end
$var wire 1 o"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 c"! Out $end
$var wire 1 g+ S $end
$var wire 1 (s InpA $end
$var wire 1 0s InpB $end
$var wire 1 p"! notS $end
$var wire 1 q"! nand1 $end
$var wire 1 r"! nand2 $end
$var wire 1 s"! inputA $end
$var wire 1 t"! inputB $end
$var wire 1 u"! final_not $end

$scope module S_not $end
$var wire 1 p"! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q"! out $end
$var wire 1 p"! in1 $end
$var wire 1 (s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s"! out $end
$var wire 1 q"! in1 $end
$var wire 1 q"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r"! out $end
$var wire 1 g+ in1 $end
$var wire 1 0s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t"! out $end
$var wire 1 r"! in1 $end
$var wire 1 r"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u"! out $end
$var wire 1 s"! in1 $end
$var wire 1 t"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c"! out $end
$var wire 1 u"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 e"! Out $end
$var wire 1 g+ S $end
$var wire 1 's InpA $end
$var wire 1 /s InpB $end
$var wire 1 v"! notS $end
$var wire 1 w"! nand1 $end
$var wire 1 x"! nand2 $end
$var wire 1 y"! inputA $end
$var wire 1 z"! inputB $end
$var wire 1 {"! final_not $end

$scope module S_not $end
$var wire 1 v"! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w"! out $end
$var wire 1 v"! in1 $end
$var wire 1 's in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y"! out $end
$var wire 1 w"! in1 $end
$var wire 1 w"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x"! out $end
$var wire 1 g+ in1 $end
$var wire 1 /s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z"! out $end
$var wire 1 x"! in1 $end
$var wire 1 x"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {"! out $end
$var wire 1 y"! in1 $end
$var wire 1 z"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e"! out $end
$var wire 1 {"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 g"! Out $end
$var wire 1 g+ S $end
$var wire 1 &s InpA $end
$var wire 1 .s InpB $end
$var wire 1 |"! notS $end
$var wire 1 }"! nand1 $end
$var wire 1 ~"! nand2 $end
$var wire 1 !#! inputA $end
$var wire 1 "#! inputB $end
$var wire 1 ##! final_not $end

$scope module S_not $end
$var wire 1 |"! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }"! out $end
$var wire 1 |"! in1 $end
$var wire 1 &s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !#! out $end
$var wire 1 }"! in1 $end
$var wire 1 }"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~"! out $end
$var wire 1 g+ in1 $end
$var wire 1 .s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "#! out $end
$var wire 1 ~"! in1 $end
$var wire 1 ~"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ##! out $end
$var wire 1 !#! in1 $end
$var wire 1 "#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g"! out $end
$var wire 1 ##! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 b"! Out $end
$var wire 1 g+ S $end
$var wire 1 \"! InpA $end
$var wire 1 `"! InpB $end
$var wire 1 $#! notS $end
$var wire 1 %#! nand1 $end
$var wire 1 &#! nand2 $end
$var wire 1 '#! inputA $end
$var wire 1 (#! inputB $end
$var wire 1 )#! final_not $end

$scope module S_not $end
$var wire 1 $#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %#! out $end
$var wire 1 $#! in1 $end
$var wire 1 \"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '#! out $end
$var wire 1 %#! in1 $end
$var wire 1 %#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &#! out $end
$var wire 1 g+ in1 $end
$var wire 1 `"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (#! out $end
$var wire 1 &#! in1 $end
$var wire 1 &#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )#! out $end
$var wire 1 '#! in1 $end
$var wire 1 (#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b"! out $end
$var wire 1 )#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 d"! Out $end
$var wire 1 g+ S $end
$var wire 1 ["! InpA $end
$var wire 1 _"! InpB $end
$var wire 1 *#! notS $end
$var wire 1 +#! nand1 $end
$var wire 1 ,#! nand2 $end
$var wire 1 -#! inputA $end
$var wire 1 .#! inputB $end
$var wire 1 /#! final_not $end

$scope module S_not $end
$var wire 1 *#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +#! out $end
$var wire 1 *#! in1 $end
$var wire 1 ["! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -#! out $end
$var wire 1 +#! in1 $end
$var wire 1 +#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,#! out $end
$var wire 1 g+ in1 $end
$var wire 1 _"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .#! out $end
$var wire 1 ,#! in1 $end
$var wire 1 ,#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /#! out $end
$var wire 1 -#! in1 $end
$var wire 1 .#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d"! out $end
$var wire 1 /#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 f"! Out $end
$var wire 1 g+ S $end
$var wire 1 Z"! InpA $end
$var wire 1 ^"! InpB $end
$var wire 1 0#! notS $end
$var wire 1 1#! nand1 $end
$var wire 1 2#! nand2 $end
$var wire 1 3#! inputA $end
$var wire 1 4#! inputB $end
$var wire 1 5#! final_not $end

$scope module S_not $end
$var wire 1 0#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1#! out $end
$var wire 1 0#! in1 $end
$var wire 1 Z"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3#! out $end
$var wire 1 1#! in1 $end
$var wire 1 1#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2#! out $end
$var wire 1 g+ in1 $end
$var wire 1 ^"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4#! out $end
$var wire 1 2#! in1 $end
$var wire 1 2#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5#! out $end
$var wire 1 3#! in1 $end
$var wire 1 4#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f"! out $end
$var wire 1 5#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 i"! Out $end
$var wire 1 g+ S $end
$var wire 1 Y"! InpA $end
$var wire 1 ]"! InpB $end
$var wire 1 6#! notS $end
$var wire 1 7#! nand1 $end
$var wire 1 8#! nand2 $end
$var wire 1 9#! inputA $end
$var wire 1 :#! inputB $end
$var wire 1 ;#! final_not $end

$scope module S_not $end
$var wire 1 6#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7#! out $end
$var wire 1 6#! in1 $end
$var wire 1 Y"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9#! out $end
$var wire 1 7#! in1 $end
$var wire 1 7#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8#! out $end
$var wire 1 g+ in1 $end
$var wire 1 ]"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :#! out $end
$var wire 1 8#! in1 $end
$var wire 1 8#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;#! out $end
$var wire 1 9#! in1 $end
$var wire 1 :#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i"! out $end
$var wire 1 ;#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 6- Out $end
$var wire 1 X"! S $end
$var wire 1 a"! InpA $end
$var wire 1 b"! InpB $end
$var wire 1 <#! notS $end
$var wire 1 =#! nand1 $end
$var wire 1 >#! nand2 $end
$var wire 1 ?#! inputA $end
$var wire 1 @#! inputB $end
$var wire 1 A#! final_not $end

$scope module S_not $end
$var wire 1 <#! out $end
$var wire 1 X"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =#! out $end
$var wire 1 <#! in1 $end
$var wire 1 a"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?#! out $end
$var wire 1 =#! in1 $end
$var wire 1 =#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >#! out $end
$var wire 1 X"! in1 $end
$var wire 1 b"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @#! out $end
$var wire 1 >#! in1 $end
$var wire 1 >#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A#! out $end
$var wire 1 ?#! in1 $end
$var wire 1 @#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6- out $end
$var wire 1 A#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 5- Out $end
$var wire 1 X"! S $end
$var wire 1 c"! InpA $end
$var wire 1 d"! InpB $end
$var wire 1 B#! notS $end
$var wire 1 C#! nand1 $end
$var wire 1 D#! nand2 $end
$var wire 1 E#! inputA $end
$var wire 1 F#! inputB $end
$var wire 1 G#! final_not $end

$scope module S_not $end
$var wire 1 B#! out $end
$var wire 1 X"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C#! out $end
$var wire 1 B#! in1 $end
$var wire 1 c"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E#! out $end
$var wire 1 C#! in1 $end
$var wire 1 C#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D#! out $end
$var wire 1 X"! in1 $end
$var wire 1 d"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F#! out $end
$var wire 1 D#! in1 $end
$var wire 1 D#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G#! out $end
$var wire 1 E#! in1 $end
$var wire 1 F#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5- out $end
$var wire 1 G#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 4- Out $end
$var wire 1 X"! S $end
$var wire 1 e"! InpA $end
$var wire 1 f"! InpB $end
$var wire 1 H#! notS $end
$var wire 1 I#! nand1 $end
$var wire 1 J#! nand2 $end
$var wire 1 K#! inputA $end
$var wire 1 L#! inputB $end
$var wire 1 M#! final_not $end

$scope module S_not $end
$var wire 1 H#! out $end
$var wire 1 X"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I#! out $end
$var wire 1 H#! in1 $end
$var wire 1 e"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K#! out $end
$var wire 1 I#! in1 $end
$var wire 1 I#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J#! out $end
$var wire 1 X"! in1 $end
$var wire 1 f"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L#! out $end
$var wire 1 J#! in1 $end
$var wire 1 J#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M#! out $end
$var wire 1 K#! in1 $end
$var wire 1 L#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4- out $end
$var wire 1 M#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 3- Out $end
$var wire 1 X"! S $end
$var wire 1 g"! InpA $end
$var wire 1 i"! InpB $end
$var wire 1 N#! notS $end
$var wire 1 O#! nand1 $end
$var wire 1 P#! nand2 $end
$var wire 1 Q#! inputA $end
$var wire 1 R#! inputB $end
$var wire 1 S#! final_not $end

$scope module S_not $end
$var wire 1 N#! out $end
$var wire 1 X"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O#! out $end
$var wire 1 N#! in1 $end
$var wire 1 g"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q#! out $end
$var wire 1 O#! in1 $end
$var wire 1 O#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P#! out $end
$var wire 1 X"! in1 $end
$var wire 1 i"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R#! out $end
$var wire 1 P#! in1 $end
$var wire 1 P#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S#! out $end
$var wire 1 Q#! in1 $end
$var wire 1 R#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3- out $end
$var wire 1 S#! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 /- Out [3] $end
$var wire 1 0- Out [2] $end
$var wire 1 1- Out [1] $end
$var wire 1 2- Out [0] $end
$var wire 1 T#! S [1] $end
$var wire 1 g+ S [0] $end
$var wire 1 "s InpA [3] $end
$var wire 1 #s InpA [2] $end
$var wire 1 $s InpA [1] $end
$var wire 1 %s InpA [0] $end
$var wire 1 *s InpB [3] $end
$var wire 1 +s InpB [2] $end
$var wire 1 ,s InpB [1] $end
$var wire 1 -s InpB [0] $end
$var wire 1 U#! InpC [3] $end
$var wire 1 V#! InpC [2] $end
$var wire 1 W#! InpC [1] $end
$var wire 1 X#! InpC [0] $end
$var wire 1 Y#! InpD [3] $end
$var wire 1 Z#! InpD [2] $end
$var wire 1 [#! InpD [1] $end
$var wire 1 \#! InpD [0] $end
$var wire 1 ]#! stage1_1_bit0 $end
$var wire 1 ^#! stage1_2_bit0 $end
$var wire 1 _#! stage1_1_bit1 $end
$var wire 1 `#! stage1_2_bit1 $end
$var wire 1 a#! stage1_1_bit2 $end
$var wire 1 b#! stage1_2_bit2 $end
$var wire 1 c#! stage1_1_bit3 $end
$var wire 1 d#! stage1_2_bit4 $end
$var wire 1 e#! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ]#! Out $end
$var wire 1 g+ S $end
$var wire 1 %s InpA $end
$var wire 1 -s InpB $end
$var wire 1 f#! notS $end
$var wire 1 g#! nand1 $end
$var wire 1 h#! nand2 $end
$var wire 1 i#! inputA $end
$var wire 1 j#! inputB $end
$var wire 1 k#! final_not $end

$scope module S_not $end
$var wire 1 f#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g#! out $end
$var wire 1 f#! in1 $end
$var wire 1 %s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i#! out $end
$var wire 1 g#! in1 $end
$var wire 1 g#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h#! out $end
$var wire 1 g+ in1 $end
$var wire 1 -s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j#! out $end
$var wire 1 h#! in1 $end
$var wire 1 h#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k#! out $end
$var wire 1 i#! in1 $end
$var wire 1 j#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]#! out $end
$var wire 1 k#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 _#! Out $end
$var wire 1 g+ S $end
$var wire 1 $s InpA $end
$var wire 1 ,s InpB $end
$var wire 1 l#! notS $end
$var wire 1 m#! nand1 $end
$var wire 1 n#! nand2 $end
$var wire 1 o#! inputA $end
$var wire 1 p#! inputB $end
$var wire 1 q#! final_not $end

$scope module S_not $end
$var wire 1 l#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m#! out $end
$var wire 1 l#! in1 $end
$var wire 1 $s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o#! out $end
$var wire 1 m#! in1 $end
$var wire 1 m#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n#! out $end
$var wire 1 g+ in1 $end
$var wire 1 ,s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p#! out $end
$var wire 1 n#! in1 $end
$var wire 1 n#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q#! out $end
$var wire 1 o#! in1 $end
$var wire 1 p#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _#! out $end
$var wire 1 q#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 a#! Out $end
$var wire 1 g+ S $end
$var wire 1 #s InpA $end
$var wire 1 +s InpB $end
$var wire 1 r#! notS $end
$var wire 1 s#! nand1 $end
$var wire 1 t#! nand2 $end
$var wire 1 u#! inputA $end
$var wire 1 v#! inputB $end
$var wire 1 w#! final_not $end

$scope module S_not $end
$var wire 1 r#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s#! out $end
$var wire 1 r#! in1 $end
$var wire 1 #s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u#! out $end
$var wire 1 s#! in1 $end
$var wire 1 s#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t#! out $end
$var wire 1 g+ in1 $end
$var wire 1 +s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v#! out $end
$var wire 1 t#! in1 $end
$var wire 1 t#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w#! out $end
$var wire 1 u#! in1 $end
$var wire 1 v#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a#! out $end
$var wire 1 w#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 c#! Out $end
$var wire 1 g+ S $end
$var wire 1 "s InpA $end
$var wire 1 *s InpB $end
$var wire 1 x#! notS $end
$var wire 1 y#! nand1 $end
$var wire 1 z#! nand2 $end
$var wire 1 {#! inputA $end
$var wire 1 |#! inputB $end
$var wire 1 }#! final_not $end

$scope module S_not $end
$var wire 1 x#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y#! out $end
$var wire 1 x#! in1 $end
$var wire 1 "s in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {#! out $end
$var wire 1 y#! in1 $end
$var wire 1 y#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z#! out $end
$var wire 1 g+ in1 $end
$var wire 1 *s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |#! out $end
$var wire 1 z#! in1 $end
$var wire 1 z#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }#! out $end
$var wire 1 {#! in1 $end
$var wire 1 |#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c#! out $end
$var wire 1 }#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ^#! Out $end
$var wire 1 g+ S $end
$var wire 1 X#! InpA $end
$var wire 1 \#! InpB $end
$var wire 1 ~#! notS $end
$var wire 1 !$! nand1 $end
$var wire 1 "$! nand2 $end
$var wire 1 #$! inputA $end
$var wire 1 $$! inputB $end
$var wire 1 %$! final_not $end

$scope module S_not $end
$var wire 1 ~#! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !$! out $end
$var wire 1 ~#! in1 $end
$var wire 1 X#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #$! out $end
$var wire 1 !$! in1 $end
$var wire 1 !$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "$! out $end
$var wire 1 g+ in1 $end
$var wire 1 \#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $$! out $end
$var wire 1 "$! in1 $end
$var wire 1 "$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %$! out $end
$var wire 1 #$! in1 $end
$var wire 1 $$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^#! out $end
$var wire 1 %$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 `#! Out $end
$var wire 1 g+ S $end
$var wire 1 W#! InpA $end
$var wire 1 [#! InpB $end
$var wire 1 &$! notS $end
$var wire 1 '$! nand1 $end
$var wire 1 ($! nand2 $end
$var wire 1 )$! inputA $end
$var wire 1 *$! inputB $end
$var wire 1 +$! final_not $end

$scope module S_not $end
$var wire 1 &$! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '$! out $end
$var wire 1 &$! in1 $end
$var wire 1 W#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )$! out $end
$var wire 1 '$! in1 $end
$var wire 1 '$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ($! out $end
$var wire 1 g+ in1 $end
$var wire 1 [#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *$! out $end
$var wire 1 ($! in1 $end
$var wire 1 ($! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +$! out $end
$var wire 1 )$! in1 $end
$var wire 1 *$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `#! out $end
$var wire 1 +$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 b#! Out $end
$var wire 1 g+ S $end
$var wire 1 V#! InpA $end
$var wire 1 Z#! InpB $end
$var wire 1 ,$! notS $end
$var wire 1 -$! nand1 $end
$var wire 1 .$! nand2 $end
$var wire 1 /$! inputA $end
$var wire 1 0$! inputB $end
$var wire 1 1$! final_not $end

$scope module S_not $end
$var wire 1 ,$! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -$! out $end
$var wire 1 ,$! in1 $end
$var wire 1 V#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /$! out $end
$var wire 1 -$! in1 $end
$var wire 1 -$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .$! out $end
$var wire 1 g+ in1 $end
$var wire 1 Z#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0$! out $end
$var wire 1 .$! in1 $end
$var wire 1 .$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1$! out $end
$var wire 1 /$! in1 $end
$var wire 1 0$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b#! out $end
$var wire 1 1$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 e#! Out $end
$var wire 1 g+ S $end
$var wire 1 U#! InpA $end
$var wire 1 Y#! InpB $end
$var wire 1 2$! notS $end
$var wire 1 3$! nand1 $end
$var wire 1 4$! nand2 $end
$var wire 1 5$! inputA $end
$var wire 1 6$! inputB $end
$var wire 1 7$! final_not $end

$scope module S_not $end
$var wire 1 2$! out $end
$var wire 1 g+ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3$! out $end
$var wire 1 2$! in1 $end
$var wire 1 U#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5$! out $end
$var wire 1 3$! in1 $end
$var wire 1 3$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4$! out $end
$var wire 1 g+ in1 $end
$var wire 1 Y#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6$! out $end
$var wire 1 4$! in1 $end
$var wire 1 4$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7$! out $end
$var wire 1 5$! in1 $end
$var wire 1 6$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e#! out $end
$var wire 1 7$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 2- Out $end
$var wire 1 T#! S $end
$var wire 1 ]#! InpA $end
$var wire 1 ^#! InpB $end
$var wire 1 8$! notS $end
$var wire 1 9$! nand1 $end
$var wire 1 :$! nand2 $end
$var wire 1 ;$! inputA $end
$var wire 1 <$! inputB $end
$var wire 1 =$! final_not $end

$scope module S_not $end
$var wire 1 8$! out $end
$var wire 1 T#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9$! out $end
$var wire 1 8$! in1 $end
$var wire 1 ]#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;$! out $end
$var wire 1 9$! in1 $end
$var wire 1 9$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :$! out $end
$var wire 1 T#! in1 $end
$var wire 1 ^#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <$! out $end
$var wire 1 :$! in1 $end
$var wire 1 :$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =$! out $end
$var wire 1 ;$! in1 $end
$var wire 1 <$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2- out $end
$var wire 1 =$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 1- Out $end
$var wire 1 T#! S $end
$var wire 1 _#! InpA $end
$var wire 1 `#! InpB $end
$var wire 1 >$! notS $end
$var wire 1 ?$! nand1 $end
$var wire 1 @$! nand2 $end
$var wire 1 A$! inputA $end
$var wire 1 B$! inputB $end
$var wire 1 C$! final_not $end

$scope module S_not $end
$var wire 1 >$! out $end
$var wire 1 T#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?$! out $end
$var wire 1 >$! in1 $end
$var wire 1 _#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A$! out $end
$var wire 1 ?$! in1 $end
$var wire 1 ?$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @$! out $end
$var wire 1 T#! in1 $end
$var wire 1 `#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B$! out $end
$var wire 1 @$! in1 $end
$var wire 1 @$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C$! out $end
$var wire 1 A$! in1 $end
$var wire 1 B$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1- out $end
$var wire 1 C$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 0- Out $end
$var wire 1 T#! S $end
$var wire 1 a#! InpA $end
$var wire 1 b#! InpB $end
$var wire 1 D$! notS $end
$var wire 1 E$! nand1 $end
$var wire 1 F$! nand2 $end
$var wire 1 G$! inputA $end
$var wire 1 H$! inputB $end
$var wire 1 I$! final_not $end

$scope module S_not $end
$var wire 1 D$! out $end
$var wire 1 T#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E$! out $end
$var wire 1 D$! in1 $end
$var wire 1 a#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G$! out $end
$var wire 1 E$! in1 $end
$var wire 1 E$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F$! out $end
$var wire 1 T#! in1 $end
$var wire 1 b#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H$! out $end
$var wire 1 F$! in1 $end
$var wire 1 F$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I$! out $end
$var wire 1 G$! in1 $end
$var wire 1 H$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0- out $end
$var wire 1 I$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 /- Out $end
$var wire 1 T#! S $end
$var wire 1 c#! InpA $end
$var wire 1 e#! InpB $end
$var wire 1 J$! notS $end
$var wire 1 K$! nand1 $end
$var wire 1 L$! nand2 $end
$var wire 1 M$! inputA $end
$var wire 1 N$! inputB $end
$var wire 1 O$! final_not $end

$scope module S_not $end
$var wire 1 J$! out $end
$var wire 1 T#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K$! out $end
$var wire 1 J$! in1 $end
$var wire 1 c#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M$! out $end
$var wire 1 K$! in1 $end
$var wire 1 K$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L$! out $end
$var wire 1 T#! in1 $end
$var wire 1 e#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N$! out $end
$var wire 1 L$! in1 $end
$var wire 1 L$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O$! out $end
$var wire 1 M$! in1 $end
$var wire 1 N$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /- out $end
$var wire 1 O$! in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_0 $end
$var wire 1 w+ Out [3] $end
$var wire 1 x+ Out [2] $end
$var wire 1 y+ Out [1] $end
$var wire 1 z+ Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 9, InpA [3] $end
$var wire 1 :, InpA [2] $end
$var wire 1 ;, InpA [1] $end
$var wire 1 <, InpA [0] $end
$var wire 1 I, InpB [3] $end
$var wire 1 J, InpB [2] $end
$var wire 1 K, InpB [1] $end
$var wire 1 L, InpB [0] $end
$var wire 1 Y, InpC [3] $end
$var wire 1 Z, InpC [2] $end
$var wire 1 [, InpC [1] $end
$var wire 1 \, InpC [0] $end
$var wire 1 i, InpD [3] $end
$var wire 1 j, InpD [2] $end
$var wire 1 k, InpD [1] $end
$var wire 1 l, InpD [0] $end
$var wire 1 P$! stage1_1_bit0 $end
$var wire 1 Q$! stage1_2_bit0 $end
$var wire 1 R$! stage1_1_bit1 $end
$var wire 1 S$! stage1_2_bit1 $end
$var wire 1 T$! stage1_1_bit2 $end
$var wire 1 U$! stage1_2_bit2 $end
$var wire 1 V$! stage1_1_bit3 $end
$var wire 1 W$! stage1_2_bit4 $end
$var wire 1 X$! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 P$! Out $end
$var wire 1 6" S $end
$var wire 1 <, InpA $end
$var wire 1 L, InpB $end
$var wire 1 Y$! notS $end
$var wire 1 Z$! nand1 $end
$var wire 1 [$! nand2 $end
$var wire 1 \$! inputA $end
$var wire 1 ]$! inputB $end
$var wire 1 ^$! final_not $end

$scope module S_not $end
$var wire 1 Y$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z$! out $end
$var wire 1 Y$! in1 $end
$var wire 1 <, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \$! out $end
$var wire 1 Z$! in1 $end
$var wire 1 Z$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [$! out $end
$var wire 1 6" in1 $end
$var wire 1 L, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]$! out $end
$var wire 1 [$! in1 $end
$var wire 1 [$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^$! out $end
$var wire 1 \$! in1 $end
$var wire 1 ]$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P$! out $end
$var wire 1 ^$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 R$! Out $end
$var wire 1 6" S $end
$var wire 1 ;, InpA $end
$var wire 1 K, InpB $end
$var wire 1 _$! notS $end
$var wire 1 `$! nand1 $end
$var wire 1 a$! nand2 $end
$var wire 1 b$! inputA $end
$var wire 1 c$! inputB $end
$var wire 1 d$! final_not $end

$scope module S_not $end
$var wire 1 _$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `$! out $end
$var wire 1 _$! in1 $end
$var wire 1 ;, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b$! out $end
$var wire 1 `$! in1 $end
$var wire 1 `$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a$! out $end
$var wire 1 6" in1 $end
$var wire 1 K, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c$! out $end
$var wire 1 a$! in1 $end
$var wire 1 a$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d$! out $end
$var wire 1 b$! in1 $end
$var wire 1 c$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R$! out $end
$var wire 1 d$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 T$! Out $end
$var wire 1 6" S $end
$var wire 1 :, InpA $end
$var wire 1 J, InpB $end
$var wire 1 e$! notS $end
$var wire 1 f$! nand1 $end
$var wire 1 g$! nand2 $end
$var wire 1 h$! inputA $end
$var wire 1 i$! inputB $end
$var wire 1 j$! final_not $end

$scope module S_not $end
$var wire 1 e$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f$! out $end
$var wire 1 e$! in1 $end
$var wire 1 :, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h$! out $end
$var wire 1 f$! in1 $end
$var wire 1 f$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g$! out $end
$var wire 1 6" in1 $end
$var wire 1 J, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i$! out $end
$var wire 1 g$! in1 $end
$var wire 1 g$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j$! out $end
$var wire 1 h$! in1 $end
$var wire 1 i$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T$! out $end
$var wire 1 j$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 V$! Out $end
$var wire 1 6" S $end
$var wire 1 9, InpA $end
$var wire 1 I, InpB $end
$var wire 1 k$! notS $end
$var wire 1 l$! nand1 $end
$var wire 1 m$! nand2 $end
$var wire 1 n$! inputA $end
$var wire 1 o$! inputB $end
$var wire 1 p$! final_not $end

$scope module S_not $end
$var wire 1 k$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l$! out $end
$var wire 1 k$! in1 $end
$var wire 1 9, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n$! out $end
$var wire 1 l$! in1 $end
$var wire 1 l$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m$! out $end
$var wire 1 6" in1 $end
$var wire 1 I, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o$! out $end
$var wire 1 m$! in1 $end
$var wire 1 m$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p$! out $end
$var wire 1 n$! in1 $end
$var wire 1 o$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V$! out $end
$var wire 1 p$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Q$! Out $end
$var wire 1 6" S $end
$var wire 1 \, InpA $end
$var wire 1 l, InpB $end
$var wire 1 q$! notS $end
$var wire 1 r$! nand1 $end
$var wire 1 s$! nand2 $end
$var wire 1 t$! inputA $end
$var wire 1 u$! inputB $end
$var wire 1 v$! final_not $end

$scope module S_not $end
$var wire 1 q$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r$! out $end
$var wire 1 q$! in1 $end
$var wire 1 \, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t$! out $end
$var wire 1 r$! in1 $end
$var wire 1 r$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s$! out $end
$var wire 1 6" in1 $end
$var wire 1 l, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u$! out $end
$var wire 1 s$! in1 $end
$var wire 1 s$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v$! out $end
$var wire 1 t$! in1 $end
$var wire 1 u$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q$! out $end
$var wire 1 v$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 S$! Out $end
$var wire 1 6" S $end
$var wire 1 [, InpA $end
$var wire 1 k, InpB $end
$var wire 1 w$! notS $end
$var wire 1 x$! nand1 $end
$var wire 1 y$! nand2 $end
$var wire 1 z$! inputA $end
$var wire 1 {$! inputB $end
$var wire 1 |$! final_not $end

$scope module S_not $end
$var wire 1 w$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x$! out $end
$var wire 1 w$! in1 $end
$var wire 1 [, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z$! out $end
$var wire 1 x$! in1 $end
$var wire 1 x$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y$! out $end
$var wire 1 6" in1 $end
$var wire 1 k, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {$! out $end
$var wire 1 y$! in1 $end
$var wire 1 y$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |$! out $end
$var wire 1 z$! in1 $end
$var wire 1 {$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S$! out $end
$var wire 1 |$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 U$! Out $end
$var wire 1 6" S $end
$var wire 1 Z, InpA $end
$var wire 1 j, InpB $end
$var wire 1 }$! notS $end
$var wire 1 ~$! nand1 $end
$var wire 1 !%! nand2 $end
$var wire 1 "%! inputA $end
$var wire 1 #%! inputB $end
$var wire 1 $%! final_not $end

$scope module S_not $end
$var wire 1 }$! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~$! out $end
$var wire 1 }$! in1 $end
$var wire 1 Z, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "%! out $end
$var wire 1 ~$! in1 $end
$var wire 1 ~$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !%! out $end
$var wire 1 6" in1 $end
$var wire 1 j, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #%! out $end
$var wire 1 !%! in1 $end
$var wire 1 !%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $%! out $end
$var wire 1 "%! in1 $end
$var wire 1 #%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U$! out $end
$var wire 1 $%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 X$! Out $end
$var wire 1 6" S $end
$var wire 1 Y, InpA $end
$var wire 1 i, InpB $end
$var wire 1 %%! notS $end
$var wire 1 &%! nand1 $end
$var wire 1 '%! nand2 $end
$var wire 1 (%! inputA $end
$var wire 1 )%! inputB $end
$var wire 1 *%! final_not $end

$scope module S_not $end
$var wire 1 %%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &%! out $end
$var wire 1 %%! in1 $end
$var wire 1 Y, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (%! out $end
$var wire 1 &%! in1 $end
$var wire 1 &%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '%! out $end
$var wire 1 6" in1 $end
$var wire 1 i, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )%! out $end
$var wire 1 '%! in1 $end
$var wire 1 '%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *%! out $end
$var wire 1 (%! in1 $end
$var wire 1 )%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X$! out $end
$var wire 1 *%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 z+ Out $end
$var wire 1 5" S $end
$var wire 1 P$! InpA $end
$var wire 1 Q$! InpB $end
$var wire 1 +%! notS $end
$var wire 1 ,%! nand1 $end
$var wire 1 -%! nand2 $end
$var wire 1 .%! inputA $end
$var wire 1 /%! inputB $end
$var wire 1 0%! final_not $end

$scope module S_not $end
$var wire 1 +%! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,%! out $end
$var wire 1 +%! in1 $end
$var wire 1 P$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .%! out $end
$var wire 1 ,%! in1 $end
$var wire 1 ,%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -%! out $end
$var wire 1 5" in1 $end
$var wire 1 Q$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /%! out $end
$var wire 1 -%! in1 $end
$var wire 1 -%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0%! out $end
$var wire 1 .%! in1 $end
$var wire 1 /%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z+ out $end
$var wire 1 0%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 y+ Out $end
$var wire 1 5" S $end
$var wire 1 R$! InpA $end
$var wire 1 S$! InpB $end
$var wire 1 1%! notS $end
$var wire 1 2%! nand1 $end
$var wire 1 3%! nand2 $end
$var wire 1 4%! inputA $end
$var wire 1 5%! inputB $end
$var wire 1 6%! final_not $end

$scope module S_not $end
$var wire 1 1%! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2%! out $end
$var wire 1 1%! in1 $end
$var wire 1 R$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4%! out $end
$var wire 1 2%! in1 $end
$var wire 1 2%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3%! out $end
$var wire 1 5" in1 $end
$var wire 1 S$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5%! out $end
$var wire 1 3%! in1 $end
$var wire 1 3%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6%! out $end
$var wire 1 4%! in1 $end
$var wire 1 5%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y+ out $end
$var wire 1 6%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 x+ Out $end
$var wire 1 5" S $end
$var wire 1 T$! InpA $end
$var wire 1 U$! InpB $end
$var wire 1 7%! notS $end
$var wire 1 8%! nand1 $end
$var wire 1 9%! nand2 $end
$var wire 1 :%! inputA $end
$var wire 1 ;%! inputB $end
$var wire 1 <%! final_not $end

$scope module S_not $end
$var wire 1 7%! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8%! out $end
$var wire 1 7%! in1 $end
$var wire 1 T$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :%! out $end
$var wire 1 8%! in1 $end
$var wire 1 8%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9%! out $end
$var wire 1 5" in1 $end
$var wire 1 U$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;%! out $end
$var wire 1 9%! in1 $end
$var wire 1 9%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <%! out $end
$var wire 1 :%! in1 $end
$var wire 1 ;%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x+ out $end
$var wire 1 <%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 w+ Out $end
$var wire 1 5" S $end
$var wire 1 V$! InpA $end
$var wire 1 X$! InpB $end
$var wire 1 =%! notS $end
$var wire 1 >%! nand1 $end
$var wire 1 ?%! nand2 $end
$var wire 1 @%! inputA $end
$var wire 1 A%! inputB $end
$var wire 1 B%! final_not $end

$scope module S_not $end
$var wire 1 =%! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >%! out $end
$var wire 1 =%! in1 $end
$var wire 1 V$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @%! out $end
$var wire 1 >%! in1 $end
$var wire 1 >%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?%! out $end
$var wire 1 5" in1 $end
$var wire 1 X$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A%! out $end
$var wire 1 ?%! in1 $end
$var wire 1 ?%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B%! out $end
$var wire 1 @%! in1 $end
$var wire 1 A%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w+ out $end
$var wire 1 B%! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_1 $end
$var wire 1 s+ Out [3] $end
$var wire 1 t+ Out [2] $end
$var wire 1 u+ Out [1] $end
$var wire 1 v+ Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 5, InpA [3] $end
$var wire 1 6, InpA [2] $end
$var wire 1 7, InpA [1] $end
$var wire 1 8, InpA [0] $end
$var wire 1 E, InpB [3] $end
$var wire 1 F, InpB [2] $end
$var wire 1 G, InpB [1] $end
$var wire 1 H, InpB [0] $end
$var wire 1 U, InpC [3] $end
$var wire 1 V, InpC [2] $end
$var wire 1 W, InpC [1] $end
$var wire 1 X, InpC [0] $end
$var wire 1 e, InpD [3] $end
$var wire 1 f, InpD [2] $end
$var wire 1 g, InpD [1] $end
$var wire 1 h, InpD [0] $end
$var wire 1 C%! stage1_1_bit0 $end
$var wire 1 D%! stage1_2_bit0 $end
$var wire 1 E%! stage1_1_bit1 $end
$var wire 1 F%! stage1_2_bit1 $end
$var wire 1 G%! stage1_1_bit2 $end
$var wire 1 H%! stage1_2_bit2 $end
$var wire 1 I%! stage1_1_bit3 $end
$var wire 1 J%! stage1_2_bit4 $end
$var wire 1 K%! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 C%! Out $end
$var wire 1 6" S $end
$var wire 1 8, InpA $end
$var wire 1 H, InpB $end
$var wire 1 L%! notS $end
$var wire 1 M%! nand1 $end
$var wire 1 N%! nand2 $end
$var wire 1 O%! inputA $end
$var wire 1 P%! inputB $end
$var wire 1 Q%! final_not $end

$scope module S_not $end
$var wire 1 L%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M%! out $end
$var wire 1 L%! in1 $end
$var wire 1 8, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O%! out $end
$var wire 1 M%! in1 $end
$var wire 1 M%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N%! out $end
$var wire 1 6" in1 $end
$var wire 1 H, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P%! out $end
$var wire 1 N%! in1 $end
$var wire 1 N%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q%! out $end
$var wire 1 O%! in1 $end
$var wire 1 P%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C%! out $end
$var wire 1 Q%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 E%! Out $end
$var wire 1 6" S $end
$var wire 1 7, InpA $end
$var wire 1 G, InpB $end
$var wire 1 R%! notS $end
$var wire 1 S%! nand1 $end
$var wire 1 T%! nand2 $end
$var wire 1 U%! inputA $end
$var wire 1 V%! inputB $end
$var wire 1 W%! final_not $end

$scope module S_not $end
$var wire 1 R%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S%! out $end
$var wire 1 R%! in1 $end
$var wire 1 7, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U%! out $end
$var wire 1 S%! in1 $end
$var wire 1 S%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T%! out $end
$var wire 1 6" in1 $end
$var wire 1 G, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V%! out $end
$var wire 1 T%! in1 $end
$var wire 1 T%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W%! out $end
$var wire 1 U%! in1 $end
$var wire 1 V%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E%! out $end
$var wire 1 W%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 G%! Out $end
$var wire 1 6" S $end
$var wire 1 6, InpA $end
$var wire 1 F, InpB $end
$var wire 1 X%! notS $end
$var wire 1 Y%! nand1 $end
$var wire 1 Z%! nand2 $end
$var wire 1 [%! inputA $end
$var wire 1 \%! inputB $end
$var wire 1 ]%! final_not $end

$scope module S_not $end
$var wire 1 X%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y%! out $end
$var wire 1 X%! in1 $end
$var wire 1 6, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [%! out $end
$var wire 1 Y%! in1 $end
$var wire 1 Y%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z%! out $end
$var wire 1 6" in1 $end
$var wire 1 F, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \%! out $end
$var wire 1 Z%! in1 $end
$var wire 1 Z%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]%! out $end
$var wire 1 [%! in1 $end
$var wire 1 \%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G%! out $end
$var wire 1 ]%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 I%! Out $end
$var wire 1 6" S $end
$var wire 1 5, InpA $end
$var wire 1 E, InpB $end
$var wire 1 ^%! notS $end
$var wire 1 _%! nand1 $end
$var wire 1 `%! nand2 $end
$var wire 1 a%! inputA $end
$var wire 1 b%! inputB $end
$var wire 1 c%! final_not $end

$scope module S_not $end
$var wire 1 ^%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _%! out $end
$var wire 1 ^%! in1 $end
$var wire 1 5, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a%! out $end
$var wire 1 _%! in1 $end
$var wire 1 _%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `%! out $end
$var wire 1 6" in1 $end
$var wire 1 E, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b%! out $end
$var wire 1 `%! in1 $end
$var wire 1 `%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c%! out $end
$var wire 1 a%! in1 $end
$var wire 1 b%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I%! out $end
$var wire 1 c%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 D%! Out $end
$var wire 1 6" S $end
$var wire 1 X, InpA $end
$var wire 1 h, InpB $end
$var wire 1 d%! notS $end
$var wire 1 e%! nand1 $end
$var wire 1 f%! nand2 $end
$var wire 1 g%! inputA $end
$var wire 1 h%! inputB $end
$var wire 1 i%! final_not $end

$scope module S_not $end
$var wire 1 d%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e%! out $end
$var wire 1 d%! in1 $end
$var wire 1 X, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g%! out $end
$var wire 1 e%! in1 $end
$var wire 1 e%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f%! out $end
$var wire 1 6" in1 $end
$var wire 1 h, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h%! out $end
$var wire 1 f%! in1 $end
$var wire 1 f%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i%! out $end
$var wire 1 g%! in1 $end
$var wire 1 h%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D%! out $end
$var wire 1 i%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 F%! Out $end
$var wire 1 6" S $end
$var wire 1 W, InpA $end
$var wire 1 g, InpB $end
$var wire 1 j%! notS $end
$var wire 1 k%! nand1 $end
$var wire 1 l%! nand2 $end
$var wire 1 m%! inputA $end
$var wire 1 n%! inputB $end
$var wire 1 o%! final_not $end

$scope module S_not $end
$var wire 1 j%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k%! out $end
$var wire 1 j%! in1 $end
$var wire 1 W, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m%! out $end
$var wire 1 k%! in1 $end
$var wire 1 k%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l%! out $end
$var wire 1 6" in1 $end
$var wire 1 g, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n%! out $end
$var wire 1 l%! in1 $end
$var wire 1 l%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o%! out $end
$var wire 1 m%! in1 $end
$var wire 1 n%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F%! out $end
$var wire 1 o%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 H%! Out $end
$var wire 1 6" S $end
$var wire 1 V, InpA $end
$var wire 1 f, InpB $end
$var wire 1 p%! notS $end
$var wire 1 q%! nand1 $end
$var wire 1 r%! nand2 $end
$var wire 1 s%! inputA $end
$var wire 1 t%! inputB $end
$var wire 1 u%! final_not $end

$scope module S_not $end
$var wire 1 p%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q%! out $end
$var wire 1 p%! in1 $end
$var wire 1 V, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s%! out $end
$var wire 1 q%! in1 $end
$var wire 1 q%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r%! out $end
$var wire 1 6" in1 $end
$var wire 1 f, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t%! out $end
$var wire 1 r%! in1 $end
$var wire 1 r%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u%! out $end
$var wire 1 s%! in1 $end
$var wire 1 t%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H%! out $end
$var wire 1 u%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 K%! Out $end
$var wire 1 6" S $end
$var wire 1 U, InpA $end
$var wire 1 e, InpB $end
$var wire 1 v%! notS $end
$var wire 1 w%! nand1 $end
$var wire 1 x%! nand2 $end
$var wire 1 y%! inputA $end
$var wire 1 z%! inputB $end
$var wire 1 {%! final_not $end

$scope module S_not $end
$var wire 1 v%! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w%! out $end
$var wire 1 v%! in1 $end
$var wire 1 U, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y%! out $end
$var wire 1 w%! in1 $end
$var wire 1 w%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x%! out $end
$var wire 1 6" in1 $end
$var wire 1 e, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z%! out $end
$var wire 1 x%! in1 $end
$var wire 1 x%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {%! out $end
$var wire 1 y%! in1 $end
$var wire 1 z%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K%! out $end
$var wire 1 {%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 v+ Out $end
$var wire 1 5" S $end
$var wire 1 C%! InpA $end
$var wire 1 D%! InpB $end
$var wire 1 |%! notS $end
$var wire 1 }%! nand1 $end
$var wire 1 ~%! nand2 $end
$var wire 1 !&! inputA $end
$var wire 1 "&! inputB $end
$var wire 1 #&! final_not $end

$scope module S_not $end
$var wire 1 |%! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }%! out $end
$var wire 1 |%! in1 $end
$var wire 1 C%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !&! out $end
$var wire 1 }%! in1 $end
$var wire 1 }%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~%! out $end
$var wire 1 5" in1 $end
$var wire 1 D%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "&! out $end
$var wire 1 ~%! in1 $end
$var wire 1 ~%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #&! out $end
$var wire 1 !&! in1 $end
$var wire 1 "&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v+ out $end
$var wire 1 #&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 u+ Out $end
$var wire 1 5" S $end
$var wire 1 E%! InpA $end
$var wire 1 F%! InpB $end
$var wire 1 $&! notS $end
$var wire 1 %&! nand1 $end
$var wire 1 &&! nand2 $end
$var wire 1 '&! inputA $end
$var wire 1 (&! inputB $end
$var wire 1 )&! final_not $end

$scope module S_not $end
$var wire 1 $&! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %&! out $end
$var wire 1 $&! in1 $end
$var wire 1 E%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '&! out $end
$var wire 1 %&! in1 $end
$var wire 1 %&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &&! out $end
$var wire 1 5" in1 $end
$var wire 1 F%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (&! out $end
$var wire 1 &&! in1 $end
$var wire 1 &&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )&! out $end
$var wire 1 '&! in1 $end
$var wire 1 (&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u+ out $end
$var wire 1 )&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 t+ Out $end
$var wire 1 5" S $end
$var wire 1 G%! InpA $end
$var wire 1 H%! InpB $end
$var wire 1 *&! notS $end
$var wire 1 +&! nand1 $end
$var wire 1 ,&! nand2 $end
$var wire 1 -&! inputA $end
$var wire 1 .&! inputB $end
$var wire 1 /&! final_not $end

$scope module S_not $end
$var wire 1 *&! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +&! out $end
$var wire 1 *&! in1 $end
$var wire 1 G%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -&! out $end
$var wire 1 +&! in1 $end
$var wire 1 +&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,&! out $end
$var wire 1 5" in1 $end
$var wire 1 H%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .&! out $end
$var wire 1 ,&! in1 $end
$var wire 1 ,&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /&! out $end
$var wire 1 -&! in1 $end
$var wire 1 .&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t+ out $end
$var wire 1 /&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 s+ Out $end
$var wire 1 5" S $end
$var wire 1 I%! InpA $end
$var wire 1 K%! InpB $end
$var wire 1 0&! notS $end
$var wire 1 1&! nand1 $end
$var wire 1 2&! nand2 $end
$var wire 1 3&! inputA $end
$var wire 1 4&! inputB $end
$var wire 1 5&! final_not $end

$scope module S_not $end
$var wire 1 0&! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1&! out $end
$var wire 1 0&! in1 $end
$var wire 1 I%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3&! out $end
$var wire 1 1&! in1 $end
$var wire 1 1&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2&! out $end
$var wire 1 5" in1 $end
$var wire 1 K%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4&! out $end
$var wire 1 2&! in1 $end
$var wire 1 2&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5&! out $end
$var wire 1 3&! in1 $end
$var wire 1 4&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s+ out $end
$var wire 1 5&! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_2 $end
$var wire 1 o+ Out [3] $end
$var wire 1 p+ Out [2] $end
$var wire 1 q+ Out [1] $end
$var wire 1 r+ Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 1, InpA [3] $end
$var wire 1 2, InpA [2] $end
$var wire 1 3, InpA [1] $end
$var wire 1 4, InpA [0] $end
$var wire 1 A, InpB [3] $end
$var wire 1 B, InpB [2] $end
$var wire 1 C, InpB [1] $end
$var wire 1 D, InpB [0] $end
$var wire 1 Q, InpC [3] $end
$var wire 1 R, InpC [2] $end
$var wire 1 S, InpC [1] $end
$var wire 1 T, InpC [0] $end
$var wire 1 a, InpD [3] $end
$var wire 1 b, InpD [2] $end
$var wire 1 c, InpD [1] $end
$var wire 1 d, InpD [0] $end
$var wire 1 6&! stage1_1_bit0 $end
$var wire 1 7&! stage1_2_bit0 $end
$var wire 1 8&! stage1_1_bit1 $end
$var wire 1 9&! stage1_2_bit1 $end
$var wire 1 :&! stage1_1_bit2 $end
$var wire 1 ;&! stage1_2_bit2 $end
$var wire 1 <&! stage1_1_bit3 $end
$var wire 1 =&! stage1_2_bit4 $end
$var wire 1 >&! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 6&! Out $end
$var wire 1 6" S $end
$var wire 1 4, InpA $end
$var wire 1 D, InpB $end
$var wire 1 ?&! notS $end
$var wire 1 @&! nand1 $end
$var wire 1 A&! nand2 $end
$var wire 1 B&! inputA $end
$var wire 1 C&! inputB $end
$var wire 1 D&! final_not $end

$scope module S_not $end
$var wire 1 ?&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @&! out $end
$var wire 1 ?&! in1 $end
$var wire 1 4, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B&! out $end
$var wire 1 @&! in1 $end
$var wire 1 @&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A&! out $end
$var wire 1 6" in1 $end
$var wire 1 D, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C&! out $end
$var wire 1 A&! in1 $end
$var wire 1 A&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D&! out $end
$var wire 1 B&! in1 $end
$var wire 1 C&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6&! out $end
$var wire 1 D&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 8&! Out $end
$var wire 1 6" S $end
$var wire 1 3, InpA $end
$var wire 1 C, InpB $end
$var wire 1 E&! notS $end
$var wire 1 F&! nand1 $end
$var wire 1 G&! nand2 $end
$var wire 1 H&! inputA $end
$var wire 1 I&! inputB $end
$var wire 1 J&! final_not $end

$scope module S_not $end
$var wire 1 E&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F&! out $end
$var wire 1 E&! in1 $end
$var wire 1 3, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H&! out $end
$var wire 1 F&! in1 $end
$var wire 1 F&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G&! out $end
$var wire 1 6" in1 $end
$var wire 1 C, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I&! out $end
$var wire 1 G&! in1 $end
$var wire 1 G&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J&! out $end
$var wire 1 H&! in1 $end
$var wire 1 I&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8&! out $end
$var wire 1 J&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 :&! Out $end
$var wire 1 6" S $end
$var wire 1 2, InpA $end
$var wire 1 B, InpB $end
$var wire 1 K&! notS $end
$var wire 1 L&! nand1 $end
$var wire 1 M&! nand2 $end
$var wire 1 N&! inputA $end
$var wire 1 O&! inputB $end
$var wire 1 P&! final_not $end

$scope module S_not $end
$var wire 1 K&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L&! out $end
$var wire 1 K&! in1 $end
$var wire 1 2, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N&! out $end
$var wire 1 L&! in1 $end
$var wire 1 L&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M&! out $end
$var wire 1 6" in1 $end
$var wire 1 B, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O&! out $end
$var wire 1 M&! in1 $end
$var wire 1 M&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P&! out $end
$var wire 1 N&! in1 $end
$var wire 1 O&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :&! out $end
$var wire 1 P&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 <&! Out $end
$var wire 1 6" S $end
$var wire 1 1, InpA $end
$var wire 1 A, InpB $end
$var wire 1 Q&! notS $end
$var wire 1 R&! nand1 $end
$var wire 1 S&! nand2 $end
$var wire 1 T&! inputA $end
$var wire 1 U&! inputB $end
$var wire 1 V&! final_not $end

$scope module S_not $end
$var wire 1 Q&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R&! out $end
$var wire 1 Q&! in1 $end
$var wire 1 1, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T&! out $end
$var wire 1 R&! in1 $end
$var wire 1 R&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S&! out $end
$var wire 1 6" in1 $end
$var wire 1 A, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U&! out $end
$var wire 1 S&! in1 $end
$var wire 1 S&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V&! out $end
$var wire 1 T&! in1 $end
$var wire 1 U&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <&! out $end
$var wire 1 V&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 7&! Out $end
$var wire 1 6" S $end
$var wire 1 T, InpA $end
$var wire 1 d, InpB $end
$var wire 1 W&! notS $end
$var wire 1 X&! nand1 $end
$var wire 1 Y&! nand2 $end
$var wire 1 Z&! inputA $end
$var wire 1 [&! inputB $end
$var wire 1 \&! final_not $end

$scope module S_not $end
$var wire 1 W&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X&! out $end
$var wire 1 W&! in1 $end
$var wire 1 T, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z&! out $end
$var wire 1 X&! in1 $end
$var wire 1 X&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y&! out $end
$var wire 1 6" in1 $end
$var wire 1 d, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [&! out $end
$var wire 1 Y&! in1 $end
$var wire 1 Y&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \&! out $end
$var wire 1 Z&! in1 $end
$var wire 1 [&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7&! out $end
$var wire 1 \&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 9&! Out $end
$var wire 1 6" S $end
$var wire 1 S, InpA $end
$var wire 1 c, InpB $end
$var wire 1 ]&! notS $end
$var wire 1 ^&! nand1 $end
$var wire 1 _&! nand2 $end
$var wire 1 `&! inputA $end
$var wire 1 a&! inputB $end
$var wire 1 b&! final_not $end

$scope module S_not $end
$var wire 1 ]&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^&! out $end
$var wire 1 ]&! in1 $end
$var wire 1 S, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `&! out $end
$var wire 1 ^&! in1 $end
$var wire 1 ^&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _&! out $end
$var wire 1 6" in1 $end
$var wire 1 c, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a&! out $end
$var wire 1 _&! in1 $end
$var wire 1 _&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b&! out $end
$var wire 1 `&! in1 $end
$var wire 1 a&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9&! out $end
$var wire 1 b&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ;&! Out $end
$var wire 1 6" S $end
$var wire 1 R, InpA $end
$var wire 1 b, InpB $end
$var wire 1 c&! notS $end
$var wire 1 d&! nand1 $end
$var wire 1 e&! nand2 $end
$var wire 1 f&! inputA $end
$var wire 1 g&! inputB $end
$var wire 1 h&! final_not $end

$scope module S_not $end
$var wire 1 c&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d&! out $end
$var wire 1 c&! in1 $end
$var wire 1 R, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f&! out $end
$var wire 1 d&! in1 $end
$var wire 1 d&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e&! out $end
$var wire 1 6" in1 $end
$var wire 1 b, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g&! out $end
$var wire 1 e&! in1 $end
$var wire 1 e&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h&! out $end
$var wire 1 f&! in1 $end
$var wire 1 g&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;&! out $end
$var wire 1 h&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 >&! Out $end
$var wire 1 6" S $end
$var wire 1 Q, InpA $end
$var wire 1 a, InpB $end
$var wire 1 i&! notS $end
$var wire 1 j&! nand1 $end
$var wire 1 k&! nand2 $end
$var wire 1 l&! inputA $end
$var wire 1 m&! inputB $end
$var wire 1 n&! final_not $end

$scope module S_not $end
$var wire 1 i&! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j&! out $end
$var wire 1 i&! in1 $end
$var wire 1 Q, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l&! out $end
$var wire 1 j&! in1 $end
$var wire 1 j&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k&! out $end
$var wire 1 6" in1 $end
$var wire 1 a, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m&! out $end
$var wire 1 k&! in1 $end
$var wire 1 k&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n&! out $end
$var wire 1 l&! in1 $end
$var wire 1 m&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >&! out $end
$var wire 1 n&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 r+ Out $end
$var wire 1 5" S $end
$var wire 1 6&! InpA $end
$var wire 1 7&! InpB $end
$var wire 1 o&! notS $end
$var wire 1 p&! nand1 $end
$var wire 1 q&! nand2 $end
$var wire 1 r&! inputA $end
$var wire 1 s&! inputB $end
$var wire 1 t&! final_not $end

$scope module S_not $end
$var wire 1 o&! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p&! out $end
$var wire 1 o&! in1 $end
$var wire 1 6&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r&! out $end
$var wire 1 p&! in1 $end
$var wire 1 p&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q&! out $end
$var wire 1 5" in1 $end
$var wire 1 7&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s&! out $end
$var wire 1 q&! in1 $end
$var wire 1 q&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t&! out $end
$var wire 1 r&! in1 $end
$var wire 1 s&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r+ out $end
$var wire 1 t&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 q+ Out $end
$var wire 1 5" S $end
$var wire 1 8&! InpA $end
$var wire 1 9&! InpB $end
$var wire 1 u&! notS $end
$var wire 1 v&! nand1 $end
$var wire 1 w&! nand2 $end
$var wire 1 x&! inputA $end
$var wire 1 y&! inputB $end
$var wire 1 z&! final_not $end

$scope module S_not $end
$var wire 1 u&! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v&! out $end
$var wire 1 u&! in1 $end
$var wire 1 8&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x&! out $end
$var wire 1 v&! in1 $end
$var wire 1 v&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w&! out $end
$var wire 1 5" in1 $end
$var wire 1 9&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y&! out $end
$var wire 1 w&! in1 $end
$var wire 1 w&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z&! out $end
$var wire 1 x&! in1 $end
$var wire 1 y&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q+ out $end
$var wire 1 z&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 p+ Out $end
$var wire 1 5" S $end
$var wire 1 :&! InpA $end
$var wire 1 ;&! InpB $end
$var wire 1 {&! notS $end
$var wire 1 |&! nand1 $end
$var wire 1 }&! nand2 $end
$var wire 1 ~&! inputA $end
$var wire 1 !'! inputB $end
$var wire 1 "'! final_not $end

$scope module S_not $end
$var wire 1 {&! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |&! out $end
$var wire 1 {&! in1 $end
$var wire 1 :&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~&! out $end
$var wire 1 |&! in1 $end
$var wire 1 |&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }&! out $end
$var wire 1 5" in1 $end
$var wire 1 ;&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !'! out $end
$var wire 1 }&! in1 $end
$var wire 1 }&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "'! out $end
$var wire 1 ~&! in1 $end
$var wire 1 !'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p+ out $end
$var wire 1 "'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 o+ Out $end
$var wire 1 5" S $end
$var wire 1 <&! InpA $end
$var wire 1 >&! InpB $end
$var wire 1 #'! notS $end
$var wire 1 $'! nand1 $end
$var wire 1 %'! nand2 $end
$var wire 1 &'! inputA $end
$var wire 1 ''! inputB $end
$var wire 1 ('! final_not $end

$scope module S_not $end
$var wire 1 #'! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $'! out $end
$var wire 1 #'! in1 $end
$var wire 1 <&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &'! out $end
$var wire 1 $'! in1 $end
$var wire 1 $'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %'! out $end
$var wire 1 5" in1 $end
$var wire 1 >&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ''! out $end
$var wire 1 %'! in1 $end
$var wire 1 %'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ('! out $end
$var wire 1 &'! in1 $end
$var wire 1 ''! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o+ out $end
$var wire 1 ('! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_3 $end
$var wire 1 k+ Out [3] $end
$var wire 1 l+ Out [2] $end
$var wire 1 m+ Out [1] $end
$var wire 1 n+ Out [0] $end
$var wire 1 5" S [1] $end
$var wire 1 6" S [0] $end
$var wire 1 -, InpA [3] $end
$var wire 1 ., InpA [2] $end
$var wire 1 /, InpA [1] $end
$var wire 1 0, InpA [0] $end
$var wire 1 =, InpB [3] $end
$var wire 1 >, InpB [2] $end
$var wire 1 ?, InpB [1] $end
$var wire 1 @, InpB [0] $end
$var wire 1 M, InpC [3] $end
$var wire 1 N, InpC [2] $end
$var wire 1 O, InpC [1] $end
$var wire 1 P, InpC [0] $end
$var wire 1 ], InpD [3] $end
$var wire 1 ^, InpD [2] $end
$var wire 1 _, InpD [1] $end
$var wire 1 `, InpD [0] $end
$var wire 1 )'! stage1_1_bit0 $end
$var wire 1 *'! stage1_2_bit0 $end
$var wire 1 +'! stage1_1_bit1 $end
$var wire 1 ,'! stage1_2_bit1 $end
$var wire 1 -'! stage1_1_bit2 $end
$var wire 1 .'! stage1_2_bit2 $end
$var wire 1 /'! stage1_1_bit3 $end
$var wire 1 0'! stage1_2_bit4 $end
$var wire 1 1'! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 )'! Out $end
$var wire 1 6" S $end
$var wire 1 0, InpA $end
$var wire 1 @, InpB $end
$var wire 1 2'! notS $end
$var wire 1 3'! nand1 $end
$var wire 1 4'! nand2 $end
$var wire 1 5'! inputA $end
$var wire 1 6'! inputB $end
$var wire 1 7'! final_not $end

$scope module S_not $end
$var wire 1 2'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3'! out $end
$var wire 1 2'! in1 $end
$var wire 1 0, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5'! out $end
$var wire 1 3'! in1 $end
$var wire 1 3'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4'! out $end
$var wire 1 6" in1 $end
$var wire 1 @, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6'! out $end
$var wire 1 4'! in1 $end
$var wire 1 4'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7'! out $end
$var wire 1 5'! in1 $end
$var wire 1 6'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )'! out $end
$var wire 1 7'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 +'! Out $end
$var wire 1 6" S $end
$var wire 1 /, InpA $end
$var wire 1 ?, InpB $end
$var wire 1 8'! notS $end
$var wire 1 9'! nand1 $end
$var wire 1 :'! nand2 $end
$var wire 1 ;'! inputA $end
$var wire 1 <'! inputB $end
$var wire 1 ='! final_not $end

$scope module S_not $end
$var wire 1 8'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9'! out $end
$var wire 1 8'! in1 $end
$var wire 1 /, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;'! out $end
$var wire 1 9'! in1 $end
$var wire 1 9'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :'! out $end
$var wire 1 6" in1 $end
$var wire 1 ?, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <'! out $end
$var wire 1 :'! in1 $end
$var wire 1 :'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ='! out $end
$var wire 1 ;'! in1 $end
$var wire 1 <'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +'! out $end
$var wire 1 ='! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 -'! Out $end
$var wire 1 6" S $end
$var wire 1 ., InpA $end
$var wire 1 >, InpB $end
$var wire 1 >'! notS $end
$var wire 1 ?'! nand1 $end
$var wire 1 @'! nand2 $end
$var wire 1 A'! inputA $end
$var wire 1 B'! inputB $end
$var wire 1 C'! final_not $end

$scope module S_not $end
$var wire 1 >'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?'! out $end
$var wire 1 >'! in1 $end
$var wire 1 ., in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A'! out $end
$var wire 1 ?'! in1 $end
$var wire 1 ?'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @'! out $end
$var wire 1 6" in1 $end
$var wire 1 >, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B'! out $end
$var wire 1 @'! in1 $end
$var wire 1 @'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C'! out $end
$var wire 1 A'! in1 $end
$var wire 1 B'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -'! out $end
$var wire 1 C'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 /'! Out $end
$var wire 1 6" S $end
$var wire 1 -, InpA $end
$var wire 1 =, InpB $end
$var wire 1 D'! notS $end
$var wire 1 E'! nand1 $end
$var wire 1 F'! nand2 $end
$var wire 1 G'! inputA $end
$var wire 1 H'! inputB $end
$var wire 1 I'! final_not $end

$scope module S_not $end
$var wire 1 D'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E'! out $end
$var wire 1 D'! in1 $end
$var wire 1 -, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G'! out $end
$var wire 1 E'! in1 $end
$var wire 1 E'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F'! out $end
$var wire 1 6" in1 $end
$var wire 1 =, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H'! out $end
$var wire 1 F'! in1 $end
$var wire 1 F'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I'! out $end
$var wire 1 G'! in1 $end
$var wire 1 H'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /'! out $end
$var wire 1 I'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 *'! Out $end
$var wire 1 6" S $end
$var wire 1 P, InpA $end
$var wire 1 `, InpB $end
$var wire 1 J'! notS $end
$var wire 1 K'! nand1 $end
$var wire 1 L'! nand2 $end
$var wire 1 M'! inputA $end
$var wire 1 N'! inputB $end
$var wire 1 O'! final_not $end

$scope module S_not $end
$var wire 1 J'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K'! out $end
$var wire 1 J'! in1 $end
$var wire 1 P, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M'! out $end
$var wire 1 K'! in1 $end
$var wire 1 K'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L'! out $end
$var wire 1 6" in1 $end
$var wire 1 `, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N'! out $end
$var wire 1 L'! in1 $end
$var wire 1 L'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O'! out $end
$var wire 1 M'! in1 $end
$var wire 1 N'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *'! out $end
$var wire 1 O'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ,'! Out $end
$var wire 1 6" S $end
$var wire 1 O, InpA $end
$var wire 1 _, InpB $end
$var wire 1 P'! notS $end
$var wire 1 Q'! nand1 $end
$var wire 1 R'! nand2 $end
$var wire 1 S'! inputA $end
$var wire 1 T'! inputB $end
$var wire 1 U'! final_not $end

$scope module S_not $end
$var wire 1 P'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q'! out $end
$var wire 1 P'! in1 $end
$var wire 1 O, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S'! out $end
$var wire 1 Q'! in1 $end
$var wire 1 Q'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R'! out $end
$var wire 1 6" in1 $end
$var wire 1 _, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T'! out $end
$var wire 1 R'! in1 $end
$var wire 1 R'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U'! out $end
$var wire 1 S'! in1 $end
$var wire 1 T'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,'! out $end
$var wire 1 U'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 .'! Out $end
$var wire 1 6" S $end
$var wire 1 N, InpA $end
$var wire 1 ^, InpB $end
$var wire 1 V'! notS $end
$var wire 1 W'! nand1 $end
$var wire 1 X'! nand2 $end
$var wire 1 Y'! inputA $end
$var wire 1 Z'! inputB $end
$var wire 1 ['! final_not $end

$scope module S_not $end
$var wire 1 V'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W'! out $end
$var wire 1 V'! in1 $end
$var wire 1 N, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y'! out $end
$var wire 1 W'! in1 $end
$var wire 1 W'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X'! out $end
$var wire 1 6" in1 $end
$var wire 1 ^, in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z'! out $end
$var wire 1 X'! in1 $end
$var wire 1 X'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ['! out $end
$var wire 1 Y'! in1 $end
$var wire 1 Z'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .'! out $end
$var wire 1 ['! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 1'! Out $end
$var wire 1 6" S $end
$var wire 1 M, InpA $end
$var wire 1 ], InpB $end
$var wire 1 \'! notS $end
$var wire 1 ]'! nand1 $end
$var wire 1 ^'! nand2 $end
$var wire 1 _'! inputA $end
$var wire 1 `'! inputB $end
$var wire 1 a'! final_not $end

$scope module S_not $end
$var wire 1 \'! out $end
$var wire 1 6" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]'! out $end
$var wire 1 \'! in1 $end
$var wire 1 M, in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _'! out $end
$var wire 1 ]'! in1 $end
$var wire 1 ]'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^'! out $end
$var wire 1 6" in1 $end
$var wire 1 ], in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `'! out $end
$var wire 1 ^'! in1 $end
$var wire 1 ^'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a'! out $end
$var wire 1 _'! in1 $end
$var wire 1 `'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1'! out $end
$var wire 1 a'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 n+ Out $end
$var wire 1 5" S $end
$var wire 1 )'! InpA $end
$var wire 1 *'! InpB $end
$var wire 1 b'! notS $end
$var wire 1 c'! nand1 $end
$var wire 1 d'! nand2 $end
$var wire 1 e'! inputA $end
$var wire 1 f'! inputB $end
$var wire 1 g'! final_not $end

$scope module S_not $end
$var wire 1 b'! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c'! out $end
$var wire 1 b'! in1 $end
$var wire 1 )'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e'! out $end
$var wire 1 c'! in1 $end
$var wire 1 c'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d'! out $end
$var wire 1 5" in1 $end
$var wire 1 *'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f'! out $end
$var wire 1 d'! in1 $end
$var wire 1 d'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g'! out $end
$var wire 1 e'! in1 $end
$var wire 1 f'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n+ out $end
$var wire 1 g'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 m+ Out $end
$var wire 1 5" S $end
$var wire 1 +'! InpA $end
$var wire 1 ,'! InpB $end
$var wire 1 h'! notS $end
$var wire 1 i'! nand1 $end
$var wire 1 j'! nand2 $end
$var wire 1 k'! inputA $end
$var wire 1 l'! inputB $end
$var wire 1 m'! final_not $end

$scope module S_not $end
$var wire 1 h'! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i'! out $end
$var wire 1 h'! in1 $end
$var wire 1 +'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k'! out $end
$var wire 1 i'! in1 $end
$var wire 1 i'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j'! out $end
$var wire 1 5" in1 $end
$var wire 1 ,'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l'! out $end
$var wire 1 j'! in1 $end
$var wire 1 j'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m'! out $end
$var wire 1 k'! in1 $end
$var wire 1 l'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m+ out $end
$var wire 1 m'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 l+ Out $end
$var wire 1 5" S $end
$var wire 1 -'! InpA $end
$var wire 1 .'! InpB $end
$var wire 1 n'! notS $end
$var wire 1 o'! nand1 $end
$var wire 1 p'! nand2 $end
$var wire 1 q'! inputA $end
$var wire 1 r'! inputB $end
$var wire 1 s'! final_not $end

$scope module S_not $end
$var wire 1 n'! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o'! out $end
$var wire 1 n'! in1 $end
$var wire 1 -'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q'! out $end
$var wire 1 o'! in1 $end
$var wire 1 o'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p'! out $end
$var wire 1 5" in1 $end
$var wire 1 .'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r'! out $end
$var wire 1 p'! in1 $end
$var wire 1 p'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s'! out $end
$var wire 1 q'! in1 $end
$var wire 1 r'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l+ out $end
$var wire 1 s'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 k+ Out $end
$var wire 1 5" S $end
$var wire 1 /'! InpA $end
$var wire 1 1'! InpB $end
$var wire 1 t'! notS $end
$var wire 1 u'! nand1 $end
$var wire 1 v'! nand2 $end
$var wire 1 w'! inputA $end
$var wire 1 x'! inputB $end
$var wire 1 y'! final_not $end

$scope module S_not $end
$var wire 1 t'! out $end
$var wire 1 5" in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u'! out $end
$var wire 1 t'! in1 $end
$var wire 1 /'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w'! out $end
$var wire 1 u'! in1 $end
$var wire 1 u'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v'! out $end
$var wire 1 5" in1 $end
$var wire 1 1'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x'! out $end
$var wire 1 v'! in1 $end
$var wire 1 v'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y'! out $end
$var wire 1 w'! in1 $end
$var wire 1 x'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k+ out $end
$var wire 1 y'! in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module branchCond $end
$var wire 1 *" brchSig [2] $end
$var wire 1 +" brchSig [1] $end
$var wire 1 ," brchSig [0] $end
$var wire 1 T* sf $end
$var wire 1 Q* zf $end
$var wire 1 R* of $end
$var wire 1 S* cf $end
$var reg 1 z'! jmpSel $end
$upscope $end

$scope module pcImmAdd $end
$var parameter 32 {'! N $end
$var wire 1 v* sum [15] $end
$var wire 1 w* sum [14] $end
$var wire 1 x* sum [13] $end
$var wire 1 y* sum [12] $end
$var wire 1 z* sum [11] $end
$var wire 1 {* sum [10] $end
$var wire 1 |* sum [9] $end
$var wire 1 }* sum [8] $end
$var wire 1 ~* sum [7] $end
$var wire 1 !+ sum [6] $end
$var wire 1 "+ sum [5] $end
$var wire 1 #+ sum [4] $end
$var wire 1 $+ sum [3] $end
$var wire 1 %+ sum [2] $end
$var wire 1 &+ sum [1] $end
$var wire 1 '+ sum [0] $end
$var wire 1 |'! c_out $end
$var wire 1 }'! ofl $end
$var wire 1 V* a [15] $end
$var wire 1 W* a [14] $end
$var wire 1 X* a [13] $end
$var wire 1 Y* a [12] $end
$var wire 1 Z* a [11] $end
$var wire 1 [* a [10] $end
$var wire 1 \* a [9] $end
$var wire 1 ]* a [8] $end
$var wire 1 ^* a [7] $end
$var wire 1 _* a [6] $end
$var wire 1 `* a [5] $end
$var wire 1 a* a [4] $end
$var wire 1 b* a [3] $end
$var wire 1 c* a [2] $end
$var wire 1 d* a [1] $end
$var wire 1 e* a [0] $end
$var wire 1 f* b [15] $end
$var wire 1 g* b [14] $end
$var wire 1 h* b [13] $end
$var wire 1 i* b [12] $end
$var wire 1 j* b [11] $end
$var wire 1 k* b [10] $end
$var wire 1 l* b [9] $end
$var wire 1 m* b [8] $end
$var wire 1 n* b [7] $end
$var wire 1 o* b [6] $end
$var wire 1 p* b [5] $end
$var wire 1 q* b [4] $end
$var wire 1 r* b [3] $end
$var wire 1 s* b [2] $end
$var wire 1 t* b [1] $end
$var wire 1 u* b [0] $end
$var wire 1 ~'! c_in $end
$var wire 1 !(! sign $end
$var wire 1 "(! byte0_c $end
$var wire 1 #(! byte1_c $end
$var wire 1 $(! byte2_c $end

$scope module byte0 $end
$var parameter 32 %(! N $end
$var wire 1 $+ sum [3] $end
$var wire 1 %+ sum [2] $end
$var wire 1 &+ sum [1] $end
$var wire 1 '+ sum [0] $end
$var wire 1 "(! c_out $end
$var wire 1 b* a [3] $end
$var wire 1 c* a [2] $end
$var wire 1 d* a [1] $end
$var wire 1 e* a [0] $end
$var wire 1 r* b [3] $end
$var wire 1 s* b [2] $end
$var wire 1 t* b [1] $end
$var wire 1 u* b [0] $end
$var wire 1 ~'! c_in $end
$var wire 1 &(! bit0_c $end
$var wire 1 '(! bit1_c $end
$var wire 1 ((! bit2_c $end

$scope module bit0 $end
$var wire 1 '+ s $end
$var wire 1 &(! c_out $end
$var wire 1 e* a $end
$var wire 1 u* b $end
$var wire 1 ~'! c_in $end
$var wire 1 )(! sumXOR $end
$var wire 1 *(! AB_nand $end
$var wire 1 +(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 )(! out $end
$var wire 1 e* in1 $end
$var wire 1 u* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 '+ out $end
$var wire 1 )(! in1 $end
$var wire 1 ~'! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 *(! out $end
$var wire 1 e* in1 $end
$var wire 1 u* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 +(! out $end
$var wire 1 )(! in1 $end
$var wire 1 ~'! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 &(! out $end
$var wire 1 +(! in1 $end
$var wire 1 *(! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 &+ s $end
$var wire 1 '(! c_out $end
$var wire 1 d* a $end
$var wire 1 t* b $end
$var wire 1 &(! c_in $end
$var wire 1 ,(! sumXOR $end
$var wire 1 -(! AB_nand $end
$var wire 1 .(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ,(! out $end
$var wire 1 d* in1 $end
$var wire 1 t* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 &+ out $end
$var wire 1 ,(! in1 $end
$var wire 1 &(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 -(! out $end
$var wire 1 d* in1 $end
$var wire 1 t* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 .(! out $end
$var wire 1 ,(! in1 $end
$var wire 1 &(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 '(! out $end
$var wire 1 .(! in1 $end
$var wire 1 -(! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 %+ s $end
$var wire 1 ((! c_out $end
$var wire 1 c* a $end
$var wire 1 s* b $end
$var wire 1 '(! c_in $end
$var wire 1 /(! sumXOR $end
$var wire 1 0(! AB_nand $end
$var wire 1 1(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 /(! out $end
$var wire 1 c* in1 $end
$var wire 1 s* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 %+ out $end
$var wire 1 /(! in1 $end
$var wire 1 '(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 0(! out $end
$var wire 1 c* in1 $end
$var wire 1 s* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 1(! out $end
$var wire 1 /(! in1 $end
$var wire 1 '(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ((! out $end
$var wire 1 1(! in1 $end
$var wire 1 0(! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 $+ s $end
$var wire 1 "(! c_out $end
$var wire 1 b* a $end
$var wire 1 r* b $end
$var wire 1 ((! c_in $end
$var wire 1 2(! sumXOR $end
$var wire 1 3(! AB_nand $end
$var wire 1 4(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 2(! out $end
$var wire 1 b* in1 $end
$var wire 1 r* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 $+ out $end
$var wire 1 2(! in1 $end
$var wire 1 ((! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 3(! out $end
$var wire 1 b* in1 $end
$var wire 1 r* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 4(! out $end
$var wire 1 2(! in1 $end
$var wire 1 ((! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 "(! out $end
$var wire 1 4(! in1 $end
$var wire 1 3(! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 5(! N $end
$var wire 1 ~* sum [3] $end
$var wire 1 !+ sum [2] $end
$var wire 1 "+ sum [1] $end
$var wire 1 #+ sum [0] $end
$var wire 1 #(! c_out $end
$var wire 1 ^* a [3] $end
$var wire 1 _* a [2] $end
$var wire 1 `* a [1] $end
$var wire 1 a* a [0] $end
$var wire 1 n* b [3] $end
$var wire 1 o* b [2] $end
$var wire 1 p* b [1] $end
$var wire 1 q* b [0] $end
$var wire 1 "(! c_in $end
$var wire 1 6(! bit0_c $end
$var wire 1 7(! bit1_c $end
$var wire 1 8(! bit2_c $end

$scope module bit0 $end
$var wire 1 #+ s $end
$var wire 1 6(! c_out $end
$var wire 1 a* a $end
$var wire 1 q* b $end
$var wire 1 "(! c_in $end
$var wire 1 9(! sumXOR $end
$var wire 1 :(! AB_nand $end
$var wire 1 ;(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 9(! out $end
$var wire 1 a* in1 $end
$var wire 1 q* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 #+ out $end
$var wire 1 9(! in1 $end
$var wire 1 "(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 :(! out $end
$var wire 1 a* in1 $end
$var wire 1 q* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ;(! out $end
$var wire 1 9(! in1 $end
$var wire 1 "(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 6(! out $end
$var wire 1 ;(! in1 $end
$var wire 1 :(! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 "+ s $end
$var wire 1 7(! c_out $end
$var wire 1 `* a $end
$var wire 1 p* b $end
$var wire 1 6(! c_in $end
$var wire 1 <(! sumXOR $end
$var wire 1 =(! AB_nand $end
$var wire 1 >(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 <(! out $end
$var wire 1 `* in1 $end
$var wire 1 p* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 "+ out $end
$var wire 1 <(! in1 $end
$var wire 1 6(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 =(! out $end
$var wire 1 `* in1 $end
$var wire 1 p* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 >(! out $end
$var wire 1 <(! in1 $end
$var wire 1 6(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 7(! out $end
$var wire 1 >(! in1 $end
$var wire 1 =(! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 !+ s $end
$var wire 1 8(! c_out $end
$var wire 1 _* a $end
$var wire 1 o* b $end
$var wire 1 7(! c_in $end
$var wire 1 ?(! sumXOR $end
$var wire 1 @(! AB_nand $end
$var wire 1 A(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ?(! out $end
$var wire 1 _* in1 $end
$var wire 1 o* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 !+ out $end
$var wire 1 ?(! in1 $end
$var wire 1 7(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 @(! out $end
$var wire 1 _* in1 $end
$var wire 1 o* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 A(! out $end
$var wire 1 ?(! in1 $end
$var wire 1 7(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 8(! out $end
$var wire 1 A(! in1 $end
$var wire 1 @(! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 ~* s $end
$var wire 1 #(! c_out $end
$var wire 1 ^* a $end
$var wire 1 n* b $end
$var wire 1 8(! c_in $end
$var wire 1 B(! sumXOR $end
$var wire 1 C(! AB_nand $end
$var wire 1 D(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 B(! out $end
$var wire 1 ^* in1 $end
$var wire 1 n* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ~* out $end
$var wire 1 B(! in1 $end
$var wire 1 8(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 C(! out $end
$var wire 1 ^* in1 $end
$var wire 1 n* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 D(! out $end
$var wire 1 B(! in1 $end
$var wire 1 8(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 #(! out $end
$var wire 1 D(! in1 $end
$var wire 1 C(! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 E(! N $end
$var wire 1 z* sum [3] $end
$var wire 1 {* sum [2] $end
$var wire 1 |* sum [1] $end
$var wire 1 }* sum [0] $end
$var wire 1 $(! c_out $end
$var wire 1 Z* a [3] $end
$var wire 1 [* a [2] $end
$var wire 1 \* a [1] $end
$var wire 1 ]* a [0] $end
$var wire 1 j* b [3] $end
$var wire 1 k* b [2] $end
$var wire 1 l* b [1] $end
$var wire 1 m* b [0] $end
$var wire 1 #(! c_in $end
$var wire 1 F(! bit0_c $end
$var wire 1 G(! bit1_c $end
$var wire 1 H(! bit2_c $end

$scope module bit0 $end
$var wire 1 }* s $end
$var wire 1 F(! c_out $end
$var wire 1 ]* a $end
$var wire 1 m* b $end
$var wire 1 #(! c_in $end
$var wire 1 I(! sumXOR $end
$var wire 1 J(! AB_nand $end
$var wire 1 K(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 I(! out $end
$var wire 1 ]* in1 $end
$var wire 1 m* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 }* out $end
$var wire 1 I(! in1 $end
$var wire 1 #(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 J(! out $end
$var wire 1 ]* in1 $end
$var wire 1 m* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 K(! out $end
$var wire 1 I(! in1 $end
$var wire 1 #(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 F(! out $end
$var wire 1 K(! in1 $end
$var wire 1 J(! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 |* s $end
$var wire 1 G(! c_out $end
$var wire 1 \* a $end
$var wire 1 l* b $end
$var wire 1 F(! c_in $end
$var wire 1 L(! sumXOR $end
$var wire 1 M(! AB_nand $end
$var wire 1 N(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 L(! out $end
$var wire 1 \* in1 $end
$var wire 1 l* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 |* out $end
$var wire 1 L(! in1 $end
$var wire 1 F(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 M(! out $end
$var wire 1 \* in1 $end
$var wire 1 l* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 N(! out $end
$var wire 1 L(! in1 $end
$var wire 1 F(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 G(! out $end
$var wire 1 N(! in1 $end
$var wire 1 M(! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 {* s $end
$var wire 1 H(! c_out $end
$var wire 1 [* a $end
$var wire 1 k* b $end
$var wire 1 G(! c_in $end
$var wire 1 O(! sumXOR $end
$var wire 1 P(! AB_nand $end
$var wire 1 Q(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 O(! out $end
$var wire 1 [* in1 $end
$var wire 1 k* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 {* out $end
$var wire 1 O(! in1 $end
$var wire 1 G(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 P(! out $end
$var wire 1 [* in1 $end
$var wire 1 k* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Q(! out $end
$var wire 1 O(! in1 $end
$var wire 1 G(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 H(! out $end
$var wire 1 Q(! in1 $end
$var wire 1 P(! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 z* s $end
$var wire 1 $(! c_out $end
$var wire 1 Z* a $end
$var wire 1 j* b $end
$var wire 1 H(! c_in $end
$var wire 1 R(! sumXOR $end
$var wire 1 S(! AB_nand $end
$var wire 1 T(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 R(! out $end
$var wire 1 Z* in1 $end
$var wire 1 j* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 z* out $end
$var wire 1 R(! in1 $end
$var wire 1 H(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 S(! out $end
$var wire 1 Z* in1 $end
$var wire 1 j* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 T(! out $end
$var wire 1 R(! in1 $end
$var wire 1 H(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 $(! out $end
$var wire 1 T(! in1 $end
$var wire 1 S(! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 U(! N $end
$var wire 1 v* sum [3] $end
$var wire 1 w* sum [2] $end
$var wire 1 x* sum [1] $end
$var wire 1 y* sum [0] $end
$var wire 1 |'! c_out $end
$var wire 1 V* a [3] $end
$var wire 1 W* a [2] $end
$var wire 1 X* a [1] $end
$var wire 1 Y* a [0] $end
$var wire 1 f* b [3] $end
$var wire 1 g* b [2] $end
$var wire 1 h* b [1] $end
$var wire 1 i* b [0] $end
$var wire 1 $(! c_in $end
$var wire 1 V(! bit0_c $end
$var wire 1 W(! bit1_c $end
$var wire 1 X(! bit2_c $end

$scope module bit0 $end
$var wire 1 y* s $end
$var wire 1 V(! c_out $end
$var wire 1 Y* a $end
$var wire 1 i* b $end
$var wire 1 $(! c_in $end
$var wire 1 Y(! sumXOR $end
$var wire 1 Z(! AB_nand $end
$var wire 1 [(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Y(! out $end
$var wire 1 Y* in1 $end
$var wire 1 i* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 y* out $end
$var wire 1 Y(! in1 $end
$var wire 1 $(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Z(! out $end
$var wire 1 Y* in1 $end
$var wire 1 i* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 [(! out $end
$var wire 1 Y(! in1 $end
$var wire 1 $(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 V(! out $end
$var wire 1 [(! in1 $end
$var wire 1 Z(! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 x* s $end
$var wire 1 W(! c_out $end
$var wire 1 X* a $end
$var wire 1 h* b $end
$var wire 1 V(! c_in $end
$var wire 1 \(! sumXOR $end
$var wire 1 ](! AB_nand $end
$var wire 1 ^(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 \(! out $end
$var wire 1 X* in1 $end
$var wire 1 h* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 x* out $end
$var wire 1 \(! in1 $end
$var wire 1 V(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ](! out $end
$var wire 1 X* in1 $end
$var wire 1 h* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ^(! out $end
$var wire 1 \(! in1 $end
$var wire 1 V(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 W(! out $end
$var wire 1 ^(! in1 $end
$var wire 1 ](! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 w* s $end
$var wire 1 X(! c_out $end
$var wire 1 W* a $end
$var wire 1 g* b $end
$var wire 1 W(! c_in $end
$var wire 1 _(! sumXOR $end
$var wire 1 `(! AB_nand $end
$var wire 1 a(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 _(! out $end
$var wire 1 W* in1 $end
$var wire 1 g* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 w* out $end
$var wire 1 _(! in1 $end
$var wire 1 W(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 `(! out $end
$var wire 1 W* in1 $end
$var wire 1 g* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 a(! out $end
$var wire 1 _(! in1 $end
$var wire 1 W(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 X(! out $end
$var wire 1 a(! in1 $end
$var wire 1 `(! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 v* s $end
$var wire 1 |'! c_out $end
$var wire 1 V* a $end
$var wire 1 f* b $end
$var wire 1 X(! c_in $end
$var wire 1 b(! sumXOR $end
$var wire 1 c(! AB_nand $end
$var wire 1 d(! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 b(! out $end
$var wire 1 V* in1 $end
$var wire 1 f* in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 v* out $end
$var wire 1 b(! in1 $end
$var wire 1 X(! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 c(! out $end
$var wire 1 V* in1 $end
$var wire 1 f* in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 d(! out $end
$var wire 1 b(! in1 $end
$var wire 1 X(! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 |'! out $end
$var wire 1 d(! in1 $end
$var wire 1 c(! in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module memorySection $end
$var wire 1 y" dataAddr [15] $end
$var wire 1 z" dataAddr [14] $end
$var wire 1 {" dataAddr [13] $end
$var wire 1 |" dataAddr [12] $end
$var wire 1 }" dataAddr [11] $end
$var wire 1 ~" dataAddr [10] $end
$var wire 1 !# dataAddr [9] $end
$var wire 1 "# dataAddr [8] $end
$var wire 1 ## dataAddr [7] $end
$var wire 1 $# dataAddr [6] $end
$var wire 1 %# dataAddr [5] $end
$var wire 1 &# dataAddr [4] $end
$var wire 1 '# dataAddr [3] $end
$var wire 1 (# dataAddr [2] $end
$var wire 1 )# dataAddr [1] $end
$var wire 1 *# dataAddr [0] $end
$var wire 1 W" wrtData [15] $end
$var wire 1 X" wrtData [14] $end
$var wire 1 Y" wrtData [13] $end
$var wire 1 Z" wrtData [12] $end
$var wire 1 [" wrtData [11] $end
$var wire 1 \" wrtData [10] $end
$var wire 1 ]" wrtData [9] $end
$var wire 1 ^" wrtData [8] $end
$var wire 1 _" wrtData [7] $end
$var wire 1 `" wrtData [6] $end
$var wire 1 a" wrtData [5] $end
$var wire 1 b" wrtData [4] $end
$var wire 1 c" wrtData [3] $end
$var wire 1 d" wrtData [2] $end
$var wire 1 e" wrtData [1] $end
$var wire 1 f" wrtData [0] $end
$var wire 1 )" memWrt $end
$var wire 1 T! createDump $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var wire 1 M# readEn $end
$var wire 1 +# memOut [15] $end
$var wire 1 ,# memOut [14] $end
$var wire 1 -# memOut [13] $end
$var wire 1 .# memOut [12] $end
$var wire 1 /# memOut [11] $end
$var wire 1 0# memOut [10] $end
$var wire 1 1# memOut [9] $end
$var wire 1 2# memOut [8] $end
$var wire 1 3# memOut [7] $end
$var wire 1 4# memOut [6] $end
$var wire 1 5# memOut [5] $end
$var wire 1 6# memOut [4] $end
$var wire 1 7# memOut [3] $end
$var wire 1 8# memOut [2] $end
$var wire 1 9# memOut [1] $end
$var wire 1 :# memOut [0] $end

$scope module data_mem $end
$var wire 1 +# data_out [15] $end
$var wire 1 ,# data_out [14] $end
$var wire 1 -# data_out [13] $end
$var wire 1 .# data_out [12] $end
$var wire 1 /# data_out [11] $end
$var wire 1 0# data_out [10] $end
$var wire 1 1# data_out [9] $end
$var wire 1 2# data_out [8] $end
$var wire 1 3# data_out [7] $end
$var wire 1 4# data_out [6] $end
$var wire 1 5# data_out [5] $end
$var wire 1 6# data_out [4] $end
$var wire 1 7# data_out [3] $end
$var wire 1 8# data_out [2] $end
$var wire 1 9# data_out [1] $end
$var wire 1 :# data_out [0] $end
$var wire 1 W" data_in [15] $end
$var wire 1 X" data_in [14] $end
$var wire 1 Y" data_in [13] $end
$var wire 1 Z" data_in [12] $end
$var wire 1 [" data_in [11] $end
$var wire 1 \" data_in [10] $end
$var wire 1 ]" data_in [9] $end
$var wire 1 ^" data_in [8] $end
$var wire 1 _" data_in [7] $end
$var wire 1 `" data_in [6] $end
$var wire 1 a" data_in [5] $end
$var wire 1 b" data_in [4] $end
$var wire 1 c" data_in [3] $end
$var wire 1 d" data_in [2] $end
$var wire 1 e" data_in [1] $end
$var wire 1 f" data_in [0] $end
$var wire 1 y" addr [15] $end
$var wire 1 z" addr [14] $end
$var wire 1 {" addr [13] $end
$var wire 1 |" addr [12] $end
$var wire 1 }" addr [11] $end
$var wire 1 ~" addr [10] $end
$var wire 1 !# addr [9] $end
$var wire 1 "# addr [8] $end
$var wire 1 ## addr [7] $end
$var wire 1 $# addr [6] $end
$var wire 1 %# addr [5] $end
$var wire 1 &# addr [4] $end
$var wire 1 '# addr [3] $end
$var wire 1 (# addr [2] $end
$var wire 1 )# addr [1] $end
$var wire 1 *# addr [0] $end
$var wire 1 e(! enable $end
$var wire 1 )" wr $end
$var wire 1 T! createdump $end
$var wire 1 { clk $end
$var wire 1 } rst $end
$var reg 1 f(! loaded $end
$var reg 17 g(! largest [16:0] $end
$var integer 32 h(! mcd $end
$var integer 32 i(! i $end
$upscope $end
$upscope $end

$scope module wbSection $end
$var wire 1 0" wbDataSel [1] $end
$var wire 1 1" wbDataSel [0] $end
$var wire 1 ;# addPC [15] $end
$var wire 1 <# addPC [14] $end
$var wire 1 =# addPC [13] $end
$var wire 1 ># addPC [12] $end
$var wire 1 ?# addPC [11] $end
$var wire 1 @# addPC [10] $end
$var wire 1 A# addPC [9] $end
$var wire 1 B# addPC [8] $end
$var wire 1 C# addPC [7] $end
$var wire 1 D# addPC [6] $end
$var wire 1 E# addPC [5] $end
$var wire 1 F# addPC [4] $end
$var wire 1 G# addPC [3] $end
$var wire 1 H# addPC [2] $end
$var wire 1 I# addPC [1] $end
$var wire 1 J# addPC [0] $end
$var wire 1 +# memOut [15] $end
$var wire 1 ,# memOut [14] $end
$var wire 1 -# memOut [13] $end
$var wire 1 .# memOut [12] $end
$var wire 1 /# memOut [11] $end
$var wire 1 0# memOut [10] $end
$var wire 1 1# memOut [9] $end
$var wire 1 2# memOut [8] $end
$var wire 1 3# memOut [7] $end
$var wire 1 4# memOut [6] $end
$var wire 1 5# memOut [5] $end
$var wire 1 6# memOut [4] $end
$var wire 1 7# memOut [3] $end
$var wire 1 8# memOut [2] $end
$var wire 1 9# memOut [1] $end
$var wire 1 :# memOut [0] $end
$var wire 1 i" aluFinal [15] $end
$var wire 1 j" aluFinal [14] $end
$var wire 1 k" aluFinal [13] $end
$var wire 1 l" aluFinal [12] $end
$var wire 1 m" aluFinal [11] $end
$var wire 1 n" aluFinal [10] $end
$var wire 1 o" aluFinal [9] $end
$var wire 1 p" aluFinal [8] $end
$var wire 1 q" aluFinal [7] $end
$var wire 1 r" aluFinal [6] $end
$var wire 1 s" aluFinal [5] $end
$var wire 1 t" aluFinal [4] $end
$var wire 1 u" aluFinal [3] $end
$var wire 1 v" aluFinal [2] $end
$var wire 1 w" aluFinal [1] $end
$var wire 1 x" aluFinal [0] $end
$var wire 1 e! imm8 [15] $end
$var wire 1 f! imm8 [14] $end
$var wire 1 g! imm8 [13] $end
$var wire 1 h! imm8 [12] $end
$var wire 1 i! imm8 [11] $end
$var wire 1 j! imm8 [10] $end
$var wire 1 k! imm8 [9] $end
$var wire 1 l! imm8 [8] $end
$var wire 1 m! imm8 [7] $end
$var wire 1 n! imm8 [6] $end
$var wire 1 o! imm8 [5] $end
$var wire 1 p! imm8 [4] $end
$var wire 1 q! imm8 [3] $end
$var wire 1 r! imm8 [2] $end
$var wire 1 s! imm8 [1] $end
$var wire 1 t! imm8 [0] $end
$var wire 1 D! wbData [15] $end
$var wire 1 E! wbData [14] $end
$var wire 1 F! wbData [13] $end
$var wire 1 G! wbData [12] $end
$var wire 1 H! wbData [11] $end
$var wire 1 I! wbData [10] $end
$var wire 1 J! wbData [9] $end
$var wire 1 K! wbData [8] $end
$var wire 1 L! wbData [7] $end
$var wire 1 M! wbData [6] $end
$var wire 1 N! wbData [5] $end
$var wire 1 O! wbData [4] $end
$var wire 1 P! wbData [3] $end
$var wire 1 Q! wbData [2] $end
$var wire 1 R! wbData [1] $end
$var wire 1 S! wbData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03*
02*
01*
00*
0/*
0.*
x>*
x?*
bx @*
xA*
xB*
xC*
xD*
bx E*
xF*
xG*
xH*
xI*
bx J*
xK*
bx L*
xM*
xN*
xO*
xP*
1~
1!!
x#!
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
1@%
b0 A%
bx {%
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
0h(
0g(
0f(
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0Y)
0X)
0W)
0V)
0U)
0T)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0z)
0y)
0x)
0w)
0v)
0u)
0t)
0s)
0r)
0q)
0p)
0o)
0n)
0m)
0l)
0k)
0=*
0<*
0;*
0:*
09*
08*
07*
06*
05*
04*
xz'!
1f(!
b0 g(!
b10000 q#
b100 *$
b100 :$
b100 J$
b100 Z$
b10000 j$
b0 p%
b1 q%
b10 r%
b11 s%
b100 t%
b101 u%
b110 v%
b111 w%
b1000 x%
b1001 y%
b1010 z%
b10000 P'
b10000 q'
b10000 4(
b10000 U(
b10000 v(
b10000 9)
b10000 Z)
b10000 {)
b10000 H+
b100 I+
b10000 o-
b100 p-
b10 q-
b10000 T.
b100 U.
b10 V.
b10000 G>
b100 H>
b10 I>
b10000 IN
b100 JN
b10 KN
b10000 J^
b100 K^
b10 L^
b10000 vq
b100 {q
b100 -r
b100 =r
b100 Mr
b10000 ]r
b100 ^r
b10 _r
b10000 {'!
b100 %(!
b100 5(!
b100 E(!
b100 U(!
b0 x
b10 y
b100 z
b1 "!
bx B%
b10000000000000000 C%
bx h(!
b10000000000000000 i(!
1b1
1c1
xd1
1e1
xf1
0g1
xh1
1i1
xj1
1k1
xl1
0m1
xn1
1o1
xp1
1q1
xr1
0s1
xt1
1u1
xv1
1w1
xx1
0y1
xz1
x&2
0'2
x(2
0)2
x*2
0+2
x,2
z-2
x/2
x02
x12
x22
x32
x42
x52
x62
x72
x82
x92
x:2
x;2
x<2
x=2
x>2
x?2
x@2
xA2
xB2
xC2
xD2
xE2
xF2
xG2
1H2
1I2
0J2
0K2
1L2
xM2
1N2
1O2
0P2
0Q2
1R2
xS2
1T2
1U2
0V2
0W2
1X2
0.2
xY2
1Z2
1[2
0\2
0]2
1^2
1_2
x`2
1a2
xb2
0c2
xd2
1e2
xf2
1g2
xh2
0i2
xj2
1k2
xl2
1m2
xn2
0o2
xp2
1q2
xr2
1s2
xt2
0u2
xv2
x"3
0#3
x$3
0%3
x&3
0'3
x(3
z)3
x+3
x,3
x-3
x.3
x/3
x03
x13
x23
x33
x43
x53
x63
x73
x83
x93
x:3
x;3
x<3
x=3
x>3
x?3
x@3
xA3
xB3
xC3
1D3
1E3
0F3
0G3
1H3
xI3
1J3
1K3
0L3
0M3
1N3
xO3
1P3
1Q3
0R3
0S3
1T3
0*3
xU3
1V3
1W3
0X3
0Y3
1Z3
1[3
x\3
1]3
x^3
0_3
x`3
1a3
xb3
1c3
xd3
0e3
xf3
1g3
xh3
1i3
xj3
0k3
xl3
1m3
xn3
1o3
xp3
0q3
xr3
x|3
0}3
x~3
0!4
x"4
0#4
x$4
z%4
x'4
x(4
x)4
x*4
x+4
x,4
x-4
x.4
x/4
x04
x14
x24
x34
x44
x54
x64
x74
x84
x94
x:4
x;4
x<4
x=4
x>4
x?4
1@4
1A4
0B4
0C4
1D4
xE4
1F4
1G4
0H4
0I4
1J4
xK4
1L4
1M4
0N4
0O4
1P4
0&4
xQ4
1R4
1S4
0T4
0U4
1V4
1W4
xX4
1Y4
xZ4
0[4
x\4
1]4
x^4
1_4
x`4
0a4
xb4
1c4
xd4
1e4
xf4
0g4
xh4
1i4
xj4
1k4
xl4
0m4
xn4
xx4
0y4
xz4
0{4
x|4
0}4
x~4
z!5
x#5
x$5
x%5
x&5
x'5
x(5
x)5
x*5
x+5
x,5
x-5
x.5
x/5
x05
x15
x25
x35
x45
x55
x65
x75
x85
x95
x:5
x;5
1<5
1=5
0>5
0?5
1@5
xA5
1B5
1C5
0D5
0E5
1F5
xG5
1H5
1I5
0J5
0K5
1L5
0"5
xM5
1N5
1O5
0P5
0Q5
1R5
1S5
xT5
1U5
xV5
0W5
xX5
1Y5
xZ5
1[5
x\5
0]5
x^5
1_5
x`5
1a5
xb5
0c5
xd5
1e5
xf5
1g5
xh5
0i5
xj5
xt5
0u5
xv5
0w5
xx5
0y5
xz5
z{5
x}5
x~5
x!6
x"6
x#6
x$6
x%6
x&6
x'6
x(6
x)6
x*6
x+6
x,6
x-6
x.6
x/6
x06
x16
x26
x36
x46
x56
x66
x76
186
196
0:6
0;6
1<6
x=6
1>6
1?6
0@6
0A6
1B6
xC6
1D6
1E6
0F6
0G6
1H6
0|5
xI6
1J6
1K6
0L6
0M6
1N6
1O6
xP6
1Q6
xR6
0S6
xT6
1U6
xV6
1W6
xX6
0Y6
xZ6
1[6
x\6
1]6
x^6
0_6
x`6
1a6
xb6
1c6
xd6
0e6
xf6
xp6
0q6
xr6
0s6
xt6
0u6
xv6
zw6
xy6
xz6
x{6
x|6
x}6
x~6
x!7
x"7
x#7
x$7
x%7
x&7
x'7
x(7
x)7
x*7
x+7
x,7
x-7
x.7
x/7
x07
x17
x27
x37
147
157
067
077
187
x97
1:7
1;7
0<7
0=7
1>7
x?7
1@7
1A7
0B7
0C7
1D7
0x6
xE7
1F7
1G7
0H7
0I7
1J7
1K7
xL7
1M7
xN7
0O7
xP7
1Q7
xR7
1S7
xT7
0U7
xV7
1W7
xX7
1Y7
xZ7
0[7
x\7
1]7
x^7
1_7
x`7
0a7
xb7
xl7
0m7
xn7
0o7
xp7
0q7
xr7
zs7
xu7
xv7
xw7
xx7
xy7
xz7
x{7
x|7
x}7
x~7
x!8
x"8
x#8
x$8
x%8
x&8
x'8
x(8
x)8
x*8
x+8
x,8
x-8
x.8
x/8
108
118
028
038
148
x58
168
178
088
098
1:8
x;8
1<8
1=8
0>8
0?8
1@8
0t7
xA8
1B8
1C8
0D8
0E8
1F8
1G8
xH8
1I8
xJ8
0K8
xL8
1M8
xN8
1O8
xP8
0Q8
xR8
1S8
xT8
1U8
xV8
0W8
xX8
1Y8
xZ8
1[8
x\8
0]8
x^8
xh8
0i8
xj8
0k8
xl8
0m8
xn8
zo8
xq8
xr8
xs8
xt8
xu8
xv8
xw8
xx8
xy8
xz8
x{8
x|8
x}8
x~8
x!9
x"9
x#9
x$9
x%9
x&9
x'9
x(9
x)9
x*9
x+9
1,9
1-9
0.9
0/9
109
x19
129
139
049
059
169
x79
189
199
0:9
0;9
1<9
0p8
x=9
1>9
1?9
0@9
0A9
1B9
1C9
xD9
1E9
xF9
0G9
xH9
1I9
xJ9
1K9
xL9
0M9
xN9
1O9
xP9
1Q9
xR9
0S9
xT9
1U9
xV9
1W9
xX9
0Y9
xZ9
xd9
0e9
xf9
0g9
xh9
0i9
xj9
zk9
xm9
xn9
xo9
xp9
xq9
xr9
xs9
xt9
xu9
xv9
xw9
xx9
xy9
xz9
x{9
x|9
x}9
x~9
x!:
x":
x#:
x$:
x%:
x&:
x':
1(:
1):
0*:
0+:
1,:
x-:
1.:
1/:
00:
01:
12:
x3:
14:
15:
06:
07:
18:
0l9
x9:
1::
1;:
0<:
0=:
1>:
1?:
x@:
1A:
xB:
0C:
xD:
1E:
xF:
1G:
xH:
0I:
xJ:
1K:
xL:
1M:
xN:
0O:
xP:
1Q:
xR:
1S:
xT:
0U:
xV:
x`:
0a:
xb:
0c:
xd:
0e:
xf:
zg:
xi:
xj:
xk:
xl:
xm:
xn:
xo:
xp:
xq:
xr:
xs:
xt:
xu:
xv:
xw:
xx:
xy:
xz:
x{:
x|:
x}:
x~:
x!;
x";
x#;
1$;
1%;
0&;
0';
1(;
x);
1*;
1+;
0,;
0-;
1.;
x/;
10;
11;
02;
03;
14;
0h:
x5;
16;
17;
08;
09;
1:;
1;;
x<;
1=;
x>;
0?;
x@;
1A;
xB;
1C;
xD;
0E;
xF;
1G;
xH;
1I;
xJ;
0K;
xL;
1M;
xN;
1O;
xP;
0Q;
xR;
x\;
0];
x^;
0_;
x`;
0a;
xb;
zc;
xe;
xf;
xg;
xh;
xi;
xj;
xk;
xl;
xm;
xn;
xo;
xp;
xq;
xr;
xs;
xt;
xu;
xv;
xw;
xx;
xy;
xz;
x{;
x|;
x};
1~;
1!<
0"<
0#<
1$<
x%<
1&<
1'<
0(<
0)<
1*<
x+<
1,<
1-<
0.<
0/<
10<
0d;
x1<
12<
13<
04<
05<
16<
17<
x8<
19<
x:<
0;<
x<<
1=<
x><
1?<
x@<
0A<
xB<
1C<
xD<
1E<
xF<
0G<
xH<
1I<
xJ<
1K<
xL<
0M<
xN<
xX<
0Y<
xZ<
0[<
x\<
0]<
x^<
z_<
xa<
xb<
xc<
xd<
xe<
xf<
xg<
xh<
xi<
xj<
xk<
xl<
xm<
xn<
xo<
xp<
xq<
xr<
xs<
xt<
xu<
xv<
xw<
xx<
xy<
1z<
1{<
0|<
0}<
1~<
x!=
1"=
1#=
0$=
0%=
1&=
x'=
1(=
1)=
0*=
0+=
1,=
0`<
x-=
1.=
1/=
00=
01=
12=
13=
x4=
15=
x6=
07=
x8=
19=
x:=
1;=
x<=
0==
x>=
1?=
x@=
1A=
xB=
0C=
xD=
1E=
xF=
1G=
xH=
0I=
xJ=
xT=
0U=
xV=
0W=
xX=
0Y=
xZ=
z[=
x]=
x^=
x_=
x`=
xa=
xb=
xc=
xd=
xe=
xf=
xg=
xh=
xi=
xj=
xk=
xl=
xm=
xn=
xo=
xp=
xq=
xr=
xs=
xt=
xu=
1v=
1w=
0x=
0y=
1z=
x{=
1|=
1}=
0~=
0!>
1">
x#>
1$>
1%>
0&>
0'>
1(>
0\=
x)>
1*>
1+>
0,>
0->
1.>
1/>
x0>
11>
x2>
03>
x4>
15>
x6>
17>
x8>
09>
x:>
1;>
x<>
1=>
x>>
0?>
x@>
1A>
xB>
1C>
xD>
0E>
xF>
xY>
xX>
xW>
xV>
xU>
xT>
xS>
xR>
xQ>
xP>
xO>
xN>
xM>
xL>
xK>
xJ>
xi>
xh>
xg>
xf>
xe>
xd>
xc>
xb>
xa>
x`>
x_>
x^>
x]>
x\>
x[>
xZ>
xy>
xx>
xw>
xv>
xu>
xt>
xs>
xr>
xq>
xp>
xo>
xn>
xm>
xl>
xk>
xj>
x&?
0'?
x(?
0)?
x*?
0+?
x,?
z-?
x/?
x0?
11?
x2?
03?
x4?
x5?
x6?
x7?
x8?
x9?
x:?
x;?
x<?
x=?
x>?
x??
x@?
xA?
xB?
xC?
xD?
xE?
xF?
xG?
1H?
1I?
0J?
0K?
1L?
xM?
1N?
1O?
0P?
0Q?
1R?
xS?
1T?
1U?
0V?
0W?
1X?
0.?
xY?
1Z?
1[?
0\?
0]?
1^?
1_?
x`?
1a?
xb?
0c?
xd?
1e?
xf?
1g?
xh?
0i?
xj?
1k?
xl?
1m?
xn?
0o?
xp?
1q?
xr?
1s?
xt?
0u?
xv?
x"@
0#@
x$@
0%@
x&@
0'@
x(@
z)@
x+@
x,@
x-@
x.@
x/@
x0@
x1@
x2@
x3@
x4@
x5@
x6@
x7@
x8@
x9@
x:@
x;@
x<@
x=@
x>@
x?@
x@@
xA@
xB@
xC@
1D@
1E@
0F@
0G@
1H@
xI@
1J@
1K@
0L@
0M@
1N@
xO@
1P@
1Q@
0R@
0S@
1T@
0*@
xU@
1V@
1W@
0X@
0Y@
1Z@
1[@
x\@
1]@
x^@
0_@
x`@
1a@
xb@
1c@
xd@
0e@
xf@
1g@
xh@
1i@
xj@
0k@
xl@
1m@
xn@
1o@
xp@
0q@
xr@
x|@
0}@
x~@
0!A
x"A
0#A
x$A
z%A
x'A
x(A
x)A
x*A
x+A
x,A
x-A
x.A
x/A
x0A
x1A
x2A
x3A
x4A
x5A
x6A
x7A
x8A
x9A
x:A
x;A
x<A
x=A
x>A
x?A
1@A
1AA
0BA
0CA
1DA
xEA
1FA
1GA
0HA
0IA
1JA
xKA
1LA
1MA
0NA
0OA
1PA
0&A
xQA
1RA
1SA
0TA
0UA
1VA
1WA
xXA
1YA
xZA
0[A
x\A
1]A
x^A
1_A
x`A
0aA
xbA
1cA
xdA
1eA
xfA
0gA
xhA
1iA
xjA
1kA
xlA
0mA
xnA
xxA
0yA
xzA
0{A
x|A
0}A
x~A
z!B
x#B
x$B
x%B
x&B
x'B
x(B
x)B
x*B
x+B
x,B
x-B
x.B
x/B
x0B
x1B
x2B
x3B
x4B
x5B
x6B
x7B
x8B
x9B
x:B
x;B
1<B
1=B
0>B
0?B
1@B
xAB
1BB
1CB
0DB
0EB
1FB
xGB
1HB
1IB
0JB
0KB
1LB
0"B
xMB
1NB
1OB
0PB
0QB
1RB
1SB
xTB
1UB
xVB
0WB
xXB
1YB
xZB
1[B
x\B
0]B
x^B
1_B
x`B
1aB
xbB
0cB
xdB
1eB
xfB
1gB
xhB
0iB
xjB
xvB
0wB
xxB
0yB
xzB
0{B
x|B
z}B
x!C
x"C
1#C
x$C
0%C
x&C
x'C
x(C
1)C
x*C
0+C
x,C
x-C
x.C
x/C
x0C
x1C
x2C
x3C
x4C
x5C
x6C
x7C
x8C
x9C
1:C
1;C
0<C
0=C
1>C
x?C
1@C
1AC
0BC
0CC
1DC
xEC
1FC
1GC
0HC
0IC
1JC
0~B
xKC
1LC
1MC
0NC
0OC
1PC
1QC
xRC
1SC
xTC
0UC
xVC
1WC
xXC
1YC
xZC
0[C
x\C
1]C
x^C
1_C
x`C
0aC
xbC
1cC
xdC
1eC
xfC
0gC
xhC
xrC
0sC
xtC
0uC
xvC
0wC
xxC
zyC
x{C
x|C
x}C
x~C
x!D
x"D
x#D
x$D
x%D
x&D
x'D
x(D
x)D
x*D
x+D
x,D
x-D
x.D
x/D
x0D
x1D
x2D
x3D
x4D
x5D
16D
17D
08D
09D
1:D
x;D
1<D
1=D
0>D
0?D
1@D
xAD
1BD
1CD
0DD
0ED
1FD
0zC
xGD
1HD
1ID
0JD
0KD
1LD
1MD
xND
1OD
xPD
0QD
xRD
1SD
xTD
1UD
xVD
0WD
xXD
1YD
xZD
1[D
x\D
0]D
x^D
1_D
x`D
1aD
xbD
0cD
xdD
xnD
0oD
xpD
0qD
xrD
0sD
xtD
zuD
xwD
xxD
xyD
xzD
x{D
x|D
x}D
x~D
x!E
x"E
x#E
x$E
x%E
x&E
x'E
x(E
x)E
x*E
x+E
x,E
x-E
x.E
x/E
x0E
x1E
12E
13E
04E
05E
16E
x7E
18E
19E
0:E
0;E
1<E
x=E
1>E
1?E
0@E
0AE
1BE
0vD
xCE
1DE
1EE
0FE
0GE
1HE
1IE
xJE
1KE
xLE
0ME
xNE
1OE
xPE
1QE
xRE
0SE
xTE
1UE
xVE
1WE
xXE
0YE
xZE
1[E
x\E
1]E
x^E
0_E
x`E
xjE
0kE
xlE
0mE
xnE
0oE
xpE
zqE
xsE
xtE
xuE
xvE
xwE
xxE
xyE
xzE
x{E
x|E
x}E
x~E
x!F
x"F
x#F
x$F
x%F
x&F
x'F
x(F
x)F
x*F
x+F
x,F
x-F
1.F
1/F
00F
01F
12F
x3F
14F
15F
06F
07F
18F
x9F
1:F
1;F
0<F
0=F
1>F
0rE
x?F
1@F
1AF
0BF
0CF
1DF
1EF
xFF
1GF
xHF
0IF
xJF
1KF
xLF
1MF
xNF
0OF
xPF
1QF
xRF
1SF
xTF
0UF
xVF
1WF
xXF
1YF
xZF
0[F
x\F
xjF
0kF
xlF
0mF
xnF
0oF
xpF
zqF
xsF
xtF
1uF
xvF
0wF
xxF
xyF
xzF
1{F
x|F
0}F
x~F
x!G
x"G
1#G
x$G
0%G
x&G
x'G
x(G
1)G
x*G
0+G
x,G
x-G
1.G
1/G
00G
01G
12G
x3G
14G
15G
06G
07G
18G
x9G
1:G
1;G
0<G
0=G
1>G
0rF
x?G
1@G
1AG
0BG
0CG
1DG
1EG
xFG
1GG
xHG
0IG
xJG
1KG
xLG
1MG
xNG
0OG
xPG
1QG
xRG
1SG
xTG
0UG
xVG
1WG
xXG
1YG
xZG
0[G
x\G
xfG
0gG
xhG
0iG
xjG
0kG
xlG
zmG
xoG
xpG
xqG
xrG
xsG
xtG
xuG
xvG
xwG
xxG
xyG
xzG
x{G
x|G
x}G
x~G
x!H
x"H
x#H
x$H
x%H
x&H
x'H
x(H
x)H
1*H
1+H
0,H
0-H
1.H
x/H
10H
11H
02H
03H
14H
x5H
16H
17H
08H
09H
1:H
0nG
x;H
1<H
1=H
0>H
0?H
1@H
1AH
xBH
1CH
xDH
0EH
xFH
1GH
xHH
1IH
xJH
0KH
xLH
1MH
xNH
1OH
xPH
0QH
xRH
1SH
xTH
1UH
xVH
0WH
xXH
xbH
0cH
xdH
0eH
xfH
0gH
xhH
ziH
xkH
xlH
xmH
xnH
xoH
xpH
xqH
xrH
xsH
xtH
xuH
xvH
xwH
xxH
xyH
xzH
x{H
x|H
x}H
x~H
x!I
x"I
x#I
x$I
x%I
1&I
1'I
0(I
0)I
1*I
x+I
1,I
1-I
0.I
0/I
10I
x1I
12I
13I
04I
05I
16I
0jH
x7I
18I
19I
0:I
0;I
1<I
1=I
x>I
1?I
x@I
0AI
xBI
1CI
xDI
1EI
xFI
0GI
xHI
1II
xJI
1KI
xLI
0MI
xNI
1OI
xPI
1QI
xRI
0SI
xTI
x^I
0_I
x`I
0aI
xbI
0cI
xdI
zeI
xgI
xhI
xiI
xjI
xkI
xlI
xmI
xnI
xoI
xpI
xqI
xrI
xsI
xtI
xuI
xvI
xwI
xxI
xyI
xzI
x{I
x|I
x}I
x~I
x!J
1"J
1#J
0$J
0%J
1&J
x'J
1(J
1)J
0*J
0+J
1,J
x-J
1.J
1/J
00J
01J
12J
0fI
x3J
14J
15J
06J
07J
18J
19J
x:J
1;J
x<J
0=J
x>J
1?J
x@J
1AJ
xBJ
0CJ
xDJ
1EJ
xFJ
1GJ
xHJ
0IJ
xJJ
1KJ
xLJ
1MJ
xNJ
0OJ
xPJ
x^J
0_J
x`J
0aJ
xbJ
0cJ
xdJ
zeJ
xgJ
xhJ
1iJ
xjJ
0kJ
xlJ
xmJ
xnJ
1oJ
xpJ
0qJ
xrJ
xsJ
xtJ
1uJ
xvJ
0wJ
xxJ
xyJ
xzJ
1{J
x|J
0}J
x~J
x!K
1"K
1#K
0$K
0%K
1&K
x'K
1(K
1)K
0*K
0+K
1,K
x-K
1.K
1/K
00K
01K
12K
0fJ
x3K
14K
15K
06K
07K
18K
19K
x:K
1;K
x<K
0=K
x>K
1?K
x@K
1AK
xBK
0CK
xDK
1EK
xFK
1GK
xHK
0IK
xJK
1KK
xLK
1MK
xNK
0OK
xPK
x^K
0_K
x`K
0aK
xbK
0cK
xdK
zeK
xgK
xhK
1iK
xjK
0kK
xlK
xmK
xnK
1oK
xpK
0qK
xrK
xsK
xtK
1uK
xvK
0wK
xxK
xyK
xzK
1{K
x|K
0}K
x~K
x!L
1"L
1#L
0$L
0%L
1&L
x'L
1(L
1)L
0*L
0+L
1,L
x-L
1.L
1/L
00L
01L
12L
0fK
x3L
14L
15L
06L
07L
18L
19L
x:L
1;L
x<L
0=L
x>L
1?L
x@L
1AL
xBL
0CL
xDL
1EL
xFL
1GL
xHL
0IL
xJL
1KL
xLL
1ML
xNL
0OL
xPL
xZL
0[L
x\L
0]L
x^L
0_L
x`L
zaL
xcL
xdL
xeL
xfL
xgL
xhL
xiL
xjL
xkL
xlL
xmL
xnL
xoL
xpL
xqL
xrL
xsL
xtL
xuL
xvL
xwL
xxL
xyL
xzL
x{L
1|L
1}L
0~L
0!M
1"M
x#M
1$M
1%M
0&M
0'M
1(M
x)M
1*M
1+M
0,M
0-M
1.M
0bL
x/M
10M
11M
02M
03M
14M
15M
x6M
17M
x8M
09M
x:M
1;M
x<M
1=M
x>M
0?M
x@M
1AM
xBM
1CM
xDM
0EM
xFM
1GM
xHM
1IM
xJM
0KM
xLM
xVM
0WM
xXM
0YM
xZM
0[M
x\M
z]M
x_M
x`M
xaM
xbM
xcM
xdM
xeM
xfM
xgM
xhM
xiM
xjM
xkM
xlM
xmM
xnM
xoM
xpM
xqM
xrM
xsM
xtM
xuM
xvM
xwM
1xM
1yM
0zM
0{M
1|M
x}M
1~M
1!N
0"N
0#N
1$N
x%N
1&N
1'N
0(N
0)N
1*N
0^M
x+N
1,N
1-N
0.N
0/N
10N
11N
x2N
13N
x4N
05N
x6N
17N
x8N
19N
x:N
0;N
x<N
1=N
x>N
1?N
x@N
0AN
xBN
1CN
xDN
1EN
xFN
0GN
xHN
x[N
xZN
xYN
xXN
xWN
xVN
xUN
xTN
xSN
xRN
xQN
xPN
xON
xNN
xMN
xLN
xkN
xjN
xiN
xhN
xgN
xfN
xeN
xdN
xcN
xbN
xaN
x`N
x_N
x^N
x]N
x\N
x{N
xzN
xyN
xxN
xwN
xvN
xuN
xtN
xsN
xrN
xqN
xpN
xoN
xnN
xmN
xlN
x'O
0(O
x)O
0*O
x+O
0,O
x-O
z.O
x0O
x1O
x2O
x3O
x4O
x5O
x6O
x7O
x8O
x9O
x:O
x;O
x<O
x=O
x>O
x?O
x@O
xAO
xBO
xCO
xDO
xEO
xFO
xGO
xHO
1IO
1JO
0KO
0LO
1MO
xNO
1OO
1PO
0QO
0RO
1SO
xTO
1UO
1VO
0WO
0XO
1YO
0/O
xZO
1[O
1\O
0]O
0^O
1_O
1`O
xaO
1bO
xcO
0dO
xeO
1fO
xgO
1hO
xiO
0jO
xkO
1lO
xmO
1nO
xoO
0pO
xqO
1rO
xsO
1tO
xuO
0vO
xwO
x#P
0$P
x%P
0&P
x'P
0(P
x)P
z*P
x,P
x-P
x.P
x/P
x0P
x1P
x2P
x3P
x4P
x5P
x6P
x7P
x8P
x9P
x:P
x;P
x<P
x=P
x>P
x?P
x@P
xAP
xBP
xCP
xDP
1EP
1FP
0GP
0HP
1IP
xJP
1KP
1LP
0MP
0NP
1OP
xPP
1QP
1RP
0SP
0TP
1UP
0+P
xVP
1WP
1XP
0YP
0ZP
1[P
1\P
x]P
1^P
x_P
0`P
xaP
1bP
xcP
1dP
xeP
0fP
xgP
1hP
xiP
1jP
xkP
0lP
xmP
1nP
xoP
1pP
xqP
0rP
xsP
x}P
0~P
x!Q
0"Q
x#Q
0$Q
x%Q
z&Q
x(Q
x)Q
x*Q
x+Q
x,Q
x-Q
x.Q
x/Q
x0Q
x1Q
x2Q
x3Q
x4Q
x5Q
x6Q
x7Q
x8Q
x9Q
x:Q
x;Q
x<Q
x=Q
x>Q
x?Q
x@Q
1AQ
1BQ
0CQ
0DQ
1EQ
xFQ
1GQ
1HQ
0IQ
0JQ
1KQ
xLQ
1MQ
1NQ
0OQ
0PQ
1QQ
0'Q
xRQ
1SQ
1TQ
0UQ
0VQ
1WQ
1XQ
xYQ
1ZQ
x[Q
0\Q
x]Q
1^Q
x_Q
1`Q
xaQ
0bQ
xcQ
1dQ
xeQ
1fQ
xgQ
0hQ
xiQ
1jQ
xkQ
1lQ
xmQ
0nQ
xoQ
xyQ
0zQ
x{Q
0|Q
x}Q
0~Q
x!R
z"R
x$R
x%R
x&R
x'R
x(R
x)R
x*R
x+R
x,R
x-R
x.R
x/R
x0R
x1R
x2R
x3R
x4R
x5R
x6R
x7R
x8R
x9R
x:R
x;R
x<R
1=R
1>R
0?R
0@R
1AR
xBR
1CR
1DR
0ER
0FR
1GR
xHR
1IR
1JR
0KR
0LR
1MR
0#R
xNR
1OR
1PR
0QR
0RR
1SR
1TR
xUR
1VR
xWR
0XR
xYR
1ZR
x[R
1\R
x]R
0^R
x_R
1`R
xaR
1bR
xcR
0dR
xeR
1fR
xgR
1hR
xiR
0jR
xkR
xuR
0vR
xwR
0xR
xyR
0zR
x{R
z|R
x~R
x!S
x"S
x#S
x$S
x%S
x&S
x'S
x(S
x)S
x*S
x+S
x,S
x-S
x.S
x/S
x0S
x1S
x2S
x3S
x4S
x5S
x6S
x7S
x8S
19S
1:S
0;S
0<S
1=S
x>S
1?S
1@S
0AS
0BS
1CS
xDS
1ES
1FS
0GS
0HS
1IS
0}R
xJS
1KS
1LS
0MS
0NS
1OS
1PS
xQS
1RS
xSS
0TS
xUS
1VS
xWS
1XS
xYS
0ZS
x[S
1\S
x]S
1^S
x_S
0`S
xaS
1bS
xcS
1dS
xeS
0fS
xgS
xqS
0rS
xsS
0tS
xuS
0vS
xwS
zxS
xzS
x{S
x|S
x}S
x~S
x!T
x"T
x#T
x$T
x%T
x&T
x'T
x(T
x)T
x*T
x+T
x,T
x-T
x.T
x/T
x0T
x1T
x2T
x3T
x4T
15T
16T
07T
08T
19T
x:T
1;T
1<T
0=T
0>T
1?T
x@T
1AT
1BT
0CT
0DT
1ET
0yS
xFT
1GT
1HT
0IT
0JT
1KT
1LT
xMT
1NT
xOT
0PT
xQT
1RT
xST
1TT
xUT
0VT
xWT
1XT
xYT
1ZT
x[T
0\T
x]T
1^T
x_T
1`T
xaT
0bT
xcT
xmT
0nT
xoT
0pT
xqT
0rT
xsT
ztT
xvT
xwT
xxT
xyT
xzT
x{T
x|T
x}T
x~T
x!U
x"U
x#U
x$U
x%U
x&U
x'U
x(U
x)U
x*U
x+U
x,U
x-U
x.U
x/U
x0U
11U
12U
03U
04U
15U
x6U
17U
18U
09U
0:U
1;U
x<U
1=U
1>U
0?U
0@U
1AU
0uT
xBU
1CU
1DU
0EU
0FU
1GU
1HU
xIU
1JU
xKU
0LU
xMU
1NU
xOU
1PU
xQU
0RU
xSU
1TU
xUU
1VU
xWU
0XU
xYU
1ZU
x[U
1\U
x]U
0^U
x_U
xkU
0lU
xmU
0nU
xoU
0pU
xqU
zrU
xtU
xuU
xvU
xwU
xxU
xyU
xzU
x{U
x|U
x}U
x~U
x!V
x"V
x#V
x$V
x%V
x&V
x'V
x(V
x)V
x*V
x+V
x,V
x-V
x.V
1/V
10V
01V
02V
13V
x4V
15V
16V
07V
08V
19V
x:V
1;V
1<V
0=V
0>V
1?V
0sU
x@V
1AV
1BV
0CV
0DV
1EV
1FV
xGV
1HV
xIV
0JV
xKV
1LV
xMV
1NV
xOV
0PV
xQV
1RV
xSV
1TV
xUV
0VV
xWV
1XV
xYV
1ZV
x[V
0\V
x]V
xgV
0hV
xiV
0jV
xkV
0lV
xmV
znV
xpV
xqV
xrV
xsV
xtV
xuV
xvV
xwV
xxV
xyV
xzV
x{V
x|V
x}V
x~V
x!W
x"W
x#W
x$W
x%W
x&W
x'W
x(W
x)W
x*W
1+W
1,W
0-W
0.W
1/W
x0W
11W
12W
03W
04W
15W
x6W
17W
18W
09W
0:W
1;W
0oV
x<W
1=W
1>W
0?W
0@W
1AW
1BW
xCW
1DW
xEW
0FW
xGW
1HW
xIW
1JW
xKW
0LW
xMW
1NW
xOW
1PW
xQW
0RW
xSW
1TW
xUW
1VW
xWW
0XW
xYW
xcW
0dW
xeW
0fW
xgW
0hW
xiW
zjW
xlW
xmW
xnW
xoW
xpW
xqW
xrW
xsW
xtW
xuW
xvW
xwW
xxW
xyW
xzW
x{W
x|W
x}W
x~W
x!X
x"X
x#X
x$X
x%X
x&X
1'X
1(X
0)X
0*X
1+X
x,X
1-X
1.X
0/X
00X
11X
x2X
13X
14X
05X
06X
17X
0kW
x8X
19X
1:X
0;X
0<X
1=X
1>X
x?X
1@X
xAX
0BX
xCX
1DX
xEX
1FX
xGX
0HX
xIX
1JX
xKX
1LX
xMX
0NX
xOX
1PX
xQX
1RX
xSX
0TX
xUX
x_X
0`X
xaX
0bX
xcX
0dX
xeX
zfX
xhX
xiX
xjX
xkX
xlX
xmX
xnX
xoX
xpX
xqX
xrX
xsX
xtX
xuX
xvX
xwX
xxX
xyX
xzX
x{X
x|X
x}X
x~X
x!Y
x"Y
1#Y
1$Y
0%Y
0&Y
1'Y
x(Y
1)Y
1*Y
0+Y
0,Y
1-Y
x.Y
1/Y
10Y
01Y
02Y
13Y
0gX
x4Y
15Y
16Y
07Y
08Y
19Y
1:Y
x;Y
1<Y
x=Y
0>Y
x?Y
1@Y
xAY
1BY
xCY
0DY
xEY
1FY
xGY
1HY
xIY
0JY
xKY
1LY
xMY
1NY
xOY
0PY
xQY
x_Y
0`Y
xaY
0bY
xcY
0dY
xeY
zfY
xhY
xiY
xjY
xkY
xlY
xmY
xnY
xoY
xpY
xqY
xrY
xsY
xtY
xuY
xvY
xwY
xxY
xyY
xzY
x{Y
x|Y
x}Y
x~Y
x!Z
x"Z
1#Z
1$Z
0%Z
0&Z
1'Z
x(Z
1)Z
1*Z
0+Z
0,Z
1-Z
x.Z
1/Z
10Z
01Z
02Z
13Z
0gY
x4Z
15Z
16Z
07Z
08Z
19Z
1:Z
x;Z
1<Z
x=Z
0>Z
x?Z
1@Z
xAZ
1BZ
xCZ
0DZ
xEZ
1FZ
xGZ
1HZ
xIZ
0JZ
xKZ
1LZ
xMZ
1NZ
xOZ
0PZ
xQZ
x[Z
0\Z
x]Z
0^Z
x_Z
0`Z
xaZ
zbZ
xdZ
xeZ
xfZ
xgZ
xhZ
xiZ
xjZ
xkZ
xlZ
xmZ
xnZ
xoZ
xpZ
xqZ
xrZ
xsZ
xtZ
xuZ
xvZ
xwZ
xxZ
xyZ
xzZ
x{Z
x|Z
1}Z
1~Z
0![
0"[
1#[
x$[
1%[
1&[
0'[
0([
1)[
x*[
1+[
1,[
0-[
0.[
1/[
0cZ
x0[
11[
12[
03[
04[
15[
16[
x7[
18[
x9[
0:[
x;[
1<[
x=[
1>[
x?[
0@[
xA[
1B[
xC[
1D[
xE[
0F[
xG[
1H[
xI[
1J[
xK[
0L[
xM[
xW[
0X[
xY[
0Z[
x[[
0\[
x][
z^[
x`[
xa[
xb[
xc[
xd[
xe[
xf[
xg[
xh[
xi[
xj[
xk[
xl[
xm[
xn[
xo[
xp[
xq[
xr[
xs[
xt[
xu[
xv[
xw[
xx[
1y[
1z[
0{[
0|[
1}[
x~[
1!\
1"\
0#\
0$\
1%\
x&\
1'\
1(\
0)\
0*\
1+\
0_[
x,\
1-\
1.\
0/\
00\
11\
12\
x3\
14\
x5\
06\
x7\
18\
x9\
1:\
x;\
0<\
x=\
1>\
x?\
1@\
xA\
0B\
xC\
1D\
xE\
1F\
xG\
0H\
xI\
xW\
0X\
xY\
0Z\
x[\
0\\
x]\
z^\
x`\
xa\
xb\
xc\
xd\
xe\
xf\
xg\
xh\
xi\
xj\
xk\
xl\
xm\
xn\
xo\
xp\
xq\
xr\
xs\
xt\
xu\
xv\
xw\
xx\
1y\
1z\
0{\
0|\
1}\
x~\
1!]
1"]
0#]
0$]
1%]
x&]
1']
1(]
0)]
0*]
1+]
0_\
x,]
1-]
1.]
0/]
00]
11]
12]
x3]
14]
x5]
06]
x7]
18]
x9]
1:]
x;]
0<]
x=]
1>]
x?]
1@]
xA]
0B]
xC]
1D]
xE]
1F]
xG]
0H]
xI]
xW]
0X]
xY]
0Z]
x[]
0\]
x]]
z^]
x`]
xa]
xb]
xc]
xd]
xe]
xf]
xg]
xh]
xi]
xj]
xk]
xl]
xm]
xn]
xo]
xp]
xq]
xr]
xs]
xt]
xu]
xv]
xw]
xx]
1y]
1z]
0{]
0|]
1}]
x~]
1!^
1"^
0#^
0$^
1%^
x&^
1'^
1(^
0)^
0*^
1+^
0_]
x,^
1-^
1.^
0/^
00^
11^
12^
x3^
14^
x5^
06^
x7^
18^
x9^
1:^
x;^
0<^
x=^
1>^
x?^
1@^
xA^
0B^
xC^
1D^
xE^
1F^
xG^
0H^
xI^
x\^
x[^
xZ^
xY^
xX^
xW^
xV^
xU^
xT^
xS^
xR^
xQ^
xP^
xO^
xN^
xM^
xl^
xk^
xj^
xi^
xh^
xg^
xf^
xe^
xd^
xc^
xb^
xa^
x`^
x_^
x^^
x]^
x|^
x{^
xz^
xy^
xx^
xw^
xv^
xu^
xt^
xs^
xr^
xq^
xp^
xo^
xn^
xm^
x(_
0)_
x*_
0+_
x,_
0-_
x._
z/_
x1_
x2_
x3_
x4_
x5_
x6_
x7_
x8_
x9_
x:_
x;_
x<_
x=_
x>_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
xF_
xG_
xH_
xI_
1J_
1K_
0L_
0M_
1N_
xO_
1P_
1Q_
0R_
0S_
1T_
xU_
1V_
1W_
0X_
0Y_
1Z_
00_
x[_
1\_
1]_
0^_
0__
1`_
1a_
xb_
1c_
xd_
0e_
xf_
1g_
xh_
1i_
xj_
0k_
xl_
1m_
xn_
1o_
xp_
0q_
xr_
1s_
xt_
1u_
xv_
0w_
xx_
x$`
0%`
x&`
0'`
x(`
0)`
x*`
z+`
x-`
x.`
x/`
x0`
x1`
x2`
x3`
x4`
x5`
x6`
x7`
x8`
x9`
x:`
x;`
x<`
x=`
x>`
x?`
x@`
xA`
xB`
xC`
xD`
xE`
1F`
1G`
0H`
0I`
1J`
xK`
1L`
1M`
0N`
0O`
1P`
xQ`
1R`
1S`
0T`
0U`
1V`
0,`
xW`
1X`
1Y`
0Z`
0[`
1\`
1]`
x^`
1_`
x``
0a`
xb`
1c`
xd`
1e`
xf`
0g`
xh`
1i`
xj`
1k`
xl`
0m`
xn`
1o`
xp`
1q`
xr`
0s`
xt`
x~`
0!a
x"a
0#a
x$a
0%a
x&a
z'a
x)a
x*a
x+a
x,a
x-a
x.a
x/a
x0a
x1a
x2a
x3a
x4a
x5a
x6a
x7a
x8a
x9a
x:a
x;a
x<a
x=a
x>a
x?a
x@a
xAa
1Ba
1Ca
0Da
0Ea
1Fa
xGa
1Ha
1Ia
0Ja
0Ka
1La
xMa
1Na
1Oa
0Pa
0Qa
1Ra
0(a
xSa
1Ta
1Ua
0Va
0Wa
1Xa
1Ya
xZa
1[a
x\a
0]a
x^a
1_a
x`a
1aa
xba
0ca
xda
1ea
xfa
1ga
xha
0ia
xja
1ka
xla
1ma
xna
0oa
xpa
x{a
0|a
x}a
0~a
x!b
0"b
x#b
z$b
x&b
x'b
x(b
x)b
x*b
x+b
x,b
x-b
x.b
x/b
x0b
x1b
x2b
x3b
x4b
x5b
x6b
x7b
x8b
x9b
1:b
x;b
0<b
x=b
x>b
1?b
1@b
0Ab
0Bb
1Cb
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xw
1{
x|
1}
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xT!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
x'"
x("
x)"
x,"
x+"
x*"
x-"
x."
x/"
x1"
x0"
x2"
x6"
x5"
x4"
x3"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xg"
xh"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
xK#
xL#
xM#
xN#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
zn#
zm#
zl#
zk#
zj#
zi#
zh#
zg#
zf#
ze#
zd#
zc#
zb#
za#
z`#
z_#
xo#
0p#
x'$
x($
x)$
0+$
x,$
x-$
x.$
1/$
10$
x1$
x2$
13$
x4$
15$
x6$
x7$
18$
x9$
x;$
x<$
x=$
x>$
1?$
x@$
xA$
1B$
xC$
xD$
1E$
xF$
xG$
1H$
xI$
xK$
xL$
xM$
xN$
1O$
xP$
xQ$
1R$
xS$
xT$
1U$
xV$
xW$
1X$
xY$
x[$
x\$
x]$
x^$
1_$
x`$
xa$
1b$
xc$
xd$
1e$
xf$
xg$
1h$
xi$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xD%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xV%
xU%
xY%
xX%
xW%
xZ%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xl%
xk%
xm%
0n%
xo%
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
x&&
x'&
x(&
x)&
x*&
x+&
x,&
x-&
x.&
x/&
x0&
x1&
x2&
x3&
x4&
x5&
x6&
x7&
x8&
x9&
x:&
x;&
x<&
x=&
x>&
x?&
x@&
xA&
xB&
xC&
xD&
xE&
xF&
xG&
xH&
xI&
xJ&
xK&
xL&
xM&
xN&
xO&
xP&
xQ&
xR&
xS&
xT&
xU&
xV&
xW&
xX&
xY&
xZ&
x[&
x\&
x]&
x^&
x_&
x`&
xa&
xb&
xc&
xd&
xe&
xf&
xg&
xh&
xi&
xj&
xk&
xl&
xm&
xn&
xo&
xp&
xq&
xr&
xs&
xt&
xu&
xv&
xw&
xx&
xy&
xz&
x{&
x|&
x}&
x~&
x!'
x"'
x#'
x$'
x%'
x&'
x''
x('
x)'
x*'
x+'
x,'
x-'
x.'
x/'
x0'
x1'
x2'
x3'
x4'
x5'
x6'
x7'
x8'
x9'
x:'
x;'
x<'
x='
x>'
x?'
x@'
xA'
xB'
xC'
xD'
xE'
xF'
xG'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
x:(
x9(
x8(
x7(
x6(
x5(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xV(
x()
x')
x&)
x%)
x$)
x#)
x")
x!)
x~(
x}(
x|(
x{(
xz(
xy(
xx(
xw(
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
x;)
x:)
xj)
xi)
xh)
xg)
xf)
xe)
xd)
xc)
xb)
xa)
x`)
x_)
x^)
x])
x\)
x[)
x-*
x,*
x+*
x**
x)*
x(*
x'*
x&*
x%*
x$*
x#*
x"*
x!*
x~)
x})
x|)
xQ*
xR*
xS*
xT*
xU*
xe*
xd*
xc*
xb*
xa*
x`*
x_*
x^*
x]*
x\*
x[*
xZ*
xY*
xX*
xW*
xV*
xu*
xt*
xs*
xr*
xq*
xp*
xo*
xn*
xm*
xl*
xk*
xj*
xi*
xh*
xg*
xf*
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x{*
xz*
xy*
xx*
xw*
xv*
x7+
x6+
x5+
x4+
x3+
x2+
x1+
x0+
x/+
x.+
x-+
x,+
x++
x*+
x)+
x(+
xG+
xF+
xE+
xD+
xC+
xB+
xA+
x@+
x?+
x>+
x=+
x<+
x;+
x:+
x9+
x8+
xZ+
xY+
xX+
xW+
xV+
xU+
xT+
xS+
xR+
xQ+
xP+
xO+
xN+
xM+
xL+
xK+
xj+
xi+
xh+
xg+
xf+
xe+
xd+
xc+
xb+
xa+
x`+
x_+
x^+
x]+
x\+
x[+
xz+
xy+
xx+
xw+
xv+
xu+
xt+
xs+
xr+
xq+
xp+
xo+
xn+
xm+
xl+
xk+
x,,
x+,
x*,
x),
x(,
x',
x&,
x%,
x$,
x#,
x",
x!,
x~+
x}+
x|+
x{+
x<,
x;,
x:,
x9,
x8,
x7,
x6,
x5,
x4,
x3,
x2,
x1,
x0,
x/,
x.,
x-,
xL,
xK,
xJ,
xI,
xH,
xG,
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x\,
x[,
xZ,
xY,
xX,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xl,
xk,
xj,
xi,
xh,
xg,
xf,
xe,
xd,
xc,
xb,
xa,
x`,
x_,
x^,
x],
x|,
x{,
xz,
xy,
xx,
xw,
xv,
xu,
xt,
xs,
xr,
xq,
xp,
xo,
xn,
xm,
x.-
x--
x,-
x+-
x*-
x)-
x(-
x'-
x&-
x%-
x$-
x#-
x"-
x!-
x~,
x},
x>-
x=-
x<-
x;-
x:-
x9-
x8-
x7-
x6-
x5-
x4-
x3-
x2-
x1-
x0-
x/-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
xF-
xE-
xD-
xC-
xB-
xA-
x@-
x?-
x^-
x]-
x\-
x[-
xZ-
xY-
xX-
xW-
xV-
xU-
xT-
xS-
xR-
xQ-
xP-
xO-
xn-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x#.
x".
x!.
x~-
x}-
x|-
x{-
xz-
xy-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
x*.
x).
x(.
x'.
x&.
x%.
x$.
xC.
xB.
xA.
x@.
x?.
x>.
x=.
x<.
x;.
x:.
x9.
x8.
x7.
x6.
x5.
x4.
xS.
xR.
xQ.
xP.
xO.
xN.
xM.
xL.
xK.
xJ.
xI.
xH.
xG.
xF.
xE.
xD.
xf.
xe.
xd.
xc.
xb.
xa.
x`.
x_.
x^.
x].
x\.
x[.
xZ.
xY.
xX.
xW.
xv.
xu.
xt.
xs.
xr.
xq.
xp.
xo.
xn.
xm.
xl.
xk.
xj.
xi.
xh.
xg.
x(/
x'/
x&/
x%/
x$/
x#/
x"/
x!/
x~.
x}.
x|.
x{.
xz.
xy.
xx.
xw.
x2/
03/
x4/
05/
x6/
07/
x8/
z9/
x;/
x</
x=/
x>/
x?/
x@/
xA/
xB/
xC/
xD/
xE/
xF/
xG/
xH/
xI/
xJ/
xK/
xL/
xM/
xN/
xO/
xP/
xQ/
xR/
xS/
1T/
1U/
0V/
0W/
1X/
xY/
1Z/
1[/
0\/
0]/
1^/
x_/
1`/
1a/
0b/
0c/
1d/
0:/
xe/
1f/
1g/
0h/
0i/
1j/
1k/
xl/
1m/
xn/
0o/
xp/
1q/
xr/
1s/
xt/
0u/
xv/
1w/
xx/
1y/
xz/
0{/
x|/
1}/
x~/
1!0
x"0
0#0
x$0
x.0
0/0
x00
010
x20
030
x40
z50
x70
x80
x90
x:0
x;0
x<0
x=0
x>0
x?0
x@0
xA0
xB0
xC0
xD0
xE0
xF0
xG0
xH0
xI0
xJ0
xK0
xL0
xM0
xN0
xO0
1P0
1Q0
0R0
0S0
1T0
xU0
1V0
1W0
0X0
0Y0
1Z0
x[0
1\0
1]0
0^0
0_0
1`0
060
xa0
1b0
1c0
0d0
0e0
1f0
1g0
xh0
1i0
xj0
0k0
xl0
1m0
xn0
1o0
xp0
0q0
xr0
1s0
xt0
1u0
xv0
0w0
xx0
1y0
xz0
1{0
x|0
0}0
x~0
x*1
0+1
x,1
0-1
x.1
0/1
x01
z11
x31
x41
x51
x61
x71
x81
x91
x:1
x;1
x<1
x=1
x>1
x?1
x@1
xA1
xB1
xC1
xD1
xE1
xF1
xG1
xH1
xI1
xJ1
xK1
1L1
1M1
0N1
0O1
1P1
xQ1
1R1
1S1
0T1
0U1
1V1
xW1
1X1
1Y1
0Z1
0[1
1\1
021
x]1
1^1
1_1
0`1
0a1
xDb
1Eb
1Fb
0Gb
0Hb
1Ib
xJb
1Kb
1Lb
0Mb
0Nb
1Ob
0%b
xPb
1Qb
1Rb
0Sb
0Tb
1Ub
1Vb
xWb
1Xb
xYb
0Zb
x[b
1\b
x]b
1^b
x_b
0`b
xab
1bb
xcb
1db
xeb
0fb
xgb
1hb
xib
1jb
xkb
0lb
xmb
xwb
0xb
xyb
0zb
x{b
0|b
x}b
z~b
x"c
x#c
x$c
x%c
x&c
x'c
x(c
x)c
x*c
x+c
x,c
x-c
x.c
x/c
x0c
x1c
x2c
x3c
x4c
x5c
x6c
x7c
x8c
x9c
x:c
1;c
1<c
0=c
0>c
1?c
x@c
1Ac
1Bc
0Cc
0Dc
1Ec
xFc
1Gc
1Hc
0Ic
0Jc
1Kc
0!c
xLc
1Mc
1Nc
0Oc
0Pc
1Qc
1Rc
xSc
1Tc
xUc
0Vc
xWc
1Xc
xYc
1Zc
x[c
0\c
x]c
1^c
x_c
1`c
xac
0bc
xcc
1dc
xec
1fc
xgc
0hc
xic
xsc
0tc
xuc
0vc
xwc
0xc
xyc
zzc
x|c
x}c
x~c
x!d
x"d
x#d
x$d
x%d
x&d
x'd
x(d
x)d
x*d
x+d
x,d
x-d
x.d
x/d
x0d
x1d
x2d
x3d
x4d
x5d
x6d
17d
18d
09d
0:d
1;d
x<d
1=d
1>d
0?d
0@d
1Ad
xBd
1Cd
1Dd
0Ed
0Fd
1Gd
0{c
xHd
1Id
1Jd
0Kd
0Ld
1Md
1Nd
xOd
1Pd
xQd
0Rd
xSd
1Td
xUd
1Vd
xWd
0Xd
xYd
1Zd
x[d
1\d
x]d
0^d
x_d
1`d
xad
1bd
xcd
0dd
xed
xod
0pd
xqd
0rd
xsd
0td
xud
zvd
xxd
xyd
xzd
x{d
x|d
x}d
x~d
x!e
x"e
x#e
x$e
x%e
x&e
x'e
x(e
x)e
x*e
x+e
x,e
x-e
x.e
x/e
x0e
x1e
x2e
13e
14e
05e
06e
17e
x8e
19e
1:e
0;e
0<e
1=e
x>e
1?e
1@e
0Ae
0Be
1Ce
0wd
xDe
1Ee
1Fe
0Ge
0He
1Ie
1Je
xKe
1Le
xMe
0Ne
xOe
1Pe
xQe
1Re
xSe
0Te
xUe
1Ve
xWe
1Xe
xYe
0Ze
x[e
1\e
x]e
1^e
x_e
0`e
xae
xme
0ne
xoe
0pe
xqe
0re
xse
zte
xve
xwe
xxe
xye
xze
x{e
x|e
x}e
x~e
x!f
x"f
x#f
x$f
x%f
1&f
x'f
0(f
x)f
x*f
x+f
1,f
x-f
0.f
x/f
x0f
11f
12f
03f
04f
15f
x6f
17f
18f
09f
0:f
1;f
x<f
1=f
1>f
0?f
0@f
1Af
0ue
xBf
1Cf
1Df
0Ef
0Ff
1Gf
1Hf
xIf
1Jf
xKf
0Lf
xMf
1Nf
xOf
1Pf
xQf
0Rf
xSf
1Tf
xUf
1Vf
xWf
0Xf
xYf
1Zf
x[f
1\f
x]f
0^f
x_f
xif
0jf
xkf
0lf
xmf
0nf
xof
zpf
xrf
xsf
xtf
xuf
xvf
xwf
xxf
xyf
xzf
x{f
x|f
x}f
x~f
x!g
x"g
x#g
x$g
x%g
x&g
x'g
x(g
x)g
x*g
x+g
x,g
1-g
1.g
0/g
00g
11g
x2g
13g
14g
05g
06g
17g
x8g
19g
1:g
0;g
0<g
1=g
0qf
x>g
1?g
1@g
0Ag
0Bg
1Cg
1Dg
xEg
1Fg
xGg
0Hg
xIg
1Jg
xKg
1Lg
xMg
0Ng
xOg
1Pg
xQg
1Rg
xSg
0Tg
xUg
1Vg
xWg
1Xg
xYg
0Zg
x[g
xeg
0fg
xgg
0hg
xig
0jg
xkg
zlg
xng
xog
xpg
xqg
xrg
xsg
xtg
xug
xvg
xwg
xxg
xyg
xzg
x{g
x|g
x}g
x~g
x!h
x"h
x#h
x$h
x%h
x&h
x'h
x(h
1)h
1*h
0+h
0,h
1-h
x.h
1/h
10h
01h
02h
13h
x4h
15h
16h
07h
08h
19h
0mg
x:h
1;h
1<h
0=h
0>h
1?h
1@h
xAh
1Bh
xCh
0Dh
xEh
1Fh
xGh
1Hh
xIh
0Jh
xKh
1Lh
xMh
1Nh
xOh
0Ph
xQh
1Rh
xSh
1Th
xUh
0Vh
xWh
xah
0bh
xch
0dh
xeh
0fh
xgh
zhh
xjh
xkh
xlh
xmh
xnh
xoh
xph
xqh
xrh
xsh
xth
xuh
xvh
xwh
xxh
xyh
xzh
x{h
x|h
x}h
x~h
x!i
x"i
x#i
x$i
1%i
1&i
0'i
0(i
1)i
x*i
1+i
1,i
0-i
0.i
1/i
x0i
11i
12i
03i
04i
15i
0ih
x6i
17i
18i
09i
0:i
1;i
1<i
x=i
1>i
x?i
0@i
xAi
1Bi
xCi
1Di
xEi
0Fi
xGi
1Hi
xIi
1Ji
xKi
0Li
xMi
1Ni
xOi
1Pi
xQi
0Ri
xSi
xai
0bi
xci
0di
xei
0fi
xgi
zhi
xji
xki
1li
xmi
0ni
xoi
xpi
xqi
1ri
xsi
0ti
xui
xvi
xwi
1xi
xyi
0zi
x{i
x|i
x}i
1~i
x!j
0"j
x#j
x$j
1%j
1&j
0'j
0(j
1)j
x*j
1+j
1,j
0-j
0.j
1/j
x0j
11j
12j
03j
04j
15j
0ii
x6j
17j
18j
09j
0:j
1;j
1<j
x=j
1>j
x?j
0@j
xAj
1Bj
xCj
1Dj
xEj
0Fj
xGj
1Hj
xIj
1Jj
xKj
0Lj
xMj
1Nj
xOj
1Pj
xQj
0Rj
xSj
x]j
0^j
x_j
0`j
xaj
0bj
xcj
zdj
xfj
xgj
xhj
xij
xjj
xkj
xlj
xmj
xnj
xoj
xpj
xqj
xrj
xsj
xtj
xuj
xvj
xwj
xxj
xyj
xzj
x{j
x|j
x}j
x~j
1!k
1"k
0#k
0$k
1%k
x&k
1'k
1(k
0)k
0*k
1+k
x,k
1-k
1.k
0/k
00k
11k
0ej
x2k
13k
14k
05k
06k
17k
18k
x9k
1:k
x;k
0<k
x=k
1>k
x?k
1@k
xAk
0Bk
xCk
1Dk
xEk
1Fk
xGk
0Hk
xIk
1Jk
xKk
1Lk
xMk
0Nk
xOk
xYk
0Zk
x[k
0\k
x]k
0^k
x_k
z`k
xbk
xck
xdk
xek
xfk
xgk
xhk
xik
xjk
xkk
xlk
xmk
xnk
xok
xpk
xqk
xrk
xsk
xtk
xuk
xvk
xwk
xxk
xyk
xzk
1{k
1|k
0}k
0~k
1!l
x"l
1#l
1$l
0%l
0&l
1'l
x(l
1)l
1*l
0+l
0,l
1-l
0ak
x.l
1/l
10l
01l
02l
13l
14l
x5l
16l
x7l
08l
x9l
1:l
x;l
1<l
x=l
0>l
x?l
1@l
xAl
1Bl
xCl
0Dl
xEl
1Fl
xGl
1Hl
xIl
0Jl
xKl
xYl
0Zl
x[l
0\l
x]l
0^l
x_l
z`l
xbl
xcl
1dl
xel
0fl
xgl
xhl
xil
1jl
xkl
0ll
xml
xnl
xol
1pl
xql
0rl
xsl
xtl
xul
1vl
xwl
0xl
xyl
xzl
1{l
1|l
0}l
0~l
1!m
x"m
1#m
1$m
0%m
0&m
1'm
x(m
1)m
1*m
0+m
0,m
1-m
0al
x.m
1/m
10m
01m
02m
13m
14m
x5m
16m
x7m
08m
x9m
1:m
x;m
1<m
x=m
0>m
x?m
1@m
xAm
1Bm
xCm
0Dm
xEm
1Fm
xGm
1Hm
xIm
0Jm
xKm
xYm
0Zm
x[m
0\m
x]m
0^m
x_m
z`m
xbm
xcm
1dm
xem
0fm
xgm
xhm
xim
1jm
xkm
0lm
xmm
xnm
xom
1pm
xqm
0rm
xsm
xtm
xum
1vm
xwm
0xm
xym
xzm
1{m
1|m
0}m
0~m
1!n
x"n
1#n
1$n
0%n
0&n
1'n
x(n
1)n
1*n
0+n
0,n
1-n
0am
x.n
1/n
10n
01n
02n
13n
14n
x5n
16n
x7n
08n
x9n
1:n
x;n
1<n
x=n
0>n
x?n
1@n
xAn
1Bn
xCn
0Dn
xEn
1Fn
xGn
1Hn
xIn
0Jn
xKn
xLn
xMn
xNn
xOn
xPn
xQn
xRn
zSn
xUn
xVn
xWn
xXn
xYn
xZn
x[n
x\n
x]n
x^n
x_n
x`n
xan
xbn
xcn
xdn
xen
xfn
xgn
xhn
xin
xjn
xkn
xln
xmn
xnn
xon
xpn
xqn
xrn
xsn
xtn
xun
xvn
xwn
xxn
xyn
xzn
x{n
x|n
x}n
x~n
xTn
x!o
x"o
x#o
x$o
x%o
x&o
x'o
x(o
x)o
x*o
x+o
x,o
x-o
x.o
x/o
x0o
x1o
x2o
x3o
x4o
x5o
x6o
x7o
x8o
x9o
x:o
x;o
x<o
x=o
x>o
x?o
x@o
xAo
xBo
xCo
xDo
xEo
zFo
xHo
xIo
xJo
xKo
xLo
xMo
xNo
xOo
xPo
xQo
xRo
xSo
xTo
xUo
xVo
xWo
xXo
xYo
xZo
x[o
x\o
x]o
x^o
x_o
x`o
xao
xbo
xco
xdo
xeo
xfo
xgo
xho
xio
xjo
xko
xlo
xmo
xno
xoo
xpo
xqo
xGo
xro
xso
xto
xuo
xvo
xwo
xxo
xyo
xzo
x{o
x|o
x}o
x~o
x!p
x"p
x#p
x$p
x%p
x&p
x'p
x(p
x)p
x*p
x+p
x,p
x-p
x.p
x/p
x0p
x1p
x2p
x3p
x4p
x5p
x6p
x7p
x8p
z9p
x;p
x<p
x=p
x>p
x?p
x@p
xAp
xBp
xCp
xDp
xEp
xFp
xGp
xHp
xIp
xJp
xKp
xLp
xMp
xNp
xOp
xPp
xQp
xRp
xSp
xTp
xUp
xVp
xWp
xXp
xYp
xZp
x[p
x\p
x]p
x^p
x_p
x`p
xap
xbp
xcp
xdp
x:p
xep
xfp
xgp
xhp
xip
xjp
xkp
xlp
xmp
xnp
xop
xpp
xqp
xrp
xsp
xtp
xup
xvp
xwp
xxp
xyp
xzp
x{p
x|p
x}p
x~p
x!q
x"q
x#q
x$q
x%q
x&q
x'q
x(q
x)q
x*q
x+q
z,q
x.q
x/q
x0q
x1q
x2q
x3q
x4q
x5q
x6q
x7q
x8q
x9q
x:q
x;q
x<q
x=q
x>q
x?q
x@q
xAq
xBq
xCq
xDq
xEq
xFq
xGq
xHq
xIq
xJq
xKq
xLq
xMq
xNq
xOq
xPq
xQq
xRq
xSq
xTq
xUq
xVq
xWq
x-q
xXq
xYq
xZq
x[q
x\q
x]q
x^q
x_q
x`q
xaq
xbq
xcq
xdq
xeq
xfq
xgq
xhq
xiq
xjq
xkq
xlq
xmq
xnq
xoq
xpq
xqq
xrq
xsq
xtq
xuq
xxq
xyq
xzq
x|q
x}q
x~q
x!r
x"r
x#r
x$r
x%r
x&r
x'r
x(r
x)r
x*r
x+r
x,r
x.r
x/r
x0r
x1r
x2r
x3r
x4r
x5r
x6r
x7r
x8r
x9r
x:r
x;r
x<r
x>r
x?r
x@r
xAr
xBr
xCr
xDr
xEr
xFr
xGr
xHr
xIr
xJr
xKr
xLr
xNr
xOr
xPr
xQr
xRr
xSr
xTr
xUr
xVr
xWr
xXr
xYr
xZr
x[r
x\r
xor
xnr
xmr
xlr
xkr
xjr
xir
xhr
xgr
xfr
xer
xdr
xcr
xbr
xar
x`r
x!s
x~r
x}r
x|r
x{r
xzr
xyr
xxr
xwr
xvr
xur
xtr
xsr
xrr
xqr
xpr
x1s
x0s
x/s
x.s
x-s
x,s
x+s
x*s
x)s
x(s
x's
x&s
x%s
x$s
x#s
x"s
x;s
0<s
x=s
0>s
x?s
0@s
xAs
zBs
xDs
xEs
xFs
xGs
xHs
xIs
xJs
xKs
xLs
xMs
xNs
xOs
xPs
xQs
xRs
xSs
xTs
xUs
xVs
xWs
xXs
xYs
xZs
x[s
x\s
1]s
1^s
0_s
0`s
1as
xbs
1cs
1ds
0es
0fs
1gs
xhs
1is
1js
0ks
0ls
1ms
0Cs
xns
1os
1ps
0qs
0rs
1ss
1ts
xus
1vs
xws
0xs
xys
1zs
x{s
1|s
x}s
0~s
x!t
1"t
x#t
1$t
x%t
0&t
x't
1(t
x)t
1*t
x+t
0,t
x-t
x7t
08t
x9t
0:t
x;t
0<t
x=t
z>t
x@t
xAt
xBt
xCt
xDt
xEt
xFt
xGt
xHt
xIt
xJt
xKt
xLt
xMt
xNt
xOt
xPt
xQt
xRt
xSt
xTt
xUt
xVt
xWt
xXt
1Yt
1Zt
0[t
0\t
1]t
x^t
1_t
1`t
0at
0bt
1ct
xdt
1et
1ft
0gt
0ht
1it
0?t
xjt
1kt
1lt
0mt
0nt
1ot
1pt
xqt
1rt
xst
0tt
xut
1vt
xwt
1xt
xyt
0zt
x{t
1|t
x}t
1~t
x!u
0"u
x#u
1$u
x%u
1&u
x'u
0(u
x)u
x3u
04u
x5u
06u
x7u
08u
x9u
z:u
x<u
x=u
x>u
x?u
x@u
xAu
xBu
xCu
xDu
xEu
xFu
xGu
xHu
xIu
xJu
xKu
xLu
xMu
xNu
xOu
xPu
xQu
xRu
xSu
xTu
1Uu
1Vu
0Wu
0Xu
1Yu
xZu
1[u
1\u
0]u
0^u
1_u
x`u
1au
1bu
0cu
0du
1eu
0;u
xfu
1gu
1hu
0iu
0ju
1ku
1lu
xmu
1nu
xou
0pu
xqu
1ru
xsu
1tu
xuu
0vu
xwu
1xu
xyu
1zu
x{u
0|u
x}u
1~u
x!v
1"v
x#v
0$v
x%v
x/v
00v
x1v
02v
x3v
04v
x5v
z6v
x8v
x9v
x:v
x;v
x<v
x=v
x>v
x?v
x@v
xAv
xBv
xCv
xDv
xEv
xFv
xGv
xHv
xIv
xJv
xKv
xLv
xMv
xNv
xOv
xPv
1Qv
1Rv
0Sv
0Tv
1Uv
xVv
1Wv
1Xv
0Yv
0Zv
1[v
x\v
1]v
1^v
0_v
0`v
1av
07v
xbv
1cv
1dv
0ev
0fv
1gv
1hv
xiv
1jv
xkv
0lv
xmv
1nv
xov
1pv
xqv
0rv
xsv
1tv
xuv
1vv
xwv
0xv
xyv
1zv
x{v
1|v
x}v
0~v
x!w
x+w
0,w
x-w
0.w
x/w
00w
x1w
z2w
x4w
x5w
x6w
x7w
x8w
x9w
x:w
x;w
x<w
x=w
x>w
x?w
x@w
xAw
xBw
xCw
xDw
xEw
xFw
xGw
xHw
xIw
xJw
xKw
xLw
1Mw
1Nw
0Ow
0Pw
1Qw
xRw
1Sw
1Tw
0Uw
0Vw
1Ww
xXw
1Yw
1Zw
0[w
0\w
1]w
03w
x^w
1_w
1`w
0aw
0bw
1cw
1dw
xew
1fw
xgw
0hw
xiw
1jw
xkw
1lw
xmw
0nw
xow
1pw
xqw
1rw
xsw
0tw
xuw
1vw
xww
1xw
xyw
0zw
x{w
x'x
0(x
x)x
0*x
x+x
0,x
x-x
z.x
x0x
x1x
x2x
x3x
x4x
x5x
x6x
x7x
x8x
x9x
x:x
x;x
x<x
x=x
x>x
x?x
x@x
xAx
xBx
xCx
xDx
xEx
xFx
xGx
xHx
1Ix
1Jx
0Kx
0Lx
1Mx
xNx
1Ox
1Px
0Qx
0Rx
1Sx
xTx
1Ux
1Vx
0Wx
0Xx
1Yx
0/x
xZx
1[x
1\x
0]x
0^x
1_x
1`x
xax
1bx
xcx
0dx
xex
1fx
xgx
1hx
xix
0jx
xkx
1lx
xmx
1nx
xox
0px
xqx
1rx
xsx
1tx
xux
0vx
xwx
x#y
0$y
x%y
0&y
x'y
0(y
x)y
z*y
x,y
x-y
x.y
x/y
x0y
x1y
x2y
x3y
x4y
x5y
x6y
x7y
x8y
x9y
x:y
x;y
x<y
x=y
x>y
x?y
x@y
xAy
xBy
xCy
xDy
1Ey
1Fy
0Gy
0Hy
1Iy
xJy
1Ky
1Ly
0My
0Ny
1Oy
xPy
1Qy
1Ry
0Sy
0Ty
1Uy
0+y
xVy
1Wy
1Xy
0Yy
0Zy
1[y
1\y
x]y
1^y
x_y
0`y
xay
1by
xcy
1dy
xey
0fy
xgy
1hy
xiy
1jy
xky
0ly
xmy
1ny
xoy
1py
xqy
0ry
xsy
x}y
0~y
x!z
0"z
x#z
0$z
x%z
z&z
x(z
x)z
x*z
x+z
x,z
x-z
x.z
x/z
x0z
x1z
x2z
x3z
x4z
x5z
x6z
x7z
x8z
x9z
x:z
x;z
x<z
x=z
x>z
x?z
x@z
1Az
1Bz
0Cz
0Dz
1Ez
xFz
1Gz
1Hz
0Iz
0Jz
1Kz
xLz
1Mz
1Nz
0Oz
0Pz
1Qz
0'z
xRz
1Sz
1Tz
0Uz
0Vz
1Wz
1Xz
xYz
1Zz
x[z
0\z
x]z
1^z
x_z
1`z
xaz
0bz
xcz
1dz
xez
1fz
xgz
0hz
xiz
1jz
xkz
1lz
xmz
0nz
xoz
xyz
0zz
x{z
0|z
x}z
0~z
x!{
z"{
x${
x%{
x&{
x'{
x({
x){
x*{
x+{
x,{
x-{
x.{
x/{
x0{
x1{
x2{
x3{
x4{
x5{
x6{
x7{
x8{
x9{
x:{
x;{
x<{
1={
1>{
0?{
0@{
1A{
xB{
1C{
1D{
0E{
0F{
1G{
xH{
1I{
1J{
0K{
0L{
1M{
0#{
xN{
1O{
1P{
0Q{
0R{
1S{
1T{
xU{
1V{
xW{
0X{
xY{
1Z{
x[{
1\{
x]{
0^{
x_{
1`{
xa{
1b{
xc{
0d{
xe{
1f{
xg{
1h{
xi{
0j{
xk{
xu{
0v{
xw{
0x{
xy{
0z{
x{{
z|{
x~{
x!|
x"|
x#|
x$|
x%|
x&|
x'|
x(|
x)|
x*|
x+|
x,|
x-|
x.|
x/|
x0|
x1|
x2|
x3|
x4|
x5|
x6|
x7|
x8|
19|
1:|
0;|
0<|
1=|
x>|
1?|
1@|
0A|
0B|
1C|
xD|
1E|
1F|
0G|
0H|
1I|
0}{
xJ|
1K|
1L|
0M|
0N|
1O|
1P|
xQ|
1R|
xS|
0T|
xU|
1V|
xW|
1X|
xY|
0Z|
x[|
1\|
x]|
1^|
x_|
0`|
xa|
1b|
xc|
1d|
xe|
0f|
xg|
xq|
0r|
xs|
0t|
xu|
0v|
xw|
zx|
xz|
x{|
x||
x}|
x~|
x!}
x"}
x#}
x$}
x%}
x&}
x'}
x(}
x)}
x*}
x+}
x,}
x-}
x.}
x/}
x0}
x1}
x2}
x3}
x4}
15}
16}
07}
08}
19}
x:}
1;}
1<}
0=}
0>}
1?}
x@}
1A}
1B}
0C}
0D}
1E}
0y|
xF}
1G}
1H}
0I}
0J}
1K}
1L}
xM}
1N}
xO}
0P}
xQ}
1R}
xS}
1T}
xU}
0V}
xW}
1X}
xY}
1Z}
x[}
0\}
x]}
1^}
x_}
1`}
xa}
0b}
xc}
xm}
0n}
xo}
0p}
xq}
0r}
xs}
zt}
xv}
xw}
xx}
xy}
xz}
x{}
x|}
x}}
x~}
x!~
x"~
x#~
x$~
x%~
x&~
x'~
x(~
x)~
x*~
x+~
x,~
x-~
x.~
x/~
x0~
11~
12~
03~
04~
15~
x6~
17~
18~
09~
0:~
1;~
x<~
1=~
1>~
0?~
0@~
1A~
0u}
xB~
1C~
1D~
0E~
0F~
1G~
1H~
xI~
1J~
xK~
0L~
xM~
1N~
xO~
1P~
xQ~
0R~
xS~
1T~
xU~
1V~
xW~
0X~
xY~
1Z~
x[~
1\~
x]~
0^~
x_~
xi~
0j~
xk~
0l~
xm~
0n~
xo~
zp~
xr~
xs~
xt~
xu~
xv~
xw~
xx~
xy~
xz~
x{~
x|~
x}~
x~~
x!!!
x"!!
x#!!
x$!!
x%!!
x&!!
x'!!
x(!!
x)!!
x*!!
x+!!
x,!!
1-!!
1.!!
0/!!
00!!
11!!
x2!!
13!!
14!!
05!!
06!!
17!!
x8!!
19!!
1:!!
0;!!
0<!!
1=!!
0q~
x>!!
1?!!
1@!!
0A!!
0B!!
1C!!
1D!!
xE!!
1F!!
xG!!
0H!!
xI!!
1J!!
xK!!
1L!!
xM!!
0N!!
xO!!
1P!!
xQ!!
1R!!
xS!!
0T!!
xU!!
1V!!
xW!!
1X!!
xY!!
0Z!!
x[!!
xe!!
0f!!
xg!!
0h!!
xi!!
0j!!
xk!!
zl!!
xn!!
xo!!
xp!!
xq!!
xr!!
xs!!
xt!!
xu!!
xv!!
xw!!
xx!!
xy!!
xz!!
x{!!
x|!!
x}!!
x~!!
x!"!
x""!
x#"!
x$"!
x%"!
x&"!
x'"!
x("!
1)"!
1*"!
0+"!
0,"!
1-"!
x."!
1/"!
10"!
01"!
02"!
13"!
x4"!
15"!
16"!
07"!
08"!
19"!
0m!!
x:"!
1;"!
1<"!
0="!
0>"!
1?"!
1@"!
xA"!
1B"!
xC"!
0D"!
xE"!
1F"!
xG"!
1H"!
xI"!
0J"!
xK"!
1L"!
xM"!
1N"!
xO"!
0P"!
xQ"!
1R"!
xS"!
1T"!
xU"!
0V"!
xW"!
xa"!
0b"!
xc"!
0d"!
xe"!
0f"!
xg"!
zh"!
xj"!
xk"!
xl"!
xm"!
xn"!
xo"!
xp"!
xq"!
xr"!
xs"!
xt"!
xu"!
xv"!
xw"!
xx"!
xy"!
xz"!
x{"!
x|"!
x}"!
x~"!
x!#!
x"#!
x##!
x$#!
1%#!
1&#!
0'#!
0(#!
1)#!
x*#!
1+#!
1,#!
0-#!
0.#!
1/#!
x0#!
11#!
12#!
03#!
04#!
15#!
0i"!
x6#!
17#!
18#!
09#!
0:#!
1;#!
1<#!
x=#!
1>#!
x?#!
0@#!
xA#!
1B#!
xC#!
1D#!
xE#!
0F#!
xG#!
1H#!
xI#!
1J#!
xK#!
0L#!
xM#!
1N#!
xO#!
1P#!
xQ#!
0R#!
xS#!
x]#!
0^#!
x_#!
0`#!
xa#!
0b#!
xc#!
zd#!
xf#!
xg#!
xh#!
xi#!
xj#!
xk#!
xl#!
xm#!
xn#!
xo#!
xp#!
xq#!
xr#!
xs#!
xt#!
xu#!
xv#!
xw#!
xx#!
xy#!
xz#!
x{#!
x|#!
x}#!
x~#!
1!$!
1"$!
0#$!
0$$!
1%$!
x&$!
1'$!
1($!
0)$!
0*$!
1+$!
x,$!
1-$!
1.$!
0/$!
00$!
11$!
0e#!
x2$!
13$!
14$!
05$!
06$!
17$!
18$!
x9$!
1:$!
x;$!
0<$!
x=$!
1>$!
x?$!
1@$!
xA$!
0B$!
xC$!
1D$!
xE$!
1F$!
xG$!
0H$!
xI$!
1J$!
xK$!
1L$!
xM$!
0N$!
xO$!
xP$!
xQ$!
xR$!
xS$!
xT$!
xU$!
xV$!
zW$!
xY$!
xZ$!
x[$!
x\$!
x]$!
x^$!
x_$!
x`$!
xa$!
xb$!
xc$!
xd$!
xe$!
xf$!
xg$!
xh$!
xi$!
xj$!
xk$!
xl$!
xm$!
xn$!
xo$!
xp$!
xq$!
xr$!
xs$!
xt$!
xu$!
xv$!
xw$!
xx$!
xy$!
xz$!
x{$!
x|$!
x}$!
x~$!
x!%!
x"%!
x#%!
x$%!
xX$!
x%%!
x&%!
x'%!
x(%!
x)%!
x*%!
x+%!
x,%!
x-%!
x.%!
x/%!
x0%!
x1%!
x2%!
x3%!
x4%!
x5%!
x6%!
x7%!
x8%!
x9%!
x:%!
x;%!
x<%!
x=%!
x>%!
x?%!
x@%!
xA%!
xB%!
xC%!
xD%!
xE%!
xF%!
xG%!
xH%!
xI%!
zJ%!
xL%!
xM%!
xN%!
xO%!
xP%!
xQ%!
xR%!
xS%!
xT%!
xU%!
xV%!
xW%!
xX%!
xY%!
xZ%!
x[%!
x\%!
x]%!
x^%!
x_%!
x`%!
xa%!
xb%!
xc%!
xd%!
xe%!
xf%!
xg%!
xh%!
xi%!
xj%!
xk%!
xl%!
xm%!
xn%!
xo%!
xp%!
xq%!
xr%!
xs%!
xt%!
xu%!
xK%!
xv%!
xw%!
xx%!
xy%!
xz%!
x{%!
x|%!
x}%!
x~%!
x!&!
x"&!
x#&!
x$&!
x%&!
x&&!
x'&!
x(&!
x)&!
x*&!
x+&!
x,&!
x-&!
x.&!
x/&!
x0&!
x1&!
x2&!
x3&!
x4&!
x5&!
x6&!
x7&!
x8&!
x9&!
x:&!
x;&!
x<&!
z=&!
x?&!
x@&!
xA&!
xB&!
xC&!
xD&!
xE&!
xF&!
xG&!
xH&!
xI&!
xJ&!
xK&!
xL&!
xM&!
xN&!
xO&!
xP&!
xQ&!
xR&!
xS&!
xT&!
xU&!
xV&!
xW&!
xX&!
xY&!
xZ&!
x[&!
x\&!
x]&!
x^&!
x_&!
x`&!
xa&!
xb&!
xc&!
xd&!
xe&!
xf&!
xg&!
xh&!
x>&!
xi&!
xj&!
xk&!
xl&!
xm&!
xn&!
xo&!
xp&!
xq&!
xr&!
xs&!
xt&!
xu&!
xv&!
xw&!
xx&!
xy&!
xz&!
x{&!
x|&!
x}&!
x~&!
x!'!
x"'!
x#'!
x$'!
x%'!
x&'!
x''!
x('!
x)'!
x*'!
x+'!
x,'!
x-'!
x.'!
x/'!
z0'!
x2'!
x3'!
x4'!
x5'!
x6'!
x7'!
x8'!
x9'!
x:'!
x;'!
x<'!
x='!
x>'!
x?'!
x@'!
xA'!
xB'!
xC'!
xD'!
xE'!
xF'!
xG'!
xH'!
xI'!
xJ'!
xK'!
xL'!
xM'!
xN'!
xO'!
xP'!
xQ'!
xR'!
xS'!
xT'!
xU'!
xV'!
xW'!
xX'!
xY'!
xZ'!
x['!
x1'!
x\'!
x]'!
x^'!
x_'!
x`'!
xa'!
xb'!
xc'!
xd'!
xe'!
xf'!
xg'!
xh'!
xi'!
xj'!
xk'!
xl'!
xm'!
xn'!
xo'!
xp'!
xq'!
xr'!
xs'!
xt'!
xu'!
xv'!
xw'!
xx'!
xy'!
x"(!
x#(!
x$(!
x&(!
x'(!
x((!
x)(!
x*(!
1+(!
x,(!
x-(!
x.(!
x/(!
x0(!
x1(!
x2(!
x3(!
x4(!
x6(!
x7(!
x8(!
x9(!
x:(!
x;(!
x<(!
x=(!
x>(!
x?(!
x@(!
xA(!
xB(!
xC(!
xD(!
xF(!
xG(!
xH(!
xI(!
xJ(!
xK(!
xL(!
xM(!
xN(!
xO(!
xP(!
xQ(!
xR(!
xS(!
xT(!
xV(!
xW(!
xX(!
xY(!
xZ(!
x[(!
x\(!
x](!
x^(!
x_(!
x`(!
xa(!
xb(!
xc(!
xd(!
0?%
1>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
xk$
0&$
0%$
0$$
1#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
xr#
0!(!
0~'!
0J+
1wq
0S=
0R=
0Q=
0P=
0O=
0N=
0M=
0L=
0K=
0W<
0V<
0U<
0T<
0S<
0R<
0Q<
0P<
0O<
0[;
0Z;
0Y;
0X;
0W;
0V;
0U;
0T;
0S;
0_:
0^:
0]:
0\:
0[:
0Z:
0Y:
0X:
0W:
0c9
0b9
0a9
0`9
0_9
0^9
0]9
0\9
0[9
0g8
0f8
0e8
0d8
0c8
0b8
0a8
0`8
0_8
0k7
0j7
0i7
0h7
0g7
0f7
0e7
0d7
0c7
0o6
0n6
0m6
0l6
0k6
0j6
0i6
0h6
0g6
0s5
0r5
0q5
0p5
0o5
0n5
0m5
0l5
0k5
0w4
0v4
0u4
0t4
0s4
0r4
0q4
0p4
0o4
0{3
0z3
0y3
0x3
0w3
0v3
0u3
0t3
0s3
0!3
0~2
0}2
0|2
0{2
0z2
0y2
0x2
0w2
0%2
0$2
0#2
0"2
0!2
0~1
0}1
0|1
0{1
0)1
0(1
0'1
0&1
0%1
0$1
0#1
0"1
0!1
0-0
0,0
0+0
0*0
0)0
0(0
0'0
0&0
0%0
01/
00/
0//
0./
0-/
0,/
0+/
0*/
0)/
0UM
0TM
0SM
0RM
0QM
0PM
0OM
0NM
0MM
0YL
0XL
0WL
0VL
0UL
0TL
0SL
0RL
0QL
0]K
0\K
0[K
0ZK
0YK
0XK
0WK
0VK
0UK
0TK
0SK
0RK
0QK
0]J
0\J
0[J
0ZJ
0YJ
0XJ
0WJ
0VJ
0UJ
0TJ
0SJ
0RJ
0QJ
0]I
0\I
0[I
0ZI
0YI
0XI
0WI
0VI
0UI
0aH
0`H
0_H
0^H
0]H
0\H
0[H
0ZH
0YH
0eG
0dG
0cG
0bG
0aG
0`G
0_G
0^G
0]G
0iF
0hF
0gF
0fF
0eF
0dF
0cF
0bF
0aF
0`F
0_F
0^F
0]F
0iE
0hE
0gE
0fE
0eE
0dE
0cE
0bE
0aE
0mD
0lD
0kD
0jD
0iD
0hD
0gD
0fD
0eD
0qC
0pC
0oC
0nC
0mC
0lC
0kC
0jC
0iC
0uB
0tB
0sB
0rB
0qB
0pB
0oB
0nB
0mB
0lB
0kB
0wA
0vA
0uA
0tA
0sA
0rA
0qA
0pA
0oA
0{@
0z@
0y@
0x@
0w@
0v@
0u@
0t@
0s@
0!@
0~?
0}?
0|?
0{?
0z?
0y?
0x?
0w?
0%?
0$?
0#?
0"?
0!?
0~>
0}>
0|>
0{>
0z>
0V]
0U]
0T]
0S]
0R]
0Q]
0P]
0O]
xN]
xM]
xL]
xK]
0J]
0V\
0U\
0T\
0S\
0R\
0Q\
0P\
0O\
xN\
xM\
xL\
xK\
0J\
0V[
0U[
0T[
0S[
0R[
0Q[
0P[
0O[
0N[
0ZZ
0YZ
0XZ
0WZ
0VZ
0UZ
0TZ
0SZ
0RZ
0^Y
0]Y
0\Y
0[Y
0ZY
0YY
0XY
0WY
xVY
xUY
xTY
xSY
0RY
0^X
0]X
0\X
0[X
0ZX
0YX
0XX
0WX
0VX
0bW
0aW
0`W
0_W
0^W
0]W
0\W
0[W
0ZW
0fV
0eV
0dV
0cV
0bV
0aV
0`V
0_V
0^V
0jU
0iU
0hU
0gU
0fU
0eU
0dU
0cU
xbU
xaU
0`U
0lT
0kT
0jT
0iT
0hT
0gT
0fT
0eT
0dT
0pS
0oS
0nS
0mS
0lS
0kS
0jS
0iS
0hS
0tR
0sR
0rR
0qR
0pR
0oR
0nR
0mR
0lR
0xQ
0wQ
0vQ
0uQ
0tQ
0sQ
0rQ
0qQ
0pQ
0|P
0{P
0zP
0yP
0xP
0wP
0vP
0uP
0tP
0"P
0!P
0~O
0}O
0|O
0{O
0zO
0yO
0xO
0&O
0%O
0$O
0#O
0"O
0!O
0~N
0}N
0|N
0Xm
0Wm
0Vm
0Um
0Tm
0Sm
0Rm
0Qm
0Pm
0Om
0Nm
0Mm
0Lm
0Xl
0Wl
0Vl
0Ul
0Tl
0Sl
0Rl
0Ql
0Pl
0Ol
0Nl
0Ml
0Ll
0Xk
0Wk
0Vk
0Uk
0Tk
0Sk
0Rk
0Qk
0Pk
0\j
0[j
0Zj
0Yj
0Xj
0Wj
0Vj
0Uj
0Tj
0`i
0_i
0^i
0]i
0\i
0[i
0Zi
0Yi
0Xi
0Wi
0Vi
0Ui
0Ti
0`h
0_h
0^h
0]h
0\h
0[h
0Zh
0Yh
0Xh
0dg
0cg
0bg
0ag
0`g
0_g
0^g
0]g
0\g
0hf
0gf
0ff
0ef
0df
0cf
0bf
0af
0`f
0le
0ke
0je
0ie
0he
0ge
0fe
0ee
0de
0ce
0be
0nd
0md
0ld
0kd
0jd
0id
0hd
0gd
0fd
0rc
0qc
0pc
0oc
0nc
0mc
0lc
0kc
0jc
0vb
0ub
0tb
0sb
0rb
0qb
0pb
0ob
0nb
0za
0ya
0xa
0wa
0va
0ua
0ta
0sa
0ra
0qa
0}`
0|`
0{`
0z`
0y`
0x`
0w`
0v`
0u`
0#`
0"`
0!`
0~_
0}_
0|_
0{_
0z_
0y_
0'_
0&_
0%_
0$_
0#_
0"_
0!_
0~^
0}^
0\#!
0[#!
0Z#!
0Y#!
0X#!
0W#!
0V#!
0U#!
0T#!
0`"!
0_"!
0^"!
0]"!
0\"!
0["!
0Z"!
0Y"!
0X"!
0d!!
0c!!
0b!!
0a!!
0`!!
0_!!
0^!!
0]!!
0\!!
0h~
0g~
0f~
0e~
0d~
0c~
0b~
0a~
0`~
0l}
0k}
0j}
0i}
0h}
0g}
0f}
0e}
0d}
0p|
0o|
0n|
0m|
0l|
0k|
0j|
0i|
0h|
0t{
0s{
0r{
0q{
0p{
0o{
0n{
0m{
0l{
0xz
0wz
0vz
0uz
0tz
0sz
0rz
0qz
0pz
0|y
0{y
0zy
0yy
0xy
0wy
0vy
0uy
0ty
0"y
0!y
0~x
0}x
0|x
0{x
0zx
0yx
0xx
0&x
0%x
0$x
0#x
0"x
0!x
0~w
0}w
0|w
0*w
0)w
0(w
0'w
0&w
0%w
0$w
0#w
0"w
0.v
0-v
0,v
0+v
0*v
0)v
0(v
0'v
0&v
02u
01u
00u
0/u
0.u
0-u
0,u
0+u
0*u
06t
05t
04t
03t
02t
01t
00t
0/t
0.t
0:s
09s
08s
07s
06s
05s
04s
03s
02s
x|'!
x}'!
xe(!
$end
#1
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0.$
11$
12$
04$
07$
0>$
0A$
0D$
0G$
0N$
0Q$
0T$
0W$
0^$
0a$
0d$
0g$
1i$
1f$
1c$
1`$
1Y$
1V$
1S$
1P$
1I$
1F$
1C$
1@$
19$
16$
0,$
1c!
0d!
0b!
0-$
0'$
0;$
0<$
0=$
0($
0K$
0L$
0M$
0)$
0[$
0\$
0]$
0r#
0o#
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0K#
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
1C!
1B!
1A!
1@!
1?!
1>!
1=!
0<!
0;!
0:!
09!
08!
07!
06!
15!
14!
1T%
1S%
1R%
1Q%
1P%
1t!
1s!
1r!
1q!
1p!
1o!
1n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
1&"
1%"
1$"
1#"
1""
1!"
1~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
1@
1?
1>
1=
1<
1;
1:
09
08
07
06
05
04
03
12
11
1u*
1t*
1s*
1r*
1q*
1p*
1o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
1c(!
1`(!
1](!
1Z(!
1S(!
1P(!
1M(!
1J(!
1C(!
b0 {%
0>*
0?*
b0 @*
0A*
0B*
0C*
0D*
b0 E*
0F*
0G*
0H*
0I*
b0 J*
0K*
b0 L*
0M*
0N*
0O*
0P*
1D*
b11 E*
0'"
0)"
0-"
0."
0/"
1Z%
0m%
02"
0("
0T!
0D%
0V%
0U%
0l%
0k%
11"
10"
06"
05"
04"
03"
0g"
0h"
0o%
0N#
0L#
1'o
1)o
1-o
1/o
13o
15o
19o
1;o
1xo
1zo
1~o
1"p
1&p
1(p
1,p
1.p
1kp
1mp
1qp
1sp
1wp
1yp
1}p
1!q
1^q
1`q
1dq
1fq
1jq
1lq
1pq
1rq
1+%!
1-%!
11%!
13%!
17%!
19%!
1=%!
1?%!
1|%!
1~%!
1$&!
1&&!
1*&!
1,&!
10&!
12&!
1o&!
1q&!
1u&!
1w&!
1{&!
1}&!
1#'!
1%'!
1b'!
1d'!
1h'!
1j'!
1n'!
1p'!
1t'!
1v'!
1Un
1Wn
1[n
1]n
1an
1cn
1gn
1in
1mn
1on
1sn
1un
1yn
1{n
1!o
1#o
1Ho
1Jo
1No
1Po
1To
1Vo
1Zo
1\o
1`o
1bo
1fo
1ho
1lo
1no
1ro
1to
1;p
1=p
1Ap
1Cp
1Gp
1Ip
1Mp
1Op
1Sp
1Up
1Yp
1[p
1_p
1ap
1ep
1gp
1.q
10q
14q
16q
1:q
1<q
1@q
1Bq
1Fq
1Hq
1Lq
1Nq
1Rq
1Tq
1Xq
1Zq
1Y$!
1[$!
1_$!
1a$!
1e$!
1g$!
1k$!
1m$!
1q$!
1s$!
1w$!
1y$!
1}$!
1!%!
1%%!
1'%!
1L%!
1N%!
1R%!
1T%!
1X%!
1Z%!
1^%!
1`%!
1d%!
1f%!
1j%!
1l%!
1p%!
1r%!
1v%!
1x%!
1?&!
1A&!
1E&!
1G&!
1K&!
1M&!
1Q&!
1S&!
1W&!
1Y&!
1]&!
1_&!
1c&!
1e&!
1i&!
1k&!
12'!
14'!
18'!
1:'!
1>'!
1@'!
1D'!
1F'!
1J'!
1L'!
1P'!
1R'!
1V'!
1X'!
1\'!
1^'!
1k$
1e(!
1#r
0`'!
0Z'!
0T'!
0N'!
0H'!
0B'!
0<'!
06'!
0m&!
0g&!
0a&!
0[&!
0U&!
0O&!
0I&!
0C&!
0z%!
0t%!
0n%!
0h%!
0b%!
0\%!
0V%!
0P%!
0)%!
0#%!
0{$!
0u$!
0o$!
0i$!
0c$!
0]$!
0\q
0Vq
0Pq
0Jq
0Dq
0>q
08q
02q
0ip
0cp
0]p
0Wp
0Qp
0Kp
0Ep
0?p
0vo
0po
0jo
0do
0^o
0Xo
0Ro
0Lo
0%o
0}n
0wn
0qn
0kn
0en
0_n
0Yn
0x'!
0r'!
0l'!
0f'!
0''!
0!'!
0y&!
0s&!
04&!
0.&!
0(&!
0"&!
0A%!
0;%!
05%!
0/%!
0tq
0nq
0hq
0bq
0#q
0{p
0up
0op
00p
0*p
0$p
0|o
0=o
07o
01o
0+o
0U
1A
0w
0M#
0e*
1d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0Y%
0X%
0W%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
1G%
1F%
1E%
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
1p#
1K#
1=/
1B2
16B
12R
17R
18R
14b
19b
1[r
0^-
1Fv
1Kv
1<2
1C2
10B
17B
1,R
11R
1.b
13b
1Xr
0]-
1@v
1Ev
162
1=2
1*B
11B
1&R
1+R
1(b
1-b
1Ur
0\-
1:v
1?v
102
172
1$B
1+B
1<Q
1%R
1=a
1'b
1Rr
0[-
1Pu
19v
1F1
112
1:A
1%B
16Q
1;Q
17a
1<a
1Kr
0Z-
1Ju
1Ou
1@1
1G1
14A
1;A
10Q
15Q
11a
16a
1Hr
0Y-
1Du
1Iu
1:1
1A1
1.A
15A
1*Q
1/Q
1+a
10a
1Er
0X-
1>u
1Cu
141
1;1
1(A
1/A
1@P
1)Q
1A`
1*a
1Br
0W-
1Tt
1=u
1J0
151
1>@
1)A
1:P
1?P
1;`
1@`
1;r
0V-
1Nt
1St
1D0
1K0
18@
1?@
14P
19P
15`
1:`
18r
0U-
1Ht
1Mt
1>0
1E0
12@
19@
1.P
13P
1/`
14`
15r
0T-
1Bt
1Gt
180
1?0
1,@
13@
1DO
1-P
1E_
1.`
12r
0S-
1Xs
1At
1N/
190
1B?
1-@
1>O
1CO
1?_
1D_
1+r
0R-
1Rs
1Ws
1H/
1O/
1<?
1C?
18O
1=O
19_
1>_
1(r
0Q-
1Ls
1Qs
1B/
1I/
16?
1=?
12O
17O
13_
18_
1%r
0P-
1Fs
1Ks
1</
1C/
10?
17?
11O
12_
1"r
0O-
1Es
1Lv
0b(!
0_(!
0\(!
0Y(!
0R(!
0O(!
0L(!
0I(!
0B(!
1?(!
1@(!
1<(!
1=(!
19(!
1:(!
12(!
13(!
1/(!
10(!
0,(!
0-(!
1)(!
1*(!
0&(!
1'+
1'(!
1.(!
1D(!
1K(!
1N(!
1Q(!
1T(!
1[(!
1^(!
1a(!
1d(!
0Nv
0Gs
0|q
04_
03O
09?
02?
0E/
0>/
0Ms
0Hs
0:_
05_
09O
04O
0??
08?
0K/
0D/
0Ss
0Ns
0@_
0;_
0?O
0:O
0E?
0>?
0Q/
0J/
0Ys
0Ts
0F_
0A_
0EO
0@O
0/@
0D?
0;0
0P/
0Ct
0Zs
00`
0G_
0/P
0FO
05@
0.@
0A0
0:0
0It
0Dt
06`
01`
05P
00P
0;@
04@
0G0
0@0
0Ot
0Jt
0<`
07`
0;P
06P
0A@
0:@
0M0
0F0
0Ut
0Pt
0B`
0=`
0AP
0<P
0+A
0@@
071
0L0
0?u
0Vt
0,a
0C`
0+Q
0BP
01A
0*A
0=1
061
0Eu
0@u
02a
0-a
01Q
0,Q
07A
00A
0C1
0<1
0Ku
0Fu
08a
03a
07Q
02Q
0=A
06A
0I1
0B1
0Qu
0Lu
0>a
09a
0=Q
08Q
0'B
0<A
032
0H1
0;v
0Ru
0)b
0?a
0'R
0>Q
0-B
0&B
092
022
0Av
0<v
0/b
0*b
0-R
0(R
03B
0,B
0?2
082
0Gv
0Bv
05b
00b
03R
0.R
09B
02B
0E2
0>2
0Mv
0Hv
0;b
06b
0:R
09R
04R
08B
0D2
0?/
1@/
1F2
1:B
15R
1;R
17b
1=b
1Iv
1Ov
1@2
14B
1/R
11b
1Cv
1:2
1.B
1)R
1+b
1=v
142
1(B
1?Q
1@a
1Su
1J1
1>A
19Q
1:a
1Mu
1D1
18A
13Q
14a
1Gu
1>1
12A
1-Q
1.a
1Au
181
1,A
1CP
1D`
1Wt
1N0
1B@
1=P
1>`
1Qt
1H0
1<@
17P
18`
1Kt
1B0
16@
11P
12`
1Et
1<0
10@
1GO
1H_
1[s
1R/
1F?
1AO
1B_
1Us
1L/
1@?
1;O
1<_
1Os
1F/
1:?
15O
16_
1Is
14?
1&r
0|'!
0X(!
0W(!
0V(!
0$(!
0H(!
0G(!
0F(!
0#(!
0%+
01(!
0&+
1((!
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0}'!
0}q
0&?
0;s
0(_
0'O
0(?
04/
0=s
0*_
0)O
0*?
06/
0?s
0,_
0+O
0,?
08/
0As
0._
0-O
0"@
0.0
07t
0$`
0#P
0$@
000
09t
0&`
0%P
0&@
020
0;t
0(`
0'P
0(@
040
0=t
0*`
0)P
0|@
0*1
03u
0~`
0}P
0~@
0,1
05u
0"a
0!Q
0"A
0.1
07u
0$a
0#Q
0$A
001
09u
0&a
0%Q
0xA
0&2
0/v
0{a
0yQ
0zA
0(2
01v
0}a
0{Q
0|A
0*2
05v
03v
0#b
0!b
0!R
0}Q
0~A
0,2
02/
1l/
1r2
1fB
1aR
1gR
1cb
1ib
1uv
1{v
1l2
1`B
1[R
1]b
1ov
1f2
1ZB
1UR
1Wb
1iv
1`2
1TB
1kQ
1la
1!v
1v1
1jA
1eQ
1fa
1yu
1p1
1dA
1_Q
1`a
1su
1j1
1^A
1YQ
1Za
1mu
1d1
1XA
1oP
1p`
1%u
1z0
1n@
1iP
1j`
1}t
1t0
1h@
1cP
1d`
1wt
1n0
1b@
1]P
1^`
1qt
1h0
1\@
1sO
1t_
1)t
1~/
1r?
1mO
1n_
1#t
1x/
1l?
1gO
1h_
1{s
1r/
1f?
1aO
1b_
1us
1`?
1)r
0$+
04(!
1"(!
0~q
0b?
0ws
0d_
0cO
0h?
0t/
0}s
0j_
0iO
0n?
0z/
0%t
0p_
0oO
0t?
0"0
0+t
0v_
0uO
0^@
0j0
0st
0``
0_P
0d@
0p0
0yt
0f`
0eP
0j@
0v0
0!u
0l`
0kP
0p@
0|0
0'u
0r`
0qP
0ZA
0f1
0ou
0\a
0[Q
0`A
0l1
0uu
0ba
0aQ
0fA
0r1
0{u
0ha
0gQ
0lA
0x1
0#v
0na
0mQ
0VB
0b2
0kv
0Yb
0WR
0\B
0h2
0qv
0_b
0]R
0bB
0n2
0}v
0wv
0kb
0eb
0iR
0cR
0hB
0t2
0n/
1p/
1v2
1jB
1eR
1kR
1gb
1mb
1yv
1!w
1p2
1dB
1_R
1ab
1sv
1j2
1^B
1YR
1[b
1mv
1d2
1XB
1oQ
1pa
1%v
1z1
1nA
1iQ
1ja
1}u
1t1
1hA
1cQ
1da
1wu
1n1
1bA
1]Q
1^a
1qu
1h1
1\A
1sP
1t`
1)u
1~0
1r@
1mP
1n`
1#u
1x0
1l@
1gP
1h`
1{t
1r0
1f@
1aP
1b`
1ut
1l0
1`@
1wO
1x_
1-t
1$0
1v?
1qO
1r_
1't
1|/
1p?
1kO
1l_
1!t
1v/
1j?
1eO
1f_
1ys
1d?
1,r
0#+
0;(!
16(!
0xq
0Y>
0or
0\^
0[N
0X>
0e.
0nr
0[^
0ZN
0W>
0d.
0mr
0Z^
0YN
0V>
0c.
0lr
0Y^
0XN
0U>
0b.
0kr
0X^
0WN
0T>
0a.
0jr
0W^
0VN
0S>
0`.
0ir
0V^
0UN
0R>
0_.
0hr
0U^
0TN
0Q>
0^.
0gr
0T^
0SN
0P>
0].
0fr
0S^
0RN
0O>
0\.
0er
0R^
0QN
0N>
0[.
0dr
0Q^
0PN
0M>
0Z.
0cr
0P^
0ON
0L>
0Y.
0br
0O^
0NN
0K>
0X.
0`r
0ar
0M^
0N^
0LN
0MN
0J>
0W.
0f.
1,3
193
133
126
1(F
1vU
1#V
1|U
1)V
1xe
1%f
1~e
1+f
1*z
15z
10z
1;z
1-3
1,6
1"F
1,U
1{U
1.e
1}e
1@y
1/z
1&6
136
1zE
1)F
1&U
1uU
1(e
1we
1:y
1)z
1~5
1-6
1tE
1#F
1~T
1+U
1"e
1-e
14y
1?y
165
1'6
1,E
1{E
1xT
1%U
1zd
1'e
1.y
19y
105
1!6
1&E
1uE
10T
1}T
12d
1!e
1Dx
13y
1*5
175
1~D
1-E
1*T
1wT
1,d
1yd
1>x
1-y
1$5
115
1xD
1'E
1$T
1/T
1&d
11d
18x
1Cx
1:4
1+5
10D
1!E
1|S
1)T
1~c
1+d
12x
1=x
144
1%5
1*D
1yD
14S
1#T
16c
1%d
1Hw
17x
1.4
1;4
1$D
11D
1.S
1{S
10c
1}c
1Bw
11x
1(4
154
1|C
1+D
1(S
13S
1*c
15c
1<w
1Gw
1>3
1/4
14C
1%D
1"S
1-S
1$c
1/c
16w
1Aw
183
1)4
1.C
1}C
1'S
1)c
1;w
1<z
123
1?3
1(C
15C
1!S
1#c
15w
16z
1"C
1/C
13r
0"+
0>(!
17(!
0.r
01C
0$C
08z
07w
0%c
0#S
07C
0*C
0A3
043
0>z
0=w
0+c
0)S
0!D
00C
0+4
0:3
0Cw
08w
01c
0&c
0/S
0$S
0'D
06C
014
0@3
0Iw
0>w
07c
0,c
05S
0*S
0-D
0~C
074
0*4
03x
0Dw
0!d
02c
0}S
00S
03D
0&D
0=4
004
09x
0Jw
0'd
08c
0%T
06S
0{D
0,D
0'5
064
0?x
04x
0-d
0"d
0+T
0~S
0#E
02D
0-5
0<4
0Ex
0:x
03d
0(d
01T
0&T
0)E
0zD
035
0&5
0/y
0@x
0{d
0.d
0yT
0,T
0/E
0"E
095
0,5
05y
0Fx
0#e
04d
0!U
02T
0wE
0(E
0#6
025
0;y
00y
0)e
0|d
0'U
0zT
0}E
0.E
0)6
085
0Ay
06y
0/e
0$e
0-U
0"U
0%F
0vE
0/6
0"6
0+z
0<y
0ye
0*e
0wU
0(U
0+F
0|E
056
0(6
01z
0By
0!f
00e
0}U
0.U
0$F
0.6
0/3
0=z
02z
07z
0,z
0-f
0"f
0'f
0ze
0+V
0~U
0%V
0xU
0*F
046
053
0;3
0.3
103
1<3
163
166
1,F
1yU
1!V
1{e
1)f
1#f
1/f
1-z
19z
13z
1?z
106
1&F
1/U
11e
1Cy
1*6
1~E
1)U
1+e
1=y
1$6
1xE
1#U
1%e
17y
1:5
10E
1{T
1}d
11y
145
1*E
13T
15d
1Gx
1.5
1$E
1-T
1/d
1Ax
1(5
1|D
1'T
1)d
1;x
1>4
14D
1!T
1#d
15x
184
1.D
17S
19c
1Kw
124
1(D
11S
13c
1Ew
1,4
1"D
1+S
1-c
1?w
1B3
18C
1%S
1'c
19w
12C
1,C
1&C
16r
0!+
0A(!
18(!
0/r
0vB
0xB
0zB
0+w
0wb
0uR
0|B
0(3
0-w
0yb
0wR
0rC
0|3
0/w
0{b
0yR
0tC
0~3
01w
0}b
0{R
0vC
0"4
0'x
0sc
0qS
0xC
0$4
0)x
0uc
0sS
0nD
0x4
0+x
0wc
0uS
0pD
0z4
0-x
0yc
0wS
0rD
0|4
0#y
0od
0mT
0tD
0~4
0%y
0qd
0oT
0jE
0t5
0'y
0sd
0qT
0lE
0v5
0)y
0ud
0sT
0nE
0x5
0%z
0!z
0#z
0}y
0se
0oe
0qe
0me
0mU
0kU
0pE
0z5
0$3
0&3
0"3
1\3
1h3
1b3
1b6
1XF
1GV
1MV
1If
1Uf
1Of
1[f
1Yz
1ez
1_z
1kz
1\6
1RF
1[U
1]e
1oy
1V6
1LF
1UU
1We
1iy
1P6
1FF
1OU
1Qe
1cy
1f5
1\E
1IU
1Ke
1]y
1`5
1VE
1_T
1ad
1sx
1Z5
1PE
1YT
1[d
1mx
1T5
1JE
1ST
1Ud
1gx
1j4
1`D
1MT
1Od
1ax
1d4
1ZD
1cS
1ec
1ww
1^4
1TD
1]S
1_c
1qw
1X4
1ND
1WS
1Yc
1kw
1n3
1dC
1QS
1Sc
1ew
1^C
1XC
1RC
19r
1~*
00r
0TC
0ZC
0`C
0gw
0Uc
0SS
0fC
0p3
0mw
0[c
0YS
0PD
0Z4
0sw
0ac
0_S
0VD
0`4
0yw
0gc
0eS
0\D
0f4
0cx
0Qd
0OT
0bD
0l4
0ix
0Wd
0UT
0LE
0V5
0ox
0]d
0[T
0RE
0\5
0ux
0cd
0aT
0XE
0b5
0_y
0Me
0KU
0^E
0h5
0ey
0Se
0QU
0HF
0R6
0ky
0Ye
0WU
0NF
0X6
0qy
0_e
0]U
0TF
0^6
0mz
0az
0gz
0[z
0]f
0Qf
0Wf
0Kf
0OV
0IV
0ZF
0d6
0d3
0j3
0^3
1`3
1l3
1f3
1f6
1\F
1KV
1QV
1Mf
1Yf
1Sf
1_f
1]z
1iz
1cz
1oz
1`6
1VF
1_U
1ae
1sy
1Z6
1PF
1YU
1[e
1my
1T6
1JF
1SU
1Ue
1gy
1j5
1`E
1MU
1Oe
1ay
1d5
1ZE
1cT
1ed
1wx
1^5
1TE
1]T
1_d
1qx
1X5
1NE
1WT
1Yd
1kx
1n4
1dD
1QT
1Sd
1ex
1h4
1^D
1gS
1ic
1{w
1b4
1XD
1aS
1cc
1uw
1\4
1RD
1[S
1]c
1ow
1r3
1hC
1US
1Wc
1iw
1bC
1\C
1VC
1<r
0yq
0i>
0h>
0g>
0!s
0l^
0kN
0f>
0s.
0~r
0k^
0jN
0e>
0r.
0}r
0j^
0iN
0d>
0q.
0|r
0i^
0hN
0c>
0p.
0{r
0h^
0gN
0b>
0o.
0zr
0g^
0fN
0a>
0n.
0yr
0f^
0eN
0`>
0m.
0xr
0e^
0dN
0_>
0l.
0wr
0d^
0cN
0^>
0k.
0vr
0c^
0bN
0]>
0j.
0ur
0b^
0aN
0\>
0i.
0tr
0a^
0`N
0[>
0h.
0pr
0rr
0qr
0sr
0]^
0_^
0^^
0`^
0^N
0_N
0Z>
0g.
0u.
0t.
0v.
1z6
1w7
1(7
1%8
1"7
1}7
1/7
1":
1zI
1jX
1iY
1pX
1oY
1lh
1ki
1xh
1wi
1rh
1qi
1~h
1}i
1||
1w}
1*}
1%~
1$}
1}}
10}
1+~
1)7
1z9
1tI
1"X
1{X
1$h
1}h
14|
1/}
1#7
1t9
1nI
1zW
1uX
1|g
1wh
1.|
1)}
1{6
1n9
1hI
1tW
1oX
1vg
1qh
1(|
1#}
1&9
1#:
1~H
1{I
1nW
1iX
1pg
1kh
1"|
1{|
1~8
1{9
1xH
1uI
1&W
1!X
1(g
1#h
18{
13|
1x8
1u9
1rH
1oI
1~V
1yW
1"g
1{g
12{
1-|
1r8
1o9
1lH
1iI
1xV
1sW
1zf
1ug
1,{
1'|
1*8
1'9
1$H
1!I
1rV
1mW
1tf
1og
1&{
1!|
1$8
1!9
1|G
1yH
1%W
1'g
17{
1,~
1|7
1y8
1vG
1sH
1}V
1!g
11{
1&~
1v7
1s8
1pG
1mH
1wV
1yf
1+{
1~}
1.7
1+8
1(G
1%H
1qV
1sf
1%{
1x}
1"G
1}G
1zF
1wG
1tF
1qG
1Cr
0>r
0sG
0vF
0yG
0|F
0!H
0$G
0z}
0'{
0uf
0sV
0'H
0*G
0-8
007
0"~
0-{
0{f
0yV
0oH
0rG
0u8
0x7
0(~
03{
0#g
0!W
0uH
0xG
0{8
0~7
0.~
09{
0)g
0'W
0{H
0~G
0#9
0&8
0#|
0({
0qg
0vf
0oW
0tV
0#I
0&H
0)9
0,8
0)|
0.{
0wg
0|f
0uW
0zV
0kI
0nH
0q9
0t8
0/|
04{
0}g
0$g
0{W
0"W
0qI
0tH
0w9
0z8
05|
0:{
0%h
0*g
0#X
0(W
0wI
0zH
0}9
0"9
0}|
0$|
0mh
0rg
0kX
0pW
0}I
0"I
0%:
0(9
0%}
0*|
0sh
0xg
0qX
0vW
0jI
0p9
0}6
0+}
00|
0yh
0~g
0wX
0|W
0pI
0v9
0%7
01}
06|
0!i
0&h
0}X
0$X
0vI
0|9
0+7
0-~
02}
0!~
0&}
0'~
0,}
0y}
0~|
0!j
0"i
0si
0th
0yi
0zh
0mi
0nh
0qY
0rX
0kY
0lX
0|I
0$:
017
0!8
0$7
0'8
0*7
0y7
0|6
1~6
1z7
1,7
1(8
1&7
1"8
127
1&:
1~I
1mX
1sX
1oh
1oi
1{h
1{i
1uh
1ui
1#i
1#j
1!}
1{}
1-}
1)~
1'}
1#~
13}
1/~
1~9
1xI
1%X
1'h
17|
1x9
1rI
1}W
1!h
11|
1r9
1lI
1wW
1yg
1+|
1*9
1$I
1qW
1sg
1%|
1$9
1|H
1)W
1+g
1;{
1|8
1vH
1#W
1%g
15{
1v8
1pH
1{V
1}f
1/{
1.8
1(H
1uV
1wf
1){
1"H
1zG
1tG
1,G
1&G
1~F
1xF
1Fr
0?r
0jF
0lF
0nF
0pF
0fG
0hG
0jG
0yz
0if
0gV
0lG
0r7
0{z
0kf
0iV
0bH
0h8
0}z
0mf
0kV
0dH
0j8
0!{
0of
0mV
0fH
0l8
0u{
0eg
0cW
0hH
0n8
0w{
0gg
0eW
0^I
0d9
0y{
0ig
0gW
0`I
0f9
0{{
0kg
0iW
0bI
0h9
0s}
0w|
0o}
0s|
0q}
0u|
0m}
0q|
0gi
0gh
0ci
0ch
0ei
0eh
0ai
0ah
0aX
0_X
0dI
0j9
0v6
0n7
0r6
0p7
0t6
0l7
0p6
1L7
1H8
1X7
1T8
1R7
1N8
1^7
1R:
1LJ
1;Y
1AY
1=i
1=j
1Ii
1Ij
1Ci
1Cj
1Oi
1Oj
1M}
1I~
1Y}
1U~
1S}
1O~
1_}
1[~
1L:
1FJ
1QX
1Sh
1c|
1F:
1@J
1KX
1Mh
1]|
1@:
1:J
1EX
1Gh
1W|
1V9
1PI
1?X
1Ah
1Q|
1P9
1JI
1UW
1Wg
1g{
1J9
1DI
1OW
1Qg
1a{
1D9
1>I
1IW
1Kg
1[{
1Z8
1TH
1CW
1Eg
1U{
1NH
1HH
1BH
1XG
1RG
1LG
1FG
1Ir
0@r
0HG
0NG
0TG
0ZG
0DH
0JH
0PH
0W{
0Gg
0EW
0VH
0\8
0]{
0Mg
0KW
0@I
0F9
0c{
0Sg
0QW
0FI
0L9
0i{
0Yg
0WW
0LI
0R9
0S|
0Ch
0AX
0RI
0X9
0Y|
0Ih
0GX
0<J
0B:
0_|
0Oh
0MX
0BJ
0H:
0e|
0Uh
0SX
0HJ
0N:
0]~
0a}
0Q~
0U}
0W~
0[}
0K~
0O}
0Qj
0Qi
0Ej
0Ei
0Kj
0Ki
0?j
0?i
0CY
0=Y
0NJ
0T:
0`7
0P8
0T7
0V8
0Z7
0J8
0N7
1P7
1L8
1\7
1X8
1V7
1R8
1b7
1V:
1PJ
1?Y
1EY
1Ai
1Aj
1Mi
1Mj
1Gi
1Gj
1Si
1Sj
1Q}
1M~
1]}
1Y~
1W}
1S~
1c}
1_~
1P:
1JJ
1UX
1Wh
1g|
1J:
1DJ
1OX
1Qh
1a|
1D:
1>J
1IX
1Kh
1[|
1Z9
1TI
1CX
1Eh
1U|
1T9
1NI
1YW
1[g
1k{
1N9
1HI
1SW
1Ug
1e{
1H9
1BI
1MW
1Og
1_{
1^8
1XH
1GW
1Ig
1Y{
1RH
1LH
1FH
1\G
1VG
1PG
1JG
1Lr
0zq
0y>
0x>
0w>
0v>
0u>
0t>
0s>
01s
0|^
0{N
0r>
0!/
00s
0{^
0zN
0q>
0~.
0/s
0z^
0yN
0p>
0}.
0.s
0y^
0xN
0o>
0|.
0-s
0x^
0wN
0n>
0{.
0,s
0w^
0vN
0m>
0z.
0+s
0v^
0uN
0l>
0y.
0*s
0u^
0tN
0k>
0x.
0"s
0&s
0$s
0(s
0#s
0's
0%s
0)s
0m^
0q^
0o^
0s^
0n^
0r^
0p^
0t^
0rN
0sN
0j>
0w.
0%/
0#/
0'/
0"/
0&/
0$/
0(/
1j:
1c<
1f;
1_=
1v:
1o<
1r;
1k=
1p:
1i<
1l;
1e=
1|:
1u<
1y;
1p=
1rM
1fZ
1a\
1lZ
1g\
1hj
1cl
1dk
1cm
1tj
1ol
1pk
1om
1nj
1il
1jk
1im
1zj
1ul
1vk
1um
1t~
1k"!
1p!!
1g#!
1"!!
1w"!
1|!!
1s#!
1z~
1q"!
1v!!
1m#!
1(!!
1}"!
1$"!
1y#!
1s;
1j=
1lM
1s[
1uk
1#"!
1z#!
1m;
1d=
1fM
1m[
1ok
1{!!
1t#!
1g;
1^=
1`M
1g[
1ik
1u!!
1n#!
1}:
1t<
1vL
1a[
1ck
1o!!
1h#!
1w:
1n<
1pL
1wZ
1yj
1'!!
1~"!
1q:
1h<
1jL
1qZ
1sj
1!!!
1x"!
1k:
1b<
1dL
1kZ
1mj
1y~
1r"!
1x;
1q=
1zK
1sM
1eZ
1gj
1s~
1l"!
1tK
1mM
1nK
1gM
1hK
1aM
1zJ
1wL
1tJ
1qL
1nJ
1kL
1hJ
1eL
1Sr
0Nr
0gL
0jJ
0mL
0pJ
0sL
0vJ
0yL
0|J
0cM
0jK
0iM
0pK
0oM
0vK
0n"!
0u~
0ij
0gZ
0uM
0|K
0s=
0z;
0t"!
0{~
0oj
0mZ
0fL
0d<
0m:
0z"!
0#!!
0uj
0sZ
0lL
0j<
0s:
0"#!
0)!!
0{j
0yZ
0rL
0p<
0y:
0j#!
0q!!
0ek
0c[
0xL
0v<
0!;
0p#!
0w!!
0kk
0i[
0bM
0`=
0i;
0v#!
0}!!
0qk
0o[
0hM
0f=
0o;
0|#!
0%"!
0wk
0u[
0nM
0l=
0u;
0{#!
0&"!
0!#!
0*!!
0o#!
0x!!
0s"!
0|~
0u#!
0~!!
0y"!
0$!!
0i#!
0r!!
0m"!
0v~
0wm
0xk
0wl
0|j
0km
0lk
0kl
0pj
0qm
0rk
0ql
0vj
0em
0fk
0el
0jj
0i\
0nZ
0c\
0hZ
0tM
0r=
0{;
0w<
0~:
0g=
0n;
0k<
0r:
0m=
0t;
0q<
0x:
0a=
0h;
0e<
0l:
1n:
1f<
1j;
1b=
1z:
1r<
1v;
1n=
1t:
1l<
1p;
1h=
1";
1x<
1|;
1t=
1vM
1iZ
1oZ
1kj
1gl
1gk
1gm
1wj
1sl
1sk
1sm
1qj
1ml
1mk
1mm
1}j
1yl
1yk
1ym
1w~
1o"!
1s!!
1k#!
1%!!
1{"!
1!"!
1w#!
1}~
1u"!
1y!!
1q#!
1+!!
1##!
1'"!
1}#!
1pM
1jM
1dM
1zL
1tL
1nL
1hL
1~K
1xK
1rK
1lK
1~J
1xJ
1rJ
1lJ
1Vr
0Or
0^J
0`J
0bJ
0dJ
0^K
0`K
0bK
0dK
0ZL
0\L
0^L
0`L
0VM
0XM
0ZM
0c#!
0k!!
0g"!
0o~
0_#!
0g!!
0c"!
0k~
0a#!
0i!!
0e"!
0m~
0]#!
0e!!
0a"!
0i~
0_m
0_k
0_l
0cj
0[m
0[k
0[l
0_j
0]m
0]k
0]l
0aj
0Ym
0Yk
0Yl
0]j
0]Z
0[Z
0\M
0Z=
0b;
0^<
0f:
0V=
0^;
0Z<
0b:
0X=
0`;
0\<
0d:
0T=
0\;
0X<
0`:
1<;
14=
18<
10>
1H;
1@=
1D<
1<>
1B;
1:=
1><
16>
1N;
1F=
1J<
1B>
1DN
17[
1=[
19k
15m
15l
15n
1Ek
1Am
1Al
1An
1?k
1;m
1;l
1;n
1Kk
1Gm
1Gl
1Gn
1E!!
1=#!
1A"!
19$!
1Q!!
1I#!
1M"!
1E$!
1K!!
1C#!
1G"!
1?$!
1W!!
1O#!
1S"!
1K$!
1>N
18N
12N
1HM
1BM
1<M
16M
1LL
1FL
1@L
1:L
1LK
1FK
1@K
1:K
1Yr
0Pr
0<K
0BK
0HK
0NK
0<L
0BL
0HL
0NL
08M
0>M
0DM
0JM
04N
0:N
0@N
0M$!
0U"!
0Q#!
0Y!!
0A$!
0I"!
0E#!
0M!!
0G$!
0O"!
0K#!
0S!!
0;$!
0C"!
0?#!
0G!!
0In
0Il
0Im
0Mk
0=n
0=l
0=m
0Ak
0Cn
0Cl
0Cm
0Gk
07n
07l
07m
0;k
0?[
09[
0FN
0D>
0L<
0H=
0P;
08>
0@<
0<=
0D;
0>>
0F<
0B=
0J;
02>
0:<
06=
0>;
1@;
18=
1<<
14>
1L;
1D=
1H<
1@>
1F;
1>=
1B<
1:>
1R;
1J=
1N<
1F>
1HN
1;[
1A[
1=k
19m
19l
19n
1Ik
1Em
1El
1En
1Ck
1?m
1?l
1?n
1Ok
1Km
1Kl
1Kn
1I!!
1A#!
1E"!
1=$!
1U!!
1M#!
1Q"!
1I$!
1O!!
1G#!
1K"!
1C$!
1[!!
1S#!
1W"!
1O$!
1BN
1<N
16N
1LM
1FM
1@M
1:M
1PL
1JL
1DL
1>L
1PK
1JK
1DK
1>K
1\r
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0%.
0/-
07-
03-
0;-
01-
09-
05-
0=-
00-
08-
04-
0<-
02-
0:-
06-
0>-
0D.
0L.
0H.
0P.
0F.
0N.
0J.
0R.
0E.
0M.
0I.
0Q.
0G.
0O.
0K.
0S.
0B.
0C.
0$.
0r-
0z-
0v-
0~-
0t-
0|-
0x-
0".
0s-
0{-
0w-
0!.
0u-
0}-
0y-
0#.
1Vn
1<p
1Io
1/q
1bn
1Hp
1Uo
1;q
1\n
1Bp
1Oo
15q
1hn
1Np
1[o
1Aq
1nn
1tn
0vn
0pn
0Cq
0]o
0Pp
0jn
07q
0Qo
0Dp
0^n
0=q
0Wo
0Jp
0dn
01q
0Ko
0>p
0Xn
1Zn
1@p
1Mo
13q
1fn
1Lp
1Yo
1?q
1`n
1Fp
1So
19q
1ln
1Rp
1_o
1Eq
1rn
1xn
0On
0Mn
0+q
0Eo
08p
0Rn
0'q
0Ao
04p
0Nn
0)q
0Co
06p
0Pn
0%q
0?o
02p
0Ln
1(o
1lp
1yo
1_q
14o
1xp
1'p
1kq
1.o
1rp
1!p
1eq
1:o
1~p
1-p
1qq
0sq
0/p
0"q
0<o
0gq
0#p
0tp
00o
0mq
0)p
0zp
06o
0aq
0{o
0np
0*o
1,o
1pp
1}o
1cq
18o
1|p
1+p
1oq
12o
1vp
1%p
1iq
1>o
1$q
11p
1uq
0{+
0%,
0!,
0),
0}+
0',
0#,
0+,
0|+
0&,
0",
0*,
0~+
0(,
0$,
0,,
0V
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
0|,
0{,
0z,
0y,
0x,
0w,
0v,
0u,
0t,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
05+
04+
03+
02+
01+
0/+
0.+
0-+
0,+
0++
0*+
0)+
0(+
0N]
0M]
0L]
0K]
0N\
0M\
0L\
0K\
0VY
0UY
0TY
0SY
0bU
0aU
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0F-
0E-
0D-
0C-
0B-
0A-
0@-
0?-
1O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0D
0C
0B
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
0w(
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
0c)
0b)
0a)
0`)
0_)
0^)
0])
0\)
0[)
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
1T
1S
1R
1Q
1P
1O
1N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0Zr
0Wr
0Tr
0Qr
0Jr
0Gr
0Dr
0Ar
0:r
07r
04r
01r
1i:
1o:
1u:
1{:
1#;
1);
1/;
15;
1e;
1k;
1q;
1w;
1};
1%<
1+<
11<
1a<
1g<
1m<
1s<
1y<
1!=
1'=
1-=
1]=
1c=
1i=
1o=
1u=
1{=
1#>
1)>
1gJ
1mJ
1sJ
1yJ
1!K
1'K
1-K
13K
1gK
1mK
1sK
1yK
1!L
1'L
1-L
13L
1cL
1iL
1oL
1uL
1{L
1#M
1)M
1/M
1_M
1eM
1kM
1qM
1wM
1}M
1%N
1+N
1dZ
1jZ
1pZ
1rZ
1vZ
1xZ
1|Z
1$[
1*[
10[
1`[
1b[
1f[
1h[
1l[
1n[
1r[
1t[
1x[
1~[
1&\
1,\
1`\
1f\
1l\
1r\
1x\
1~\
1&]
1,]
1`]
1f]
1l]
1r]
1x]
1~]
1&^
1,^
1fj
1lj
1rj
1xj
1~j
1&k
1,k
12k
1bk
1hk
1nk
1tk
1zk
1"l
1(l
1.l
1bl
1hl
1nl
1tl
1zl
1"m
1(m
1.m
1bm
1hm
1nm
1tm
1zm
1"n
1(n
1.n
0*r
1r~
1x~
1~~
1&!!
1,!!
12!!
18!!
1>!!
1n!!
1t!!
1z!!
1""!
1("!
1."!
14"!
1:"!
1j"!
1p"!
1v"!
1|"!
1$#!
1*#!
10#!
16#!
1f#!
1l#!
1r#!
1x#!
1~#!
1&$!
1,$!
12$!
1y6
1!7
1'7
1-7
137
197
1?7
1E7
1u7
1{7
1#8
1)8
1/8
158
1;8
1A8
1q8
1w8
1}8
1%9
1+9
119
179
1=9
1m9
1s9
1y9
1!:
1':
1-:
13:
19:
1sF
1yF
1!G
1'G
1-G
13G
19G
1?G
1oG
1uG
1{G
1#H
1)H
1/H
15H
1;H
1kH
1qH
1wH
1}H
1%I
1+I
11I
17I
1gI
1mI
1sI
1yI
1!J
1'J
1-J
13J
1pV
1vV
1|V
1$W
1*W
10W
16W
1<W
1lW
1rW
1xW
1~W
1&X
1,X
12X
18X
1hX
1nX
1tX
1vX
1zX
1|X
1"Y
1(Y
1.Y
14Y
1hY
1nY
1tY
1zY
1"Z
1(Z
1.Z
14Z
1rf
1xf
1~f
1&g
1,g
12g
18g
1>g
1ng
1tg
1zg
1"h
1(h
1.h
14h
1:h
1jh
1ph
1vh
1|h
1$i
1*i
10i
16i
1ji
1pi
1vi
1|i
1$j
1*j
10j
16j
0'r
1${
1*{
10{
16{
1<{
1B{
1H{
1N{
1~{
1&|
1,|
12|
18|
1>|
1D|
1J|
1z|
1"}
1(}
1.}
14}
1:}
1@}
1F}
1v}
1|}
1$~
1*~
10~
16~
1<~
1B~
1+3
113
173
1=3
1C3
1I3
1O3
1U3
1'4
1-4
134
194
1?4
1E4
1K4
1Q4
1#5
1)5
1/5
155
1;5
1A5
1G5
1M5
1}5
1%6
1+6
116
176
1=6
1C6
1I6
1!C
1'C
1-C
13C
19C
1?C
1EC
1KC
1{C
1#D
1)D
1/D
15D
1;D
1AD
1GD
1wD
1}D
1%E
1+E
11E
17E
1=E
1CE
1sE
1yE
1!F
1'F
1-F
13F
19F
1?F
1~R
1&S
1,S
12S
18S
1>S
1DS
1JS
1zS
1"T
1(T
1.T
14T
1:T
1@T
1FT
1vT
1|T
1$U
1*U
10U
16U
1<U
1BU
1tU
1zU
1"V
1(V
1.V
14V
1:V
1@V
1"c
1(c
1.c
14c
1:c
1@c
1Fc
1Lc
1|c
1$d
1*d
10d
16d
1<d
1Bd
1Hd
1xd
1~d
1&e
1,e
12e
18e
1>e
1De
1ve
1|e
1$f
1*f
10f
16f
1<f
1Bf
0$r
14w
1:w
1@w
1Fw
1Lw
1Rw
1Xw
1^w
10x
16x
1<x
1Bx
1Hx
1Nx
1Tx
1Zx
1,y
12y
18y
1>y
1Dy
1Jy
1Py
1Vy
1(z
1.z
14z
1:z
1@z
1Fz
1Lz
1Rz
1;/
1A/
1G/
1M/
1S/
1Y/
1_/
1e/
170
1=0
1C0
1I0
1O0
1U0
1[0
1a0
131
191
1?1
1E1
1K1
1Q1
1W1
1]1
1/2
152
1;2
1A2
1G2
1M2
1S2
1Y2
1/?
15?
1;?
1A?
1G?
1M?
1S?
1Y?
1+@
11@
17@
1=@
1C@
1I@
1O@
1U@
1'A
1-A
13A
19A
1?A
1EA
1KA
1QA
1#B
1)B
1/B
15B
1;B
1AB
1GB
1MB
10O
16O
1<O
1BO
1HO
1NO
1TO
1ZO
1,P
12P
18P
1>P
1DP
1JP
1PP
1VP
1(Q
1.Q
14Q
1:Q
1@Q
1FQ
1LQ
1RQ
1$R
1*R
10R
16R
1<R
1BR
1HR
1NR
11_
17_
1=_
1C_
1I_
1O_
1U_
1[_
1-`
13`
19`
1?`
1E`
1K`
1Q`
1W`
1)a
1/a
15a
1;a
1Aa
1Ga
1Ma
1Sa
1&b
1,b
12b
18b
1>b
1Db
1Jb
1Pb
0!r
1Ds
1Js
1Ps
1Vs
1\s
1bs
1hs
1ns
1@t
1Ft
1Lt
1Rt
1Xt
1^t
1dt
1jt
1<u
1Bu
1Hu
1Nu
1Tu
1Zu
1`u
1fu
18v
1>v
1Dv
1Jv
1Pv
1Vv
1\v
1bv
1*V
1$V
1|Y
1vY
1pY
1jY
1t\
1n\
1h\
1b\
1t]
1n]
1h]
1b]
0d]
0j]
0p]
0v]
0d\
0j\
0p\
0v\
0lY
0rY
0xY
0~Y
0&V
0,V
0<,
0;,
0:,
0~X
0xX
09,
0v[
0p[
0j[
0d[
0zZ
0tZ
08,
07,
06,
05,
04,
03,
02,
01,
00,
0/,
0.,
0-,
0R*
1E'!
1?'!
19'!
13'!
1R&!
1L&!
1F&!
1@&!
1_%!
1Y%!
1S%!
1M%!
1uZ
1{Z
1e[
1k[
1q[
1w[
1l$!
1yX
1!Y
1f$!
1`$!
1Z$!
1-V
1'V
1sY
1mY
1k\
1e\
0W\
0Y\
0_Y
0aY
0oU
0qU
0\$!
0b$!
0h$!
0eX
0cX
0n$!
0][
0[[
0Y[
0W[
0aZ
0_Z
0O%!
0U%!
0[%!
0a%!
0B&!
0H&!
0N&!
0T&!
05'!
0;'!
0A'!
0G'!
1I'!
1C'!
1='!
17'!
1V&!
1P&!
1J&!
1D&!
1c%!
1]%!
1W%!
1Q%!
1C[
1I[
13\
19\
1?\
1E\
1p$!
1GY
1MY
1j$!
1d$!
1^$!
1YV
1SV
1AZ
1;Z
19]
13]
05]
0;]
0=Z
0CZ
0UV
0[V
0P$!
0R$!
0T$!
0OY
0IY
0V$!
0G\
0A\
0;\
05\
0K[
0E[
0C%!
0E%!
0G%!
0I%!
06&!
08&!
0:&!
0<&!
0)'!
0+'!
0-'!
0/'!
1u'!
1o'!
1i'!
1c'!
1$'!
1|&!
1v&!
1p&!
11&!
1+&!
1%&!
1}%!
1G[
1M[
17\
1=\
1C\
1I\
1>%!
1KY
1QY
18%!
12%!
1,%!
1]V
1WV
1EZ
1?Z
1=]
17]
0;.
0:.
0oN
0nN
0]N
0\N
0.%!
04%!
0:%!
0pN
0qN
0@%!
0<.
0=.
0>.
0?.
0@.
0A.
0!&!
0'&!
0-&!
03&!
0r&!
0x&!
0~&!
0&'!
0e'!
0k'!
0q'!
0w'!
1y'!
1s'!
1m'!
1g'!
1('!
1"'!
1z&!
1t&!
15&!
1/&!
1)&!
1#&!
1zn
1"o
1ao
1go
1mo
1so
1B%!
1m\
1s\
1<%!
16%!
10%!
1{Y
1uY
1g]
1a]
1Zp
1Tp
0Vp
0\p
0c]
0i]
0wY
0}Y
0z+
0y+
0x+
0u\
0o\
0w+
0uo
0oo
0io
0co
0$o
0|n
0v+
0u+
0t+
0s+
0r+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
1~n
1&o
1eo
1ko
1qo
1wo
1q\
1w\
1!Z
1yY
1k]
1e]
1^p
1Xp
03p
05p
0W]
0Y]
0cY
0eY
0]\
0[\
0Go
0Do
0Bo
0@o
0Tn
0Qn
1?]
1E]
1MZ
1GZ
19^
13^
05^
0;^
0IZ
0OZ
0G]
0A]
1C]
1I]
1QZ
1KZ
1=^
17^
07.
06.
0mN
0lN
08.
09.
1`p
1fp
1s]
1m]
1Mq
1Gq
0Iq
0Oq
0o]
0u]
0hp
0bp
1dp
1jp
1w]
1q]
1Qq
1Kq
0&q
0(q
0[]
0]]
0:p
07p
1E^
1?^
0A^
0G^
1I^
1C^
05.
04.
1Yq
1Sq
0Uq
0[q
1]q
1Wq
0*q
0-q
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0-*
0,*
0+*
0**
0)*
0(*
0'*
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0()
0')
0&)
0%)
0$)
0#)
0")
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
1`'
1_'
1^'
1]'
1\'
1['
1Z'
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0H#
0G#
0F#
0E#
0D#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0E+
0D+
0C+
0B+
0A+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
1]'!
1W'!
1Q'!
1K'!
1j&!
1d&!
1^&!
1X&!
1w%!
1q%!
1k%!
1e%!
1&%!
1~$!
1x$!
1r$!
0t$!
0z$!
0"%!
0(%!
0g%!
0m%!
0s%!
0y%!
0Z&!
0`&!
0f&!
0l&!
0M'!
0S'!
0Y'!
0_'!
1a'!
1['!
1U'!
1O'!
1n&!
1h&!
1b&!
1\&!
1{%!
1u%!
1o%!
1i%!
1*%!
1$%!
1|$!
1v$!
0Q$!
0S$!
0U$!
0X$!
0D%!
0F%!
0H%!
0K%!
07&!
09&!
0;&!
0>&!
0*'!
0,'!
0.'!
01'!
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
1:#
19#
18#
17#
16#
15#
14#
03#
02#
01#
00#
0/#
0.#
0-#
1,#
1+#
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
01!
00!
0/!
0.!
0-!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0&-
0%-
0$-
0#-
0"-
0!-
0~,
0},
0p#
0y$
0x$
0w$
0v$
0u$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0K#
0,"
0+"
0*"
0S*
1Q*
0T*
0z'!
0U*
07+
16+
00+
0J#
1I#
0C#
0G+
1F+
0@+
03!
12!
0,!
0{$
1z$
0t$
#50
0~
0{
#100
1~
1{
b10 "!
#150
0~
0{
#200
1~
1{
b11 "!
#201
0!!
0}
#250
0~
0{
#300
1~
1{
1,%
1p'
1o'
1n'
1m'
1l'
1k'
1j'
b100 "!
b1 x
#301
1>'
1='
1<'
1;'
1:'
19'
18'
1]#
01$
02$
1,$
0c!
1b!
0d*
1c*
06+
15+
1/
1F"
1E"
1D"
1C"
1B"
1A"
1@"
0/(!
00(!
1,(!
1-(!
0'(!
1&+
11(!
1Z+
1Y+
1X+
1W+
1V+
1U+
1T+
0I#
1H#
0F+
1E+
0D0
08@
09P
0:`
17r
1U-
0Mt
0>0
02@
03P
04`
14r
1T-
0Gt
080
0,@
0-P
0.`
11r
1S-
0At
0N/
0B?
0CO
0D_
1*r
1R-
0Ws
0H/
0<?
0=O
0>_
1'r
1Q-
0Qs
0B/
06?
07O
08_
1$r
1P-
0Ks
0</
00?
01O
02_
1!r
1O-
0Es
1Gs
1<,
14_
13O
12?
1>/
1Ms
1;,
1:_
19O
18?
1D/
1Ss
1:,
1@_
1?O
1>?
1J/
1Ys
19,
1F_
1EO
1D?
1P/
1Ct
18,
10`
1/P
1.@
1:0
1It
17,
16`
15P
14@
1@0
1Ot
16,
1<`
1;P
1:@
1F0
0H0
0<@
0=P
0>`
0Y%!
0Qt
0B0
06@
07P
08`
0S%!
0Kt
0<0
00@
01P
02`
0M%!
0Et
0R/
0F?
0GO
0H_
0l$!
0[s
0L/
0@?
0AO
0B_
0f$!
0Us
0F/
0:?
0;O
0<_
0`$!
0Os
0@/
04?
05O
06_
0Z$!
0Is
1;s
1\$!
1(_
1'O
1&?
12/
1=s
1b$!
1*_
1)O
1(?
14/
1?s
1h$!
1,_
1+O
1*?
16/
1As
1n$!
1._
1-O
1,?
18/
17t
1O%!
1$`
1#P
1"@
1.0
19t
1U%!
1&`
1%P
1$@
100
1;t
1[%!
1(`
1'P
1&@
120
0t0
0h@
0iP
0j`
0]%!
0}t
0n0
0b@
0cP
0d`
0W%!
0wt
0h0
0\@
0]P
0^`
0Q%!
0qt
0~/
0r?
0sO
0t_
0p$!
0)t
0x/
0l?
0mO
0n_
0j$!
0#t
0r/
0f?
0gO
0h_
0d$!
0{s
0l/
0`?
0aO
0b_
0^$!
0us
1ws
1P$!
1d_
1cO
1b?
1n/
1}s
1R$!
1j_
1iO
1h?
1t/
1%t
1T$!
1p_
1oO
1n?
1z/
1+t
1V$!
1v_
1uO
1t?
1"0
1st
1C%!
1``
1_P
1^@
1j0
1yt
1E%!
1f`
1eP
1d@
1p0
1!u
1G%!
1l`
1kP
1j@
1v0
0x0
0l@
0mP
0n`
0+&!
0#u
0r0
0f@
0gP
0h`
0%&!
0{t
0l0
0`@
0aP
0b`
0}%!
0ut
0$0
0v?
0wO
0x_
0>%!
0-t
0|/
0p?
0qO
0r_
08%!
0't
0v/
0j?
0kO
0l_
02%!
0!t
0p/
0d?
0eO
0f_
0,%!
0ys
1or
1.%!
1\^
1[N
1Y>
1f.
1nr
14%!
1[^
1ZN
1X>
1e.
1mr
1:%!
1Z^
1YN
1W>
1d.
1lr
1@%!
1Y^
1XN
1V>
1c.
1kr
1!&!
1X^
1WN
1U>
1b.
1jr
1'&!
1W^
1VN
1T>
1a.
1ir
1-&!
1V^
1UN
1S>
1`.
044
0*D
0)T
0+d
0/&!
0=x
0.4
0$D
0#T
0%d
0)&!
07x
0(4
0|C
0{S
0}c
0#&!
01x
0>3
04C
03S
05c
0B%!
0Gw
083
0.C
0-S
0/c
0<%!
0Aw
023
0(C
0'S
0)c
06%!
0;w
0,3
0"C
0!S
0#c
00%!
05w
17w
1z+
1%c
1#S
1$C
1.3
1=w
1y+
1+c
1)S
1*C
143
1Cw
1x+
11c
1/S
10C
1:3
1Iw
1w+
17c
15S
16C
1@3
13x
1v+
1!d
1}S
1~C
1*4
19x
1u+
1'd
1%T
1&D
104
1?x
1t+
1-d
1+T
1,D
164
084
0.D
0-T
0/d
0Ax
024
0(D
0'T
0)d
0;x
0,4
0"D
0!T
0#d
05x
0B3
08C
07S
09c
0Kw
0<3
02C
01S
03c
0Ew
063
0,C
0+S
0-c
0?w
003
0&C
0%S
0'c
09w
1+w
1wb
1uR
1vB
1"3
1-w
1yb
1wR
1xB
1$3
1/w
1{b
1yR
1zB
1&3
11w
1}b
1{R
1|B
1(3
1'x
1sc
1qS
1rC
1|3
1)x
1uc
1sS
1tC
1~3
1+x
1wc
1uS
1vC
1"4
0d4
0ZD
0YT
0[d
0mx
0^4
0TD
0ST
0Ud
0gx
0X4
0ND
0MT
0Od
0ax
0n3
0dC
0cS
0ec
0ww
0h3
0^C
0]S
0_c
0qw
0b3
0XC
0WS
0Yc
0kw
0\3
0RC
0QS
0Sc
0ew
1gw
1Uc
1SS
1TC
1^3
1mw
1[c
1YS
1ZC
1d3
1sw
1ac
1_S
1`C
1j3
1yw
1gc
1eS
1fC
1p3
1cx
1Qd
1OT
1PD
1Z4
1ix
1Wd
1UT
1VD
1`4
1ox
1]d
1[T
1\D
1f4
0h4
0^D
0]T
0_d
0qx
0b4
0XD
0WT
0Yd
0kx
0\4
0RD
0QT
0Sd
0ex
0r3
0hC
0gS
0ic
0{w
0l3
0bC
0aS
0cc
0uw
0f3
0\C
0[S
0]c
0ow
0`3
0VC
0US
0Wc
0iw
1!s
1l^
1kN
1i>
1v.
1~r
1k^
1jN
1h>
1u.
1}r
1j^
1iN
1g>
1t.
1|r
1i^
1hN
1f>
1s.
1{r
1h^
1gN
1e>
1r.
1zr
1g^
1fN
1d>
1q.
1yr
1f^
1eN
1c>
1p.
0$8
0|G
0yW
0{g
0-|
0|7
0vG
0sW
0ug
0'|
0v7
0pG
0mW
0og
0!|
0.7
0(G
0%W
0'g
07{
0(7
0"G
0}V
0!g
01{
0"7
0zF
0wV
0yf
0+{
0z6
0tF
0qV
0sf
0%{
1'{
1uf
1sV
1vF
1|6
1-{
1{f
1yV
1|F
1$7
13{
1#g
1!W
1$G
1*7
19{
1)g
1'W
1*G
107
1#|
1qg
1oW
1rG
1x7
1)|
1wg
1uW
1xG
1~7
1/|
1}g
1{W
1~G
1&8
0(8
0"H
0}W
0!h
01|
0"8
0zG
0wW
0yg
0+|
0z7
0tG
0qW
0sg
0%|
027
0,G
0)W
0+g
0;{
0,7
0&G
0#W
0%g
05{
0&7
0~F
0{V
0}f
0/{
0~6
0xF
0uV
0wf
0){
1yz
1if
1gV
1jF
1p6
1{z
1kf
1iV
1lF
1r6
1}z
1mf
1kV
1nF
1t6
1!{
1of
1mV
1pF
1v6
1u{
1eg
1cW
1fG
1l7
1w{
1gg
1eW
1hG
1n7
1y{
1ig
1gW
1jG
1p7
0T8
0NH
0KX
0Mh
0]|
0N8
0HH
0EX
0Gh
0W|
0H8
0BH
0?X
0Ah
0Q|
0^7
0XG
0UW
0Wg
0g{
0X7
0RG
0OW
0Qg
0a{
0R7
0LG
0IW
0Kg
0[{
0L7
0FG
0CW
0Eg
0U{
1W{
1Gg
1EW
1HG
1N7
1]{
1Mg
1KW
1NG
1T7
1c{
1Sg
1QW
1TG
1Z7
1i{
1Yg
1WW
1ZG
1`7
1S|
1Ch
1AX
1DH
1J8
1Y|
1Ih
1GX
1JH
1P8
1_|
1Oh
1MX
1PH
1V8
0X8
0RH
0OX
0Qh
0a|
0R8
0LH
0IX
0Kh
0[|
0L8
0FH
0CX
0Eh
0U|
0b7
0\G
0YW
0[g
0k{
0\7
0VG
0SW
0Ug
0e{
0V7
0PG
0MW
0Og
0_{
0P7
0JG
0GW
0Ig
0Y{
11s
1|^
1{N
1y>
1(/
10s
1{^
1zN
1x>
1'/
1/s
1z^
1yN
1w>
1&/
1.s
1y^
1xN
1v>
1%/
1-s
1x^
1wN
1u>
1$/
1,s
1w^
1vN
1t>
1#/
1+s
1v^
1uN
1s>
1"/
0r;
0tK
0m[
0ok
0{!!
0l;
0nK
0g[
0ik
0u!!
0f;
0hK
0a[
0ck
0o!!
0|:
0zJ
0wZ
0yj
0'!!
0v:
0tJ
0qZ
0sj
0!!!
0p:
0nJ
0kZ
0mj
0y~
0j:
0hJ
0eZ
0gj
0s~
1u~
1ij
1gZ
1jJ
1l:
1{~
1oj
1mZ
1pJ
1r:
1#!!
1uj
1sZ
1vJ
1x:
1)!!
1{j
1yZ
1|J
1~:
1q!!
1ek
1c[
1jK
1h;
1w!!
1kk
1i[
1pK
1n;
1}!!
1qk
1o[
1vK
1t;
0v;
0xK
0q[
0sk
0!"!
0p;
0rK
0k[
0mk
0y!!
0j;
0lK
0e[
0gk
0s!!
0";
0~J
0{Z
0}j
0+!!
0z:
0xJ
0uZ
0wj
0%!!
0t:
0rJ
0oZ
0qj
0}~
0n:
0lJ
0iZ
0kj
0w~
1i~
1]j
1[Z
1^J
1`:
1k~
1_j
1]Z
1`J
1b:
1m~
1aj
1_Z
1bJ
1d:
1o~
1cj
1aZ
1dJ
1f:
1e!!
1Yk
1W[
1^K
1\;
1g!!
1[k
1Y[
1`K
1^;
1i!!
1]k
1[[
1bK
1`;
0D<
0FL
0?\
0Al
0M"!
0><
0@L
09\
0;l
0G"!
08<
0:L
03\
05l
0A"!
0N;
0LK
0I[
0Kk
0W!!
0H;
0FK
0C[
0Ek
0Q!!
0B;
0@K
0=[
0?k
0K!!
0<;
0:K
07[
09k
0E!!
1G!!
1;k
19[
1<K
1>;
1M!!
1Ak
1?[
1BK
1D;
1S!!
1Gk
1E[
1HK
1J;
1Y!!
1Mk
1K[
1NK
1P;
1C"!
17l
15\
1<L
1:<
1I"!
1=l
1;\
1BL
1@<
1O"!
1Cl
1A\
1HL
1F<
0H<
0JL
0C\
0El
0Q"!
0B<
0DL
0=\
0?l
0K"!
0<<
0>L
07\
09l
0E"!
0R;
0PK
0M[
0Ok
0[!!
0L;
0JK
0G[
0Ik
0U!!
0F;
0DK
0A[
0Ck
0O!!
0@;
0>K
0;[
0=k
0I!!
1>-
1S.
1C.
13.
1#.
1=-
1R.
1B.
12.
1".
1<-
1Q.
1A.
11.
1!.
1;-
1P.
1@.
10.
1~-
1:-
1O.
1?.
1/.
1}-
19-
1N.
1>.
1..
1|-
18-
1M.
1=.
1-.
1{-
0Uo
0mo
0Oo
0go
0Io
0ao
0hn
0"o
0bn
0zn
0\n
0tn
0Vn
0nn
1pn
1Xn
1vn
1^n
1|n
1dn
1$o
1jn
1co
1Ko
1io
1Qo
1oo
1Wo
0Yo
0qo
0So
0ko
0Mo
0eo
0ln
0&o
0fn
0~n
0`n
0xn
0Zn
0rn
1Mn
1Ln
1On
1Nn
1Qn
1Pn
1Tn
1Rn
1@o
1?o
1Bo
1Ao
1Do
1Co
0'p
0!p
0yo
0:o
04o
0.o
0(o
1*o
10o
16o
1<o
1{o
1#p
1)p
0+p
0%p
0}o
0>o
08o
02o
0,o
1,,
1+,
1*,
1),
1(,
1',
1&,
1|,
1{,
1z,
1y,
1x,
1w,
1v,
02!
11!
1\,
1[,
1Z,
1Y,
1X,
1W,
1V,
1l,
1k,
1j,
1i,
1h,
1g,
1f,
1F-
1E-
1D-
1C-
1B-
1A-
1@-
0q%!
0k%!
0e%!
0&%!
0~$!
0x$!
0r$!
1t$!
1z$!
1"%!
1(%!
1g%!
1m%!
1s%!
0u%!
0o%!
0i%!
0*%!
0$%!
0|$!
0v$!
1Q$!
1S$!
1U$!
1X$!
1D%!
1F%!
1H%!
1f-
1e-
1d-
1c-
1b-
1a-
1`-
0z$
1y$
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1x"
1w"
1v"
1u"
1t"
1s"
1r"
0:#
09#
08#
07#
06#
05#
04#
0,#
0+#
1f
1e
1d
1c
1b
1a
1`
1&-
1%-
1$-
1#-
1"-
1!-
1~,
0C!
0B!
0A!
0@!
0?!
0>!
0=!
1<!
0Q*
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0t!
0s!
0r!
0q!
0p!
0o!
0n!
1m!
1l!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
0&"
0%"
0$"
0#"
0""
0!"
0~!
1}!
0@
0?
0>
0=
0<
0;
0:
19
0u*
0t*
0s*
0r*
0q*
0p*
0o*
1n*
1m*
1l*
1k*
1j*
1i*
1h*
1g*
1f*
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1b(!
1_(!
1\(!
1Y(!
1R(!
1O(!
1L(!
1I(!
1B(!
0?(!
0<(!
09(!
02(!
1/(!
10(!
0,(!
0)(!
0'+
0&+
0((!
1%+
14(!
1#+
1;(!
1"+
1>(!
1!+
1A(!
0~*
0D(!
1}*
1|*
1{*
1z*
1y*
1x*
1w*
1v*
1#(!
08(!
07(!
06(!
0"(!
0#+
0"+
0!+
1~*
1D(!
0}*
0K(!
1F(!
0#(!
1}*
1K(!
0|*
0N(!
1G(!
0F(!
1|*
1N(!
0{*
0Q(!
1H(!
0G(!
1{*
1Q(!
0z*
0T(!
1$(!
0H(!
1z*
1T(!
0y*
0[(!
1V(!
0$(!
1y*
1[(!
0x*
0^(!
1W(!
0V(!
1x*
1^(!
0w*
0a(!
1X(!
0W(!
1w*
1a(!
0v*
0d(!
1|'!
0X(!
1v*
1d(!
1}'!
0|'!
0}'!
0`'
0_'
0^'
0]'
0\'
0['
0Z'
1Y'
1X'
1W'
1V'
1U'
1T'
1S'
1R'
1Q'
0T
0S
0R
0Q
0P
0O
0N
1M
1L
1K
1J
1I
1H
1G
1F
1E
0D*
b0 E*
1D*
b11 E*
#350
0~
0{
#400
1~
1{
0,%
1+%
0p'
0o'
0n'
0m'
0l'
0k'
0j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
b101 "!
b10 x
#401
1G'
1F'
1E'
1D'
1C'
1B'
1A'
1@'
1?'
0>'
0='
0<'
0;'
0:'
09'
08'
1\#
0]#
11$
12$
14$
0b!
06$
0,$
1c!
1b!
16$
1d*
16+
0/
1.
0F"
0E"
0D"
0C"
0B"
0A"
0@"
1?"
1>"
1="
1<"
1;"
1:"
19"
18"
17"
1,(!
1&+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
1S+
1R+
1Q+
1P+
1O+
1N+
1M+
1L+
1K+
1I#
1F+
0B2
06B
07R
09b
1Zr
1^-
0Kv
0<2
00B
01R
03b
1Wr
1]-
0Ev
062
0*B
0+R
0-b
1Tr
1\-
0?v
002
0$B
0%R
0'b
1Qr
1[-
09v
0F1
0:A
0;Q
0<a
1Jr
1Z-
0Ou
0@1
04A
05Q
06a
1Gr
1Y-
0Iu
0:1
0.A
0/Q
00a
1Dr
1X-
0Cu
041
0(A
0)Q
0*a
1Ar
1W-
0=u
0J0
0>@
0?P
0@`
1:r
1V-
0St
1D0
18@
19P
1:`
07r
0U-
1Mt
1>0
12@
13P
14`
04r
0T-
1Gt
180
1,@
1-P
1.`
01r
0S-
1At
1N/
1B?
1CO
1D_
0*r
0R-
1Ws
1H/
1<?
1=O
1>_
0'r
0Q-
1Qs
1B/
16?
17O
18_
0$r
0P-
1Ks
1</
10?
11O
12_
0!r
0O-
1Es
0Gs
0<,
04_
03O
02?
0>/
0Ms
0;,
0:_
09O
08?
0D/
0Ss
0:,
0@_
0?O
0>?
0J/
0Ys
09,
0F_
0EO
0D?
0P/
0Ct
08,
00`
0/P
0.@
0:0
0It
07,
06`
05P
04@
0@0
0Ot
06,
0<`
0;P
0:@
0F0
1Ut
15,
1B`
1AP
1@@
1L0
1?u
14,
1,a
1+Q
1*A
161
1Eu
13,
12a
11Q
10A
1<1
1Ku
12,
18a
17Q
16A
1B1
1Qu
11,
1>a
1=Q
1<A
1H1
1;v
10,
1)b
1'R
1&B
122
1Av
1/,
1/b
1-R
1,B
182
1Gv
1.,
15b
13R
12B
1>2
1Mv
1-,
1;b
19R
18B
1D2
0F2
0:B
0;R
0=b
0E'!
0Ov
0@2
04B
05R
07b
0?'!
0Iv
0:2
0.B
0/R
01b
09'!
0Cv
042
0(B
0)R
0+b
03'!
0=v
0J1
0>A
0?Q
0@a
0R&!
0Su
0D1
08A
09Q
0:a
0L&!
0Mu
0>1
02A
03Q
04a
0F&!
0Gu
081
0,A
0-Q
0.a
0@&!
0Au
0N0
0B@
0CP
0D`
0_%!
0Wt
1H0
1<@
1=P
1>`
1Y%!
1Qt
1B0
16@
17P
18`
1S%!
1Kt
1<0
10@
11P
12`
1M%!
1Et
1R/
1F?
1GO
1H_
1l$!
1[s
1L/
1@?
1AO
1B_
1f$!
1Us
1F/
1:?
1;O
1<_
1`$!
1Os
1@/
14?
15O
16_
1Z$!
1Is
0;s
0\$!
0(_
0'O
0&?
02/
0=s
0b$!
0*_
0)O
0(?
04/
0?s
0h$!
0,_
0+O
0*?
06/
0As
0n$!
0._
0-O
0,?
08/
07t
0O%!
0$`
0#P
0"@
0.0
09t
0U%!
0&`
0%P
0$@
000
0;t
0[%!
0(`
0'P
0&@
020
1=t
1a%!
1*`
1)P
1(@
140
13u
1B&!
1~`
1}P
1|@
1*1
15u
1H&!
1"a
1!Q
1~@
1,1
17u
1N&!
1$a
1#Q
1"A
1.1
19u
1T&!
1&a
1%Q
1$A
101
1/v
15'!
1{a
1yQ
1xA
1&2
11v
1;'!
1}a
1{Q
1zA
1(2
13v
1A'!
1!b
1}Q
1|A
1*2
15v
1G'!
1#b
1!R
1~A
1,2
0r2
0fB
0gR
0ib
0I'!
0{v
0l2
0`B
0aR
0cb
0C'!
0uv
0f2
0ZB
0[R
0]b
0='!
0ov
0`2
0TB
0UR
0Wb
07'!
0iv
0v1
0jA
0kQ
0la
0V&!
0!v
0p1
0dA
0eQ
0fa
0P&!
0yu
0j1
0^A
0_Q
0`a
0J&!
0su
0d1
0XA
0YQ
0Za
0D&!
0mu
0z0
0n@
0oP
0p`
0c%!
0%u
1t0
1h@
1iP
1j`
1]%!
1}t
1n0
1b@
1cP
1d`
1W%!
1wt
1h0
1\@
1]P
1^`
1Q%!
1qt
1~/
1r?
1sO
1t_
1p$!
1)t
1x/
1l?
1mO
1n_
1j$!
1#t
1r/
1f?
1gO
1h_
1d$!
1{s
1l/
1`?
1aO
1b_
1^$!
1us
0ws
0P$!
0d_
0cO
0b?
0n/
0}s
0R$!
0j_
0iO
0h?
0t/
0%t
0T$!
0p_
0oO
0n?
0z/
0+t
0V$!
0v_
0uO
0t?
0"0
0st
0C%!
0``
0_P
0^@
0j0
0yt
0E%!
0f`
0eP
0d@
0p0
0!u
0G%!
0l`
0kP
0j@
0v0
1'u
1I%!
1r`
1qP
1p@
1|0
1ou
16&!
1\a
1[Q
1ZA
1f1
1uu
18&!
1ba
1aQ
1`A
1l1
1{u
1:&!
1ha
1gQ
1fA
1r1
1#v
1<&!
1na
1mQ
1lA
1x1
1kv
1)'!
1Yb
1WR
1VB
1b2
1qv
1+'!
1_b
1]R
1\B
1h2
1wv
1-'!
1eb
1cR
1bB
1n2
1}v
1/'!
1kb
1iR
1hB
1t2
0v2
0jB
0kR
0mb
0u'!
0!w
0p2
0dB
0eR
0gb
0o'!
0yv
0j2
0^B
0_R
0ab
0i'!
0sv
0d2
0XB
0YR
0[b
0c'!
0mv
0z1
0nA
0oQ
0pa
0$'!
0%v
0t1
0hA
0iQ
0ja
0|&!
0}u
0n1
0bA
0cQ
0da
0v&!
0wu
0h1
0\A
0]Q
0^a
0p&!
0qu
0~0
0r@
0sP
0t`
01&!
0)u
1x0
1l@
1mP
1n`
1+&!
1#u
1r0
1f@
1gP
1h`
1%&!
1{t
1l0
1`@
1aP
1b`
1}%!
1ut
1$0
1v?
1wO
1x_
1>%!
1-t
1|/
1p?
1qO
1r_
18%!
1't
1v/
1j?
1kO
1l_
12%!
1!t
1p/
1d?
1eO
1f_
1,%!
1ys
0or
0.%!
0\^
0[N
0Y>
0f.
0nr
04%!
0[^
0ZN
0X>
0e.
0mr
0:%!
0Z^
0YN
0W>
0d.
0lr
0@%!
0Y^
0XN
0V>
0c.
0kr
0!&!
0X^
0WN
0U>
0b.
0jr
0'&!
0W^
0VN
0T>
0a.
0ir
0-&!
0V^
0UN
0S>
0`.
1hr
13&!
1U^
1TN
1R>
1_.
1gr
1r&!
1T^
1SN
1Q>
1^.
1fr
1x&!
1S^
1RN
1P>
1].
1er
1~&!
1R^
1QN
1O>
1\.
1dr
1&'!
1Q^
1PN
1N>
1[.
1cr
1e'!
1P^
1ON
1M>
1Z.
1br
1k'!
1O^
1NN
1L>
1Y.
1ar
1q'!
1N^
1MN
1K>
1X.
1`r
1w'!
1M^
1LN
1J>
1W.
026
0(F
0)V
0+f
0y'!
0;z
0,6
0"F
0#V
0%f
0s'!
05z
0&6
0zE
0{U
0}e
0m'!
0/z
0~5
0tE
0uU
0we
0g'!
0)z
065
0,E
0+U
0-e
0('!
0?y
005
0&E
0%U
0'e
0"'!
09y
0*5
0~D
0}T
0!e
0z&!
03y
0$5
0xD
0wT
0yd
0t&!
0-y
0:4
00D
0/T
01d
05&!
0Cx
144
1*D
1)T
1+d
1/&!
1=x
1.4
1$D
1#T
1%d
1)&!
17x
1(4
1|C
1{S
1}c
1#&!
11x
1>3
14C
13S
15c
1B%!
1Gw
183
1.C
1-S
1/c
1<%!
1Aw
123
1(C
1'S
1)c
16%!
1;w
1,3
1"C
1!S
1#c
10%!
15w
07w
0z+
0%c
0#S
0$C
0.3
0=w
0y+
0+c
0)S
0*C
043
0Cw
0x+
01c
0/S
00C
0:3
0Iw
0w+
07c
05S
06C
0@3
03x
0v+
0!d
0}S
0~C
0*4
09x
0u+
0'd
0%T
0&D
004
0?x
0t+
0-d
0+T
0,D
064
1Ex
1s+
13d
11T
12D
1<4
1/y
1r+
1{d
1yT
1zD
1&5
15y
1q+
1#e
1!U
1"E
1,5
1;y
1p+
1)e
1'U
1(E
125
1Ay
1o+
1/e
1-U
1.E
185
1+z
1n+
1ye
1wU
1vE
1"6
11z
1m+
1!f
1}U
1|E
1(6
17z
1l+
1'f
1%V
1$F
1.6
1=z
1k+
1-f
1+V
1*F
146
066
0,F
0-V
0/f
0?z
006
0&F
0'V
0)f
09z
0*6
0~E
0!V
0#f
03z
0$6
0xE
0yU
0{e
0-z
0:5
00E
0/U
01e
0Cy
045
0*E
0)U
0+e
0=y
0.5
0$E
0#U
0%e
07y
0(5
0|D
0{T
0}d
01y
0>4
04D
03T
05d
0Gx
184
1.D
1-T
1/d
1Ax
124
1(D
1'T
1)d
1;x
1,4
1"D
1!T
1#d
15x
1B3
18C
17S
19c
1Kw
1<3
12C
11S
13c
1Ew
163
1,C
1+S
1-c
1?w
103
1&C
1%S
1'c
19w
0+w
0wb
0uR
0vB
0"3
0-w
0yb
0wR
0xB
0$3
0/w
0{b
0yR
0zB
0&3
01w
0}b
0{R
0|B
0(3
0'x
0sc
0qS
0rC
0|3
0)x
0uc
0sS
0tC
0~3
0+x
0wc
0uS
0vC
0"4
1-x
1yc
1wS
1xC
1$4
1#y
1od
1mT
1nD
1x4
1%y
1qd
1oT
1pD
1z4
1'y
1sd
1qT
1rD
1|4
1)y
1ud
1sT
1tD
1~4
1}y
1me
1kU
1jE
1t5
1!z
1oe
1mU
1lE
1v5
1#z
1qe
1oU
1nE
1x5
1%z
1se
1qU
1pE
1z5
0b6
0XF
0YV
0[f
0kz
0\6
0RF
0SV
0Uf
0ez
0V6
0LF
0MV
0Of
0_z
0P6
0FF
0GV
0If
0Yz
0f5
0\E
0[U
0]e
0oy
0`5
0VE
0UU
0We
0iy
0Z5
0PE
0OU
0Qe
0cy
0T5
0JE
0IU
0Ke
0]y
0j4
0`D
0_T
0ad
0sx
1d4
1ZD
1YT
1[d
1mx
1^4
1TD
1ST
1Ud
1gx
1X4
1ND
1MT
1Od
1ax
1n3
1dC
1cS
1ec
1ww
1h3
1^C
1]S
1_c
1qw
1b3
1XC
1WS
1Yc
1kw
1\3
1RC
1QS
1Sc
1ew
0gw
0Uc
0SS
0TC
0^3
0mw
0[c
0YS
0ZC
0d3
0sw
0ac
0_S
0`C
0j3
0yw
0gc
0eS
0fC
0p3
0cx
0Qd
0OT
0PD
0Z4
0ix
0Wd
0UT
0VD
0`4
0ox
0]d
0[T
0\D
0f4
1ux
1cd
1aT
1bD
1l4
1_y
1Me
1KU
1LE
1V5
1ey
1Se
1QU
1RE
1\5
1ky
1Ye
1WU
1XE
1b5
1qy
1_e
1]U
1^E
1h5
1[z
1Kf
1IV
1HF
1R6
1az
1Qf
1OV
1NF
1X6
1gz
1Wf
1UV
1TF
1^6
1mz
1]f
1[V
1ZF
1d6
0f6
0\F
0]V
0_f
0oz
0`6
0VF
0WV
0Yf
0iz
0Z6
0PF
0QV
0Sf
0cz
0T6
0JF
0KV
0Mf
0]z
0j5
0`E
0_U
0ae
0sy
0d5
0ZE
0YU
0[e
0my
0^5
0TE
0SU
0Ue
0gy
0X5
0NE
0MU
0Oe
0ay
0n4
0dD
0cT
0ed
0wx
1h4
1^D
1]T
1_d
1qx
1b4
1XD
1WT
1Yd
1kx
1\4
1RD
1QT
1Sd
1ex
1r3
1hC
1gS
1ic
1{w
1l3
1bC
1aS
1cc
1uw
1f3
1\C
1[S
1]c
1ow
1`3
1VC
1US
1Wc
1iw
0!s
0l^
0kN
0i>
0v.
0~r
0k^
0jN
0h>
0u.
0}r
0j^
0iN
0g>
0t.
0|r
0i^
0hN
0f>
0s.
0{r
0h^
0gN
0e>
0r.
0zr
0g^
0fN
0d>
0q.
0yr
0f^
0eN
0c>
0p.
1xr
1e^
1dN
1b>
1o.
1wr
1d^
1cN
1a>
1n.
1vr
1c^
1bN
1`>
1m.
1ur
1b^
1aN
1_>
1l.
1tr
1a^
1`N
1^>
1k.
1sr
1`^
1_N
1]>
1j.
1rr
1_^
1^N
1\>
1i.
1qr
1^^
1]N
1[>
1h.
1pr
1]^
1\N
1Z>
1g.
0":
0zI
0{Y
0}i
0+~
0z9
0tI
0uY
0wi
0%~
0t9
0nI
0oY
0qi
0}}
0n9
0hI
0iY
0ki
0w}
0&9
0~H
0{X
0}h
0/}
0~8
0xH
0uX
0wh
0)}
0x8
0rH
0oX
0qh
0#}
0r8
0lH
0iX
0kh
0{|
0*8
0$H
0!X
0#h
03|
1$8
1|G
1yW
1{g
1-|
1|7
1vG
1sW
1ug
1'|
1v7
1pG
1mW
1og
1!|
1.7
1(G
1%W
1'g
17{
1(7
1"G
1}V
1!g
11{
1"7
1zF
1wV
1yf
1+{
1z6
1tF
1qV
1sf
1%{
0'{
0uf
0sV
0vF
0|6
0-{
0{f
0yV
0|F
0$7
03{
0#g
0!W
0$G
0*7
09{
0)g
0'W
0*G
007
0#|
0qg
0oW
0rG
0x7
0)|
0wg
0uW
0xG
0~7
0/|
0}g
0{W
0~G
0&8
15|
1%h
1#X
1&H
1,8
1}|
1mh
1kX
1nH
1t8
1%}
1sh
1qX
1tH
1z8
1+}
1yh
1wX
1zH
1"9
11}
1!i
1}X
1"I
1(9
1y}
1mi
1kY
1jI
1p9
1!~
1si
1qY
1pI
1v9
1'~
1yi
1wY
1vI
1|9
1-~
1!j
1}Y
1|I
1$:
0&:
0~I
0!Z
0#j
0/~
0~9
0xI
0yY
0{i
0)~
0x9
0rI
0sY
0ui
0#~
0r9
0lI
0mY
0oi
0{}
0*9
0$I
0!Y
0#i
03}
0$9
0|H
0yX
0{h
0-}
0|8
0vH
0sX
0uh
0'}
0v8
0pH
0mX
0oh
0!}
0.8
0(H
0%X
0'h
07|
1(8
1"H
1}W
1!h
11|
1"8
1zG
1wW
1yg
1+|
1z7
1tG
1qW
1sg
1%|
127
1,G
1)W
1+g
1;{
1,7
1&G
1#W
1%g
15{
1&7
1~F
1{V
1}f
1/{
1~6
1xF
1uV
1wf
1){
0yz
0if
0gV
0jF
0p6
0{z
0kf
0iV
0lF
0r6
0}z
0mf
0kV
0nF
0t6
0!{
0of
0mV
0pF
0v6
0u{
0eg
0cW
0fG
0l7
0w{
0gg
0eW
0hG
0n7
0y{
0ig
0gW
0jG
0p7
1{{
1kg
1iW
1lG
1r7
1q|
1ah
1_X
1bH
1h8
1s|
1ch
1aX
1dH
1j8
1u|
1eh
1cX
1fH
1l8
1w|
1gh
1eX
1hH
1n8
1m}
1ai
1_Y
1^I
1d9
1o}
1ci
1aY
1`I
1f9
1q}
1ei
1cY
1bI
1h9
1s}
1gi
1eY
1dI
1j9
0R:
0LJ
0MZ
0Oj
0[~
0L:
0FJ
0GZ
0Ij
0U~
0F:
0@J
0AZ
0Cj
0O~
0@:
0:J
0;Z
0=j
0I~
0V9
0PI
0MY
0Oi
0_}
0P9
0JI
0GY
0Ii
0Y}
0J9
0DI
0AY
0Ci
0S}
0D9
0>I
0;Y
0=i
0M}
0Z8
0TH
0QX
0Sh
0c|
1T8
1NH
1KX
1Mh
1]|
1N8
1HH
1EX
1Gh
1W|
1H8
1BH
1?X
1Ah
1Q|
1^7
1XG
1UW
1Wg
1g{
1X7
1RG
1OW
1Qg
1a{
1R7
1LG
1IW
1Kg
1[{
1L7
1FG
1CW
1Eg
1U{
0W{
0Gg
0EW
0HG
0N7
0]{
0Mg
0KW
0NG
0T7
0c{
0Sg
0QW
0TG
0Z7
0i{
0Yg
0WW
0ZG
0`7
0S|
0Ch
0AX
0DH
0J8
0Y|
0Ih
0GX
0JH
0P8
0_|
0Oh
0MX
0PH
0V8
1e|
1Uh
1SX
1VH
1\8
1O}
1?i
1=Y
1@I
1F9
1U}
1Ei
1CY
1FI
1L9
1[}
1Ki
1IY
1LI
1R9
1a}
1Qi
1OY
1RI
1X9
1K~
1?j
1=Z
1<J
1B:
1Q~
1Ej
1CZ
1BJ
1H:
1W~
1Kj
1IZ
1HJ
1N:
1]~
1Qj
1OZ
1NJ
1T:
0V:
0PJ
0QZ
0Sj
0_~
0P:
0JJ
0KZ
0Mj
0Y~
0J:
0DJ
0EZ
0Gj
0S~
0D:
0>J
0?Z
0Aj
0M~
0Z9
0TI
0QY
0Si
0c}
0T9
0NI
0KY
0Mi
0]}
0N9
0HI
0EY
0Gi
0W}
0H9
0BI
0?Y
0Ai
0Q}
0^8
0XH
0UX
0Wh
0g|
1X8
1RH
1OX
1Qh
1a|
1R8
1LH
1IX
1Kh
1[|
1L8
1FH
1CX
1Eh
1U|
1b7
1\G
1YW
1[g
1k{
1\7
1VG
1SW
1Ug
1e{
1V7
1PG
1MW
1Og
1_{
1P7
1JG
1GW
1Ig
1Y{
01s
0|^
0{N
0y>
0(/
00s
0{^
0zN
0x>
0'/
0/s
0z^
0yN
0w>
0&/
0.s
0y^
0xN
0v>
0%/
0-s
0x^
0wN
0u>
0$/
0,s
0w^
0vN
0t>
0#/
0+s
0v^
0uN
0s>
0"/
1*s
1u^
1tN
1r>
1!/
1)s
1t^
1sN
1q>
1~.
1(s
1s^
1rN
1p>
1}.
1's
1r^
1qN
1o>
1|.
1&s
1q^
1pN
1n>
1{.
1%s
1p^
1oN
1m>
1z.
1$s
1o^
1nN
1l>
1y.
1#s
1n^
1mN
1k>
1x.
1"s
1m^
1lN
1j>
1w.
0p=
0rM
0s]
0um
0y#!
0j=
0lM
0m]
0om
0s#!
0d=
0fM
0g]
0im
0m#!
0^=
0`M
0a]
0cm
0g#!
0t<
0vL
0s\
0ul
0}"!
0n<
0pL
0m\
0ol
0w"!
0h<
0jL
0g\
0il
0q"!
0b<
0dL
0a\
0cl
0k"!
0x;
0zK
0s[
0uk
0#"!
1r;
1tK
1m[
1ok
1{!!
1l;
1nK
1g[
1ik
1u!!
1f;
1hK
1a[
1ck
1o!!
1|:
1zJ
1wZ
1yj
1'!!
1v:
1tJ
1qZ
1sj
1!!!
1p:
1nJ
1kZ
1mj
1y~
1j:
1hJ
1eZ
1gj
1s~
0u~
0ij
0gZ
0jJ
0l:
0{~
0oj
0mZ
0pJ
0r:
0#!!
0uj
0sZ
0vJ
0x:
0)!!
0{j
0yZ
0|J
0~:
0q!!
0ek
0c[
0jK
0h;
0w!!
0kk
0i[
0pK
0n;
0}!!
0qk
0o[
0vK
0t;
1%"!
1wk
1u[
1|K
1z;
1m"!
1el
1c\
1fL
1d<
1s"!
1kl
1i\
1lL
1j<
1y"!
1ql
1o\
1rL
1p<
1!#!
1wl
1u\
1xL
1v<
1i#!
1em
1c]
1bM
1`=
1o#!
1km
1i]
1hM
1f=
1u#!
1qm
1o]
1nM
1l=
1{#!
1wm
1u]
1tM
1r=
0t=
0vM
0w]
0ym
0}#!
0n=
0pM
0q]
0sm
0w#!
0h=
0jM
0k]
0mm
0q#!
0b=
0dM
0e]
0gm
0k#!
0x<
0zL
0w\
0yl
0##!
0r<
0tL
0q\
0sl
0{"!
0l<
0nL
0k\
0ml
0u"!
0f<
0hL
0e\
0gl
0o"!
0|;
0~K
0w[
0yk
0'"!
1v;
1xK
1q[
1sk
1!"!
1p;
1rK
1k[
1mk
1y!!
1j;
1lK
1e[
1gk
1s!!
1";
1~J
1{Z
1}j
1+!!
1z:
1xJ
1uZ
1wj
1%!!
1t:
1rJ
1oZ
1qj
1}~
1n:
1lJ
1iZ
1kj
1w~
0i~
0]j
0[Z
0^J
0`:
0k~
0_j
0]Z
0`J
0b:
0m~
0aj
0_Z
0bJ
0d:
0o~
0cj
0aZ
0dJ
0f:
0e!!
0Yk
0W[
0^K
0\;
0g!!
0[k
0Y[
0`K
0^;
0i!!
0]k
0[[
0bK
0`;
1k!!
1_k
1][
1dK
1b;
1a"!
1Yl
1W\
1ZL
1X<
1c"!
1[l
1Y\
1\L
1Z<
1e"!
1]l
1[\
1^L
1\<
1g"!
1_l
1]\
1`L
1^<
1]#!
1Ym
1W]
1VM
1T=
1_#!
1[m
1Y]
1XM
1V=
1a#!
1]m
1[]
1ZM
1X=
1c#!
1_m
1]]
1\M
1Z=
0B>
0DN
0E^
0Gn
0K$!
0<>
0>N
0?^
0An
0E$!
06>
08N
09^
0;n
0?$!
00>
02N
03^
05n
09$!
0F=
0HM
0E]
0Gm
0O#!
0@=
0BM
0?]
0Am
0I#!
0:=
0<M
09]
0;m
0C#!
04=
06M
03]
05m
0=#!
0J<
0LL
0E\
0Gl
0S"!
1D<
1FL
1?\
1Al
1M"!
1><
1@L
19\
1;l
1G"!
18<
1:L
13\
15l
1A"!
1N;
1LK
1I[
1Kk
1W!!
1H;
1FK
1C[
1Ek
1Q!!
1B;
1@K
1=[
1?k
1K!!
1<;
1:K
17[
19k
1E!!
0G!!
0;k
09[
0<K
0>;
0M!!
0Ak
0?[
0BK
0D;
0S!!
0Gk
0E[
0HK
0J;
0Y!!
0Mk
0K[
0NK
0P;
0C"!
07l
05\
0<L
0:<
0I"!
0=l
0;\
0BL
0@<
0O"!
0Cl
0A\
0HL
0F<
1U"!
1Il
1G\
1NL
1L<
1?#!
17m
15]
18M
16=
1E#!
1=m
1;]
1>M
1<=
1K#!
1Cm
1A]
1DM
1B=
1Q#!
1Im
1G]
1JM
1H=
1;$!
17n
15^
14N
12>
1A$!
1=n
1;^
1:N
18>
1G$!
1Cn
1A^
1@N
1>>
1M$!
1In
1G^
1FN
1D>
0F>
0HN
0I^
0Kn
0O$!
0@>
0BN
0C^
0En
0I$!
0:>
0<N
0=^
0?n
0C$!
04>
06N
07^
09n
0=$!
0J=
0LM
0I]
0Km
0S#!
0D=
0FM
0C]
0Em
0M#!
0>=
0@M
0=]
0?m
0G#!
08=
0:M
07]
09m
0A#!
0N<
0PL
0I\
0Kl
0W"!
1H<
1JL
1C\
1El
1Q"!
1B<
1DL
1=\
1?l
1K"!
1<<
1>L
17\
19l
1E"!
1R;
1PK
1M[
1Ok
1[!!
1L;
1JK
1G[
1Ik
1U!!
1F;
1DK
1A[
1Ck
1O!!
1@;
1>K
1;[
1=k
1I!!
0>-
0S.
0C.
03.
0#.
0=-
0R.
0B.
02.
0".
0<-
0Q.
0A.
01.
0!.
0;-
0P.
0@.
00.
0~-
0:-
0O.
0?.
0/.
0}-
09-
0N.
0>.
0..
0|-
08-
0M.
0=.
0-.
0{-
17-
1L.
1<.
1,.
1z-
16-
1K.
1;.
1+.
1y-
15-
1J.
1:.
1*.
1x-
14-
1I.
19.
1).
1w-
13-
1H.
18.
1(.
1v-
12-
1G.
17.
1'.
1u-
11-
1F.
16.
1&.
1t-
10-
1E.
15.
1%.
1s-
1/-
1D.
14.
1$.
1r-
0Aq
0Yq
0;q
0Sq
05q
0Mq
0/q
0Gq
0Np
0fp
0Hp
0`p
0Bp
0Zp
0<p
0Tp
0[o
0so
1Uo
1mo
1Oo
1go
1Io
1ao
1hn
1"o
1bn
1zn
1\n
1tn
1Vn
1nn
0pn
0Xn
0vn
0^n
0|n
0dn
0$o
0jn
0co
0Ko
0io
0Qo
0oo
0Wo
1uo
1]o
1Vp
1>p
1\p
1Dp
1bp
1Jp
1hp
1Pp
1Iq
11q
1Oq
17q
1Uq
1=q
1[q
1Cq
0Eq
0]q
0?q
0Wq
09q
0Qq
03q
0Kq
0Rp
0jp
0Lp
0dp
0Fp
0^p
0@p
0Xp
0_o
0wo
1Yo
1qo
1So
1ko
1Mo
1eo
1ln
1&o
1fn
1~n
1`n
1xn
1Zn
1rn
0Mn
0Ln
0On
0Nn
0Qn
0Pn
0Tn
0Rn
0@o
0?o
0Bo
0Ao
0Do
0Co
1Go
1Eo
13p
12p
15p
14p
17p
16p
1:p
18p
1&q
1%q
1(q
1'q
1*q
1)q
1-q
1+q
0qq
0kq
0eq
0_q
0~p
0xp
0rp
0lp
0-p
1'p
1!p
1yo
1:o
14o
1.o
1(o
0*o
00o
06o
0<o
0{o
0#p
0)p
1/p
1np
1tp
1zp
1"q
1aq
1gq
1mq
1sq
0uq
0oq
0iq
0cq
0$q
0|p
0vp
0pp
01p
1+p
1%p
1}o
1>o
18o
12o
1,o
0,,
0+,
0*,
0),
0(,
0',
0&,
1%,
1$,
1#,
1",
1!,
1~+
1}+
1|+
1{+
0|,
0{,
0z,
0y,
0x,
0w,
0v,
1u,
1t,
1s,
1r,
1q,
1p,
1o,
1n,
1m,
12!
1N]
1M]
1L]
1K]
1N\
1M\
1L\
1K\
1VY
1UY
1TY
1SY
1bU
1aU
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
1U,
1T,
1S,
1R,
1Q,
1P,
1O,
1N,
1M,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
1e,
1d,
1c,
1b,
1a,
1`,
1_,
1^,
1],
0F-
0E-
0D-
0C-
0B-
0A-
0@-
1?-
0]'!
0W'!
0Q'!
0K'!
0j&!
0d&!
0^&!
0X&!
0w%!
1q%!
1k%!
1e%!
1&%!
1~$!
1x$!
1r$!
0t$!
0z$!
0"%!
0(%!
0g%!
0m%!
0s%!
1y%!
1Z&!
1`&!
1f&!
1l&!
1M'!
1S'!
1Y'!
1_'!
0a'!
0['!
0U'!
0O'!
0n&!
0h&!
0b&!
0\&!
0{%!
1u%!
1o%!
1i%!
1*%!
1$%!
1|$!
1v$!
0Q$!
0S$!
0U$!
0X$!
0D%!
0F%!
0H%!
1K%!
17&!
19&!
1;&!
1>&!
1*'!
1,'!
1.'!
11'!
0f-
0e-
0d-
0c-
0b-
0a-
0`-
1_-
1z$
0*#
0)#
0(#
0'#
0&#
0%#
0$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
0f
0e
0d
0c
0b
0a
0`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
0&-
0%-
0$-
0#-
0"-
0!-
0~,
1},
0<!
1T*
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0}!
1c%
1b%
1a%
1`%
1_%
1^%
1]%
1\%
1[%
09
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0b(!
0_(!
0\(!
0Y(!
0R(!
0O(!
0L(!
0I(!
0B(!
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0M
0L
0K
0J
0I
0H
0G
0F
0E
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1c+
1b+
1a+
1`+
1_+
1^+
1]+
1\+
1[+
0Zr
0[r
0Wr
0Xr
0Tr
0Ur
0Qr
0Rr
0Jr
0Kr
0Gr
0Hr
0Dr
0Er
0Ar
0Br
0:r
0;r
1yq
05,
1>r
1?r
1@r
1zq
1Nr
1Or
1Pr
1_%!
0a%!
1c%!
0I%!
11&!
03&!
15&!
0s+
1E,
1D,
1C,
1B,
1A,
1@,
1?,
1>,
1=,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
1o
1n
1m
1l
1k
1j
1i
1h
1g
1S*
#450
0~
0{
#500
1~
1{
1,%
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
b110 "!
b11 x
#501
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
1]#
01$
02$
1,$
0c!
0b!
06$
1-$
1a!
0d*
0c*
1b*
06+
05+
14+
1/
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
12(!
0/(!
0,(!
0&+
0%+
1$+
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
0I#
0H#
1G#
0F+
0E+
1D+
1B2
16B
17R
19b
1Zr
1[r
0^-
1Kv
1<2
10B
11R
13b
1Wr
1Xr
0]-
1Ev
162
1*B
1+R
1-b
1Tr
1Ur
0\-
1?v
102
1$B
1%R
1'b
1Qr
1Rr
0[-
19v
1F1
1:A
1;Q
1<a
1Jr
1Kr
0Z-
1Ou
1@1
14A
15Q
16a
1Gr
1Hr
0Y-
1Iu
1:1
1.A
1/Q
10a
1Dr
1Er
0X-
1Cu
141
1(A
1)Q
1*a
1Ar
1Br
0W-
1=u
1J0
1>@
1?P
1@`
1:r
1;r
0V-
1St
0Ut
0yq
15,
0B`
0AP
0@@
0L0
0?u
0>r
0,a
0+Q
0*A
061
0Eu
0?r
02a
01Q
00A
0<1
0Ku
0@r
08a
07Q
06A
0B1
0Qu
0zq
0>a
0=Q
0<A
0H1
0;v
0Nr
0)b
0'R
0&B
022
0Av
0Or
0/b
0-R
0,B
082
0Gv
0Pr
05b
03R
02B
0>2
0Mv
0;b
09R
08B
0D2
1F2
1:B
1;R
1=b
1Ov
1@2
14B
15R
17b
1Iv
1:2
1.B
1/R
11b
1Cv
142
1(B
1)R
1+b
1=v
1J1
1>A
1?Q
1@a
1Su
1D1
18A
19Q
1:a
1Mu
1>1
12A
13Q
14a
1Gu
181
1,A
1-Q
1.a
1Au
1N0
1B@
1CP
1D`
0_%!
1Wt
0=t
1a%!
0*`
0)P
0(@
040
03u
0~`
0}P
0|@
0*1
05u
0"a
0!Q
0~@
0,1
07u
0$a
0#Q
0"A
0.1
09u
0&a
0%Q
0$A
001
0/v
0{a
0yQ
0xA
0&2
01v
0}a
0{Q
0zA
0(2
03v
0!b
0}Q
0|A
0*2
05v
0#b
0!R
0~A
0,2
1r2
1fB
1gR
1ib
1{v
1l2
1`B
1aR
1cb
1uv
1f2
1ZB
1[R
1]b
1ov
1`2
1TB
1UR
1Wb
1iv
1v1
1jA
1kQ
1la
1!v
1p1
1dA
1eQ
1fa
1yu
1j1
1^A
1_Q
1`a
1su
1d1
1XA
1YQ
1Za
1mu
1z0
1n@
1oP
1p`
0c%!
1%u
0'u
1I%!
0r`
0qP
0p@
0|0
0ou
0\a
0[Q
0ZA
0f1
0uu
0ba
0aQ
0`A
0l1
0{u
0ha
0gQ
0fA
0r1
0#v
0na
0mQ
0lA
0x1
0kv
0Yb
0WR
0VB
0b2
0qv
0_b
0]R
0\B
0h2
0wv
0eb
0cR
0bB
0n2
0}v
0kb
0iR
0hB
0t2
1v2
1jB
1kR
1mb
1!w
1p2
1dB
1eR
1gb
1yv
1j2
1^B
1_R
1ab
1sv
1d2
1XB
1YR
1[b
1mv
1z1
1nA
1oQ
1pa
1%v
1t1
1hA
1iQ
1ja
1}u
1n1
1bA
1cQ
1da
1wu
1h1
1\A
1]Q
1^a
1qu
1~0
1r@
1sP
1t`
01&!
1)u
0hr
13&!
0U^
0TN
0R>
0_.
0gr
0T^
0SN
0Q>
0^.
0fr
0S^
0RN
0P>
0].
0er
0R^
0QN
0O>
0\.
0dr
0Q^
0PN
0N>
0[.
0cr
0P^
0ON
0M>
0Z.
0br
0O^
0NN
0L>
0Y.
0ar
0N^
0MN
0K>
0X.
0`r
0M^
0LN
0J>
0W.
126
1(F
1)V
1+f
1;z
1,6
1"F
1#V
1%f
15z
1&6
1zE
1{U
1}e
1/z
1~5
1tE
1uU
1we
1)z
165
1,E
1+U
1-e
1?y
105
1&E
1%U
1'e
19y
1*5
1~D
1}T
1!e
13y
1$5
1xD
1wT
1yd
1-y
1:4
10D
1/T
11d
05&!
1Cx
0Ex
1s+
03d
01T
02D
0<4
0/y
0{d
0yT
0zD
0&5
05y
0#e
0!U
0"E
0,5
0;y
0)e
0'U
0(E
025
0Ay
0/e
0-U
0.E
085
0+z
0ye
0wU
0vE
0"6
01z
0!f
0}U
0|E
0(6
07z
0'f
0%V
0$F
0.6
0=z
0-f
0+V
0*F
046
166
1,F
1-V
1/f
1?z
106
1&F
1'V
1)f
19z
1*6
1~E
1!V
1#f
13z
1$6
1xE
1yU
1{e
1-z
1:5
10E
1/U
11e
1Cy
145
1*E
1)U
1+e
1=y
1.5
1$E
1#U
1%e
17y
1(5
1|D
1{T
1}d
11y
1>4
14D
13T
15d
1Gx
0-x
0yc
0wS
0xC
0$4
0#y
0od
0mT
0nD
0x4
0%y
0qd
0oT
0pD
0z4
0'y
0sd
0qT
0rD
0|4
0)y
0ud
0sT
0tD
0~4
0}y
0me
0kU
0jE
0t5
0!z
0oe
0mU
0lE
0v5
0#z
0qe
0oU
0nE
0x5
0%z
0se
0qU
0pE
0z5
1b6
1XF
1YV
1[f
1kz
1\6
1RF
1SV
1Uf
1ez
1V6
1LF
1MV
1Of
1_z
1P6
1FF
1GV
1If
1Yz
1f5
1\E
1[U
1]e
1oy
1`5
1VE
1UU
1We
1iy
1Z5
1PE
1OU
1Qe
1cy
1T5
1JE
1IU
1Ke
1]y
1j4
1`D
1_T
1ad
1sx
0ux
0cd
0aT
0bD
0l4
0_y
0Me
0KU
0LE
0V5
0ey
0Se
0QU
0RE
0\5
0ky
0Ye
0WU
0XE
0b5
0qy
0_e
0]U
0^E
0h5
0[z
0Kf
0IV
0HF
0R6
0az
0Qf
0OV
0NF
0X6
0gz
0Wf
0UV
0TF
0^6
0mz
0]f
0[V
0ZF
0d6
1f6
1\F
1]V
1_f
1oz
1`6
1VF
1WV
1Yf
1iz
1Z6
1PF
1QV
1Sf
1cz
1T6
1JF
1KV
1Mf
1]z
1j5
1`E
1_U
1ae
1sy
1d5
1ZE
1YU
1[e
1my
1^5
1TE
1SU
1Ue
1gy
1X5
1NE
1MU
1Oe
1ay
1n4
1dD
1cT
1ed
1wx
0xr
0e^
0dN
0b>
0o.
0wr
0d^
0cN
0a>
0n.
0vr
0c^
0bN
0`>
0m.
0ur
0b^
0aN
0_>
0l.
0tr
0a^
0`N
0^>
0k.
0sr
0`^
0_N
0]>
0j.
0rr
0_^
0^N
0\>
0i.
0qr
0^^
0]N
0[>
0h.
0pr
0]^
0\N
0Z>
0g.
1":
1zI
1{Y
1}i
1+~
1z9
1tI
1uY
1wi
1%~
1t9
1nI
1oY
1qi
1}}
1n9
1hI
1iY
1ki
1w}
1&9
1~H
1{X
1}h
1/}
1~8
1xH
1uX
1wh
1)}
1x8
1rH
1oX
1qh
1#}
1r8
1lH
1iX
1kh
1{|
1*8
1$H
1!X
1#h
13|
05|
0%h
0#X
0&H
0,8
0}|
0mh
0kX
0nH
0t8
0%}
0sh
0qX
0tH
0z8
0+}
0yh
0wX
0zH
0"9
01}
0!i
0}X
0"I
0(9
0y}
0mi
0kY
0jI
0p9
0!~
0si
0qY
0pI
0v9
0'~
0yi
0wY
0vI
0|9
0-~
0!j
0}Y
0|I
0$:
1&:
1~I
1!Z
1#j
1/~
1~9
1xI
1yY
1{i
1)~
1x9
1rI
1sY
1ui
1#~
1r9
1lI
1mY
1oi
1{}
1*9
1$I
1!Y
1#i
13}
1$9
1|H
1yX
1{h
1-}
1|8
1vH
1sX
1uh
1'}
1v8
1pH
1mX
1oh
1!}
1.8
1(H
1%X
1'h
17|
0{{
0kg
0iW
0lG
0r7
0q|
0ah
0_X
0bH
0h8
0s|
0ch
0aX
0dH
0j8
0u|
0eh
0cX
0fH
0l8
0w|
0gh
0eX
0hH
0n8
0m}
0ai
0_Y
0^I
0d9
0o}
0ci
0aY
0`I
0f9
0q}
0ei
0cY
0bI
0h9
0s}
0gi
0eY
0dI
0j9
1R:
1LJ
1MZ
1Oj
1[~
1L:
1FJ
1GZ
1Ij
1U~
1F:
1@J
1AZ
1Cj
1O~
1@:
1:J
1;Z
1=j
1I~
1V9
1PI
1MY
1Oi
1_}
1P9
1JI
1GY
1Ii
1Y}
1J9
1DI
1AY
1Ci
1S}
1D9
1>I
1;Y
1=i
1M}
1Z8
1TH
1QX
1Sh
1c|
0e|
0Uh
0SX
0VH
0\8
0O}
0?i
0=Y
0@I
0F9
0U}
0Ei
0CY
0FI
0L9
0[}
0Ki
0IY
0LI
0R9
0a}
0Qi
0OY
0RI
0X9
0K~
0?j
0=Z
0<J
0B:
0Q~
0Ej
0CZ
0BJ
0H:
0W~
0Kj
0IZ
0HJ
0N:
0]~
0Qj
0OZ
0NJ
0T:
1V:
1PJ
1QZ
1Sj
1_~
1P:
1JJ
1KZ
1Mj
1Y~
1J:
1DJ
1EZ
1Gj
1S~
1D:
1>J
1?Z
1Aj
1M~
1Z9
1TI
1QY
1Si
1c}
1T9
1NI
1KY
1Mi
1]}
1N9
1HI
1EY
1Gi
1W}
1H9
1BI
1?Y
1Ai
1Q}
1^8
1XH
1UX
1Wh
1g|
0*s
0u^
0tN
0r>
0!/
0)s
0t^
0sN
0q>
0~.
0(s
0s^
0rN
0p>
0}.
0's
0r^
0qN
0o>
0|.
0&s
0q^
0pN
0n>
0{.
0%s
0p^
0oN
0m>
0z.
0$s
0o^
0nN
0l>
0y.
0#s
0n^
0mN
0k>
0x.
0"s
0m^
0lN
0j>
0w.
1p=
1rM
1s]
1um
1y#!
1j=
1lM
1m]
1om
1s#!
1d=
1fM
1g]
1im
1m#!
1^=
1`M
1a]
1cm
1g#!
1t<
1vL
1s\
1ul
1}"!
1n<
1pL
1m\
1ol
1w"!
1h<
1jL
1g\
1il
1q"!
1b<
1dL
1a\
1cl
1k"!
1x;
1zK
1s[
1uk
1#"!
0%"!
0wk
0u[
0|K
0z;
0m"!
0el
0c\
0fL
0d<
0s"!
0kl
0i\
0lL
0j<
0y"!
0ql
0o\
0rL
0p<
0!#!
0wl
0u\
0xL
0v<
0i#!
0em
0c]
0bM
0`=
0o#!
0km
0i]
0hM
0f=
0u#!
0qm
0o]
0nM
0l=
0{#!
0wm
0u]
0tM
0r=
1t=
1vM
1w]
1ym
1}#!
1n=
1pM
1q]
1sm
1w#!
1h=
1jM
1k]
1mm
1q#!
1b=
1dM
1e]
1gm
1k#!
1x<
1zL
1w\
1yl
1##!
1r<
1tL
1q\
1sl
1{"!
1l<
1nL
1k\
1ml
1u"!
1f<
1hL
1e\
1gl
1o"!
1|;
1~K
1w[
1yk
1'"!
0k!!
0_k
0][
0dK
0b;
0a"!
0Yl
0W\
0ZL
0X<
0c"!
0[l
0Y\
0\L
0Z<
0e"!
0]l
0[\
0^L
0\<
0g"!
0_l
0]\
0`L
0^<
0]#!
0Ym
0W]
0VM
0T=
0_#!
0[m
0Y]
0XM
0V=
0a#!
0]m
0[]
0ZM
0X=
0c#!
0_m
0]]
0\M
0Z=
1B>
1DN
1E^
1Gn
1K$!
1<>
1>N
1?^
1An
1E$!
16>
18N
19^
1;n
1?$!
10>
12N
13^
15n
19$!
1F=
1HM
1E]
1Gm
1O#!
1@=
1BM
1?]
1Am
1I#!
1:=
1<M
19]
1;m
1C#!
14=
16M
13]
15m
1=#!
1J<
1LL
1E\
1Gl
1S"!
0U"!
0Il
0G\
0NL
0L<
0?#!
07m
05]
08M
06=
0E#!
0=m
0;]
0>M
0<=
0K#!
0Cm
0A]
0DM
0B=
0Q#!
0Im
0G]
0JM
0H=
0;$!
07n
05^
04N
02>
0A$!
0=n
0;^
0:N
08>
0G$!
0Cn
0A^
0@N
0>>
0M$!
0In
0G^
0FN
0D>
1F>
1HN
1I^
1Kn
1O$!
1@>
1BN
1C^
1En
1I$!
1:>
1<N
1=^
1?n
1C$!
14>
16N
17^
19n
1=$!
1J=
1LM
1I]
1Km
1S#!
1D=
1FM
1C]
1Em
1M#!
1>=
1@M
1=]
1?m
1G#!
18=
1:M
17]
19m
1A#!
1N<
1PL
1I\
1Kl
1W"!
07-
0L.
0<.
0,.
0z-
06-
0K.
0;.
0+.
0y-
05-
0J.
0:.
0*.
0x-
04-
0I.
09.
0).
0w-
03-
0H.
08.
0(.
0v-
02-
0G.
07.
0'.
0u-
01-
0F.
06.
0&.
0t-
00-
0E.
05.
0%.
0s-
0/-
0D.
04.
0$.
0r-
1Aq
1Yq
1;q
1Sq
15q
1Mq
1/q
1Gq
1Np
1fp
1Hp
1`p
1Bp
1Zp
1<p
1Tp
1[o
1so
0uo
0]o
0Vp
0>p
0\p
0Dp
0bp
0Jp
0hp
0Pp
0Iq
01q
0Oq
07q
0Uq
0=q
0[q
0Cq
1Eq
1]q
1?q
1Wq
19q
1Qq
13q
1Kq
1Rp
1jp
1Lp
1dp
1Fp
1^p
1@p
1Xp
1_o
1wo
0Go
0Eo
03p
02p
05p
04p
07p
06p
0:p
08p
0&q
0%q
0(q
0'q
0*q
0)q
0-q
0+q
1qq
1kq
1eq
1_q
1~p
1xp
1rp
1lp
1-p
0/p
0np
0tp
0zp
0"q
0aq
0gq
0mq
0sq
1uq
1oq
1iq
1cq
1$q
1|p
1vp
1pp
11p
0%,
0$,
0#,
0",
0!,
0~+
0}+
0|+
0{+
0u,
0t,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
02!
01!
10!
0N]
0M]
0L]
0K]
0N\
0M\
0L\
0K\
0VY
0UY
0TY
0SY
0bU
0aU
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
1e,
1d,
1c,
1b,
1a,
1`,
1_,
1^,
1],
0?-
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Zr
1R*
0Wr
0Tr
0Qr
0Jr
0Gr
0Dr
0Ar
0:r
05,
04,
03,
02,
01,
00,
0/,
0.,
0-,
0R*
1E'!
1?'!
19'!
13'!
1R&!
1L&!
1F&!
1@&!
1_%!
0a%!
0B&!
0H&!
0N&!
0T&!
05'!
0;'!
0A'!
0G'!
1I'!
1C'!
1='!
17'!
1V&!
1P&!
1J&!
1D&!
1c%!
0I%!
06&!
08&!
0:&!
0<&!
0)'!
0+'!
0-'!
0/'!
1u'!
1o'!
1i'!
1c'!
1$'!
1|&!
1v&!
1p&!
11&!
03&!
0r&!
0x&!
0~&!
0&'!
0e'!
0k'!
0q'!
0w'!
1y'!
1s'!
1m'!
1g'!
1('!
1"'!
1z&!
1t&!
15&!
0s+
0r+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0o
0n
0m
0l
0k
0j
0i
0h
0g
0_-
0z$
0y$
1x$
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
1]'!
1W'!
1Q'!
1K'!
1j&!
1d&!
1^&!
1X&!
1w%!
0y%!
0Z&!
0`&!
0f&!
0l&!
0M'!
0S'!
0Y'!
0_'!
1a'!
1['!
1U'!
1O'!
1n&!
1h&!
1b&!
1\&!
1{%!
0K%!
07&!
09&!
0;&!
0>&!
0*'!
0,'!
0.'!
01'!
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
1:#
19#
18#
17#
16#
15#
14#
1,#
1+#
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0},
1<!
0S*
0T*
1Q*
1m!
1l!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
1}!
19
1n*
1m*
1l*
1k*
1j*
1i*
1h*
1g*
1f*
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1b(!
1_(!
1\(!
1Y(!
1R(!
1O(!
1L(!
1I(!
1B(!
1~*
1}*
1|*
1{*
1z*
1y*
1x*
1w*
1v*
1Y'
1X'
1W'
1V'
1U'
1T'
1S'
1R'
1Q'
1M
1L
1K
1J
1I
1H
1G
1F
1E
#550
0~
0{
#600
1~
1{
0,%
0+%
1*%
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
b111 "!
b100 x
#601
1G'
1F'
1E'
1D'
1C'
1B'
1A'
1@'
1?'
1[#
0\#
0]#
11$
12$
04$
17$
0a!
09$
1b!
16$
0,$
1c!
0b!
0-$
1'$
1`!
1a!
19$
0'$
0`!
1d*
16+
0/
0.
1-
1?"
1>"
1="
1<"
1;"
1:"
19"
18"
17"
1,(!
1&+
1S+
1R+
1Q+
1P+
1O+
1N+
1M+
1L+
1K+
1I#
1F+
0B2
06B
07R
09b
1Zr
1^-
0Kv
0<2
00B
01R
03b
1Wr
1]-
0Ev
062
0*B
0+R
0-b
1Tr
1\-
0?v
002
0$B
0%R
0'b
1Qr
1[-
09v
0F1
0:A
0;Q
0<a
1Jr
1Z-
0Ou
0@1
04A
05Q
06a
1Gr
1Y-
0Iu
0:1
0.A
0/Q
00a
1Dr
1X-
0Cu
041
0(A
0)Q
0*a
1Ar
1W-
0=u
0J0
0>@
0?P
0@`
1:r
1V-
0St
1Ut
15,
1B`
1AP
1@@
1L0
1?u
14,
1,a
1+Q
1*A
161
1Eu
13,
12a
11Q
10A
1<1
1Ku
12,
18a
17Q
16A
1B1
1Qu
11,
1>a
1=Q
1<A
1H1
1;v
10,
1)b
1'R
1&B
122
1Av
1/,
1/b
1-R
1,B
182
1Gv
1.,
15b
13R
12B
1>2
1Mv
1-,
1;b
19R
18B
1D2
0F2
0:B
0;R
0=b
0E'!
0Ov
0@2
04B
05R
07b
0?'!
0Iv
0:2
0.B
0/R
01b
09'!
0Cv
042
0(B
0)R
0+b
03'!
0=v
0J1
0>A
0?Q
0@a
0R&!
0Su
0D1
08A
09Q
0:a
0L&!
0Mu
0>1
02A
03Q
04a
0F&!
0Gu
081
0,A
0-Q
0.a
0@&!
0Au
0N0
0B@
0CP
0D`
0_%!
0Wt
1=t
1a%!
1*`
1)P
1(@
140
13u
1B&!
1~`
1}P
1|@
1*1
15u
1H&!
1"a
1!Q
1~@
1,1
17u
1N&!
1$a
1#Q
1"A
1.1
19u
1T&!
1&a
1%Q
1$A
101
1/v
15'!
1{a
1yQ
1xA
1&2
11v
1;'!
1}a
1{Q
1zA
1(2
13v
1A'!
1!b
1}Q
1|A
1*2
15v
1G'!
1#b
1!R
1~A
1,2
0r2
0fB
0gR
0ib
0I'!
0{v
0l2
0`B
0aR
0cb
0C'!
0uv
0f2
0ZB
0[R
0]b
0='!
0ov
0`2
0TB
0UR
0Wb
07'!
0iv
0v1
0jA
0kQ
0la
0V&!
0!v
0p1
0dA
0eQ
0fa
0P&!
0yu
0j1
0^A
0_Q
0`a
0J&!
0su
0d1
0XA
0YQ
0Za
0D&!
0mu
0z0
0n@
0oP
0p`
0c%!
0%u
1'u
1I%!
1r`
1qP
1p@
1|0
1ou
16&!
1\a
1[Q
1ZA
1f1
1uu
18&!
1ba
1aQ
1`A
1l1
1{u
1:&!
1ha
1gQ
1fA
1r1
1#v
1<&!
1na
1mQ
1lA
1x1
1kv
1)'!
1Yb
1WR
1VB
1b2
1qv
1+'!
1_b
1]R
1\B
1h2
1wv
1-'!
1eb
1cR
1bB
1n2
1}v
1/'!
1kb
1iR
1hB
1t2
0v2
0jB
0kR
0mb
0u'!
0!w
0p2
0dB
0eR
0gb
0o'!
0yv
0j2
0^B
0_R
0ab
0i'!
0sv
0d2
0XB
0YR
0[b
0c'!
0mv
0z1
0nA
0oQ
0pa
0$'!
0%v
0t1
0hA
0iQ
0ja
0|&!
0}u
0n1
0bA
0cQ
0da
0v&!
0wu
0h1
0\A
0]Q
0^a
0p&!
0qu
0~0
0r@
0sP
0t`
01&!
0)u
1hr
13&!
1U^
1TN
1R>
1_.
1gr
1r&!
1T^
1SN
1Q>
1^.
1fr
1x&!
1S^
1RN
1P>
1].
1er
1~&!
1R^
1QN
1O>
1\.
1dr
1&'!
1Q^
1PN
1N>
1[.
1cr
1e'!
1P^
1ON
1M>
1Z.
1br
1k'!
1O^
1NN
1L>
1Y.
1ar
1q'!
1N^
1MN
1K>
1X.
1`r
1w'!
1M^
1LN
1J>
1W.
026
0(F
0)V
0+f
0y'!
0;z
0,6
0"F
0#V
0%f
0s'!
05z
0&6
0zE
0{U
0}e
0m'!
0/z
0~5
0tE
0uU
0we
0g'!
0)z
065
0,E
0+U
0-e
0('!
0?y
005
0&E
0%U
0'e
0"'!
09y
0*5
0~D
0}T
0!e
0z&!
03y
0$5
0xD
0wT
0yd
0t&!
0-y
0:4
00D
0/T
01d
05&!
0Cx
1Ex
1s+
13d
11T
12D
1<4
1/y
1r+
1{d
1yT
1zD
1&5
15y
1q+
1#e
1!U
1"E
1,5
1;y
1p+
1)e
1'U
1(E
125
1Ay
1o+
1/e
1-U
1.E
185
1+z
1n+
1ye
1wU
1vE
1"6
11z
1m+
1!f
1}U
1|E
1(6
17z
1l+
1'f
1%V
1$F
1.6
1=z
1k+
1-f
1+V
1*F
146
066
0,F
0-V
0/f
0?z
006
0&F
0'V
0)f
09z
0*6
0~E
0!V
0#f
03z
0$6
0xE
0yU
0{e
0-z
0:5
00E
0/U
01e
0Cy
045
0*E
0)U
0+e
0=y
0.5
0$E
0#U
0%e
07y
0(5
0|D
0{T
0}d
01y
0>4
04D
03T
05d
0Gx
1-x
1yc
1wS
1xC
1$4
1#y
1od
1mT
1nD
1x4
1%y
1qd
1oT
1pD
1z4
1'y
1sd
1qT
1rD
1|4
1)y
1ud
1sT
1tD
1~4
1}y
1me
1kU
1jE
1t5
1!z
1oe
1mU
1lE
1v5
1#z
1qe
1oU
1nE
1x5
1%z
1se
1qU
1pE
1z5
0b6
0XF
0YV
0[f
0kz
0\6
0RF
0SV
0Uf
0ez
0V6
0LF
0MV
0Of
0_z
0P6
0FF
0GV
0If
0Yz
0f5
0\E
0[U
0]e
0oy
0`5
0VE
0UU
0We
0iy
0Z5
0PE
0OU
0Qe
0cy
0T5
0JE
0IU
0Ke
0]y
0j4
0`D
0_T
0ad
0sx
1ux
1cd
1aT
1bD
1l4
1_y
1Me
1KU
1LE
1V5
1ey
1Se
1QU
1RE
1\5
1ky
1Ye
1WU
1XE
1b5
1qy
1_e
1]U
1^E
1h5
1[z
1Kf
1IV
1HF
1R6
1az
1Qf
1OV
1NF
1X6
1gz
1Wf
1UV
1TF
1^6
1mz
1]f
1[V
1ZF
1d6
0f6
0\F
0]V
0_f
0oz
0`6
0VF
0WV
0Yf
0iz
0Z6
0PF
0QV
0Sf
0cz
0T6
0JF
0KV
0Mf
0]z
0j5
0`E
0_U
0ae
0sy
0d5
0ZE
0YU
0[e
0my
0^5
0TE
0SU
0Ue
0gy
0X5
0NE
0MU
0Oe
0ay
0n4
0dD
0cT
0ed
0wx
1xr
1e^
1dN
1b>
1o.
1wr
1d^
1cN
1a>
1n.
1vr
1c^
1bN
1`>
1m.
1ur
1b^
1aN
1_>
1l.
1tr
1a^
1`N
1^>
1k.
1sr
1`^
1_N
1]>
1j.
1rr
1_^
1^N
1\>
1i.
1qr
1^^
1]N
1[>
1h.
1pr
1]^
1\N
1Z>
1g.
0":
0zI
0{Y
0}i
0+~
0z9
0tI
0uY
0wi
0%~
0t9
0nI
0oY
0qi
0}}
0n9
0hI
0iY
0ki
0w}
0&9
0~H
0{X
0}h
0/}
0~8
0xH
0uX
0wh
0)}
0x8
0rH
0oX
0qh
0#}
0r8
0lH
0iX
0kh
0{|
0*8
0$H
0!X
0#h
03|
15|
1%h
1#X
1&H
1,8
1}|
1mh
1kX
1nH
1t8
1%}
1sh
1qX
1tH
1z8
1+}
1yh
1wX
1zH
1"9
11}
1!i
1}X
1"I
1(9
1y}
1mi
1kY
1jI
1p9
1!~
1si
1qY
1pI
1v9
1'~
1yi
1wY
1vI
1|9
1-~
1!j
1}Y
1|I
1$:
0&:
0~I
0!Z
0#j
0/~
0~9
0xI
0yY
0{i
0)~
0x9
0rI
0sY
0ui
0#~
0r9
0lI
0mY
0oi
0{}
0*9
0$I
0!Y
0#i
03}
0$9
0|H
0yX
0{h
0-}
0|8
0vH
0sX
0uh
0'}
0v8
0pH
0mX
0oh
0!}
0.8
0(H
0%X
0'h
07|
1{{
1kg
1iW
1lG
1r7
1q|
1ah
1_X
1bH
1h8
1s|
1ch
1aX
1dH
1j8
1u|
1eh
1cX
1fH
1l8
1w|
1gh
1eX
1hH
1n8
1m}
1ai
1_Y
1^I
1d9
1o}
1ci
1aY
1`I
1f9
1q}
1ei
1cY
1bI
1h9
1s}
1gi
1eY
1dI
1j9
0R:
0LJ
0MZ
0Oj
0[~
0L:
0FJ
0GZ
0Ij
0U~
0F:
0@J
0AZ
0Cj
0O~
0@:
0:J
0;Z
0=j
0I~
0V9
0PI
0MY
0Oi
0_}
0P9
0JI
0GY
0Ii
0Y}
0J9
0DI
0AY
0Ci
0S}
0D9
0>I
0;Y
0=i
0M}
0Z8
0TH
0QX
0Sh
0c|
1e|
1Uh
1SX
1VH
1\8
1O}
1?i
1=Y
1@I
1F9
1U}
1Ei
1CY
1FI
1L9
1[}
1Ki
1IY
1LI
1R9
1a}
1Qi
1OY
1RI
1X9
1K~
1?j
1=Z
1<J
1B:
1Q~
1Ej
1CZ
1BJ
1H:
1W~
1Kj
1IZ
1HJ
1N:
1]~
1Qj
1OZ
1NJ
1T:
0V:
0PJ
0QZ
0Sj
0_~
0P:
0JJ
0KZ
0Mj
0Y~
0J:
0DJ
0EZ
0Gj
0S~
0D:
0>J
0?Z
0Aj
0M~
0Z9
0TI
0QY
0Si
0c}
0T9
0NI
0KY
0Mi
0]}
0N9
0HI
0EY
0Gi
0W}
0H9
0BI
0?Y
0Ai
0Q}
0^8
0XH
0UX
0Wh
0g|
1*s
1u^
1tN
1r>
1!/
1)s
1t^
1sN
1q>
1~.
1(s
1s^
1rN
1p>
1}.
1's
1r^
1qN
1o>
1|.
1&s
1q^
1pN
1n>
1{.
1%s
1p^
1oN
1m>
1z.
1$s
1o^
1nN
1l>
1y.
1#s
1n^
1mN
1k>
1x.
1"s
1m^
1lN
1j>
1w.
0p=
0rM
0s]
0um
0y#!
0j=
0lM
0m]
0om
0s#!
0d=
0fM
0g]
0im
0m#!
0^=
0`M
0a]
0cm
0g#!
0t<
0vL
0s\
0ul
0}"!
0n<
0pL
0m\
0ol
0w"!
0h<
0jL
0g\
0il
0q"!
0b<
0dL
0a\
0cl
0k"!
0x;
0zK
0s[
0uk
0#"!
1%"!
1wk
1u[
1|K
1z;
1m"!
1el
1c\
1fL
1d<
1s"!
1kl
1i\
1lL
1j<
1y"!
1ql
1o\
1rL
1p<
1!#!
1wl
1u\
1xL
1v<
1i#!
1em
1c]
1bM
1`=
1o#!
1km
1i]
1hM
1f=
1u#!
1qm
1o]
1nM
1l=
1{#!
1wm
1u]
1tM
1r=
0t=
0vM
0w]
0ym
0}#!
0n=
0pM
0q]
0sm
0w#!
0h=
0jM
0k]
0mm
0q#!
0b=
0dM
0e]
0gm
0k#!
0x<
0zL
0w\
0yl
0##!
0r<
0tL
0q\
0sl
0{"!
0l<
0nL
0k\
0ml
0u"!
0f<
0hL
0e\
0gl
0o"!
0|;
0~K
0w[
0yk
0'"!
1k!!
1_k
1][
1dK
1b;
1a"!
1Yl
1W\
1ZL
1X<
1c"!
1[l
1Y\
1\L
1Z<
1e"!
1]l
1[\
1^L
1\<
1g"!
1_l
1]\
1`L
1^<
1]#!
1Ym
1W]
1VM
1T=
1_#!
1[m
1Y]
1XM
1V=
1a#!
1]m
1[]
1ZM
1X=
1c#!
1_m
1]]
1\M
1Z=
0B>
0DN
0E^
0Gn
0K$!
0<>
0>N
0?^
0An
0E$!
06>
08N
09^
0;n
0?$!
00>
02N
03^
05n
09$!
0F=
0HM
0E]
0Gm
0O#!
0@=
0BM
0?]
0Am
0I#!
0:=
0<M
09]
0;m
0C#!
04=
06M
03]
05m
0=#!
0J<
0LL
0E\
0Gl
0S"!
1U"!
1Il
1G\
1NL
1L<
1?#!
17m
15]
18M
16=
1E#!
1=m
1;]
1>M
1<=
1K#!
1Cm
1A]
1DM
1B=
1Q#!
1Im
1G]
1JM
1H=
1;$!
17n
15^
14N
12>
1A$!
1=n
1;^
1:N
18>
1G$!
1Cn
1A^
1@N
1>>
1M$!
1In
1G^
1FN
1D>
0F>
0HN
0I^
0Kn
0O$!
0@>
0BN
0C^
0En
0I$!
0:>
0<N
0=^
0?n
0C$!
04>
06N
07^
09n
0=$!
0J=
0LM
0I]
0Km
0S#!
0D=
0FM
0C]
0Em
0M#!
0>=
0@M
0=]
0?m
0G#!
08=
0:M
07]
09m
0A#!
0N<
0PL
0I\
0Kl
0W"!
17-
1L.
1<.
1,.
1z-
16-
1K.
1;.
1+.
1y-
15-
1J.
1:.
1*.
1x-
14-
1I.
19.
1).
1w-
13-
1H.
18.
1(.
1v-
12-
1G.
17.
1'.
1u-
11-
1F.
16.
1&.
1t-
10-
1E.
15.
1%.
1s-
1/-
1D.
14.
1$.
1r-
0Aq
0Yq
0;q
0Sq
05q
0Mq
0/q
0Gq
0Np
0fp
0Hp
0`p
0Bp
0Zp
0<p
0Tp
0[o
0so
1uo
1]o
1Vp
1>p
1\p
1Dp
1bp
1Jp
1hp
1Pp
1Iq
11q
1Oq
17q
1Uq
1=q
1[q
1Cq
0Eq
0]q
0?q
0Wq
09q
0Qq
03q
0Kq
0Rp
0jp
0Lp
0dp
0Fp
0^p
0@p
0Xp
0_o
0wo
1Go
1Eo
13p
12p
15p
14p
17p
16p
1:p
18p
1&q
1%q
1(q
1'q
1*q
1)q
1-q
1+q
0qq
0kq
0eq
0_q
0~p
0xp
0rp
0lp
0-p
1/p
1np
1tp
1zp
1"q
1aq
1gq
1mq
1sq
0uq
0oq
0iq
0cq
0$q
0|p
0vp
0pp
01p
1%,
1$,
1#,
1",
1!,
1~+
1}+
1|+
1{+
1u,
1t,
1s,
1r,
1q,
1p,
1o,
1n,
1m,
12!
1N]
1M]
1L]
1K]
1N\
1M\
1L\
1K\
1VY
1UY
1TY
1SY
1bU
1aU
1U,
1T,
1S,
1R,
1Q,
1P,
1O,
1N,
1M,
1e,
1d,
1c,
1b,
1a,
1`,
1_,
1^,
1],
1?-
0]'!
0W'!
0Q'!
0K'!
0j&!
0d&!
0^&!
0X&!
0w%!
1y%!
1Z&!
1`&!
1f&!
1l&!
1M'!
1S'!
1Y'!
1_'!
0a'!
0['!
0U'!
0O'!
0n&!
0h&!
0b&!
0\&!
0{%!
1K%!
17&!
19&!
1;&!
1>&!
1*'!
1,'!
1.'!
11'!
1_-
1z$
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
0:#
09#
08#
07#
06#
05#
04#
0,#
0+#
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1},
1C!
1B!
1A!
1@!
1?!
1>!
1=!
0Q*
1T*
1T%
1S%
1R%
1Q%
1P%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
1G%
1F%
1E%
1t!
1s!
1r!
1q!
1p!
1o!
1n!
1&"
1%"
1$"
1#"
1""
1!"
1~!
1@
1?
1>
1=
1<
1;
1:
1u*
1t*
1s*
1r*
1q*
1p*
1o*
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1?(!
1<(!
19(!
02(!
03(!
1/(!
0,(!
0-(!
1)(!
1'+
1'(!
0&+
1"(!
0$+
1"+
1!+
0;(!
01(!
1((!
16(!
0"+
0>(!
1$+
17(!
0!+
0A(!
18(!
0~*
0D(!
1#(!
0}*
0K(!
1F(!
0|*
0N(!
1G(!
0{*
0Q(!
1H(!
0z*
0T(!
1$(!
0y*
0[(!
1V(!
0x*
0^(!
1W(!
0w*
0a(!
1X(!
0v*
0d(!
1|'!
1}'!
1`'
1_'
1^'
1]'
1\'
1['
1Z'
1T
1S
1R
1Q
1P
1O
1N
0D*
b0 E*
1D*
b11 E*
#650
0~
0{
#700
1~
1{
1,%
1p'
1o'
1n'
1m'
1l'
1k'
1j'
b1000 "!
b101 x
#701
1>'
1='
1<'
1;'
1:'
19'
18'
1]#
01$
02$
1,$
0c!
1b!
0d*
1c*
06+
15+
1/
1F"
1E"
1D"
1C"
1B"
1A"
1@"
0/(!
00(!
1,(!
1-(!
0'(!
1&+
11(!
1Z+
1Y+
1X+
1W+
1V+
1U+
1T+
0I#
1H#
0F+
1E+
0D0
08@
09P
0:`
17r
1U-
0Mt
0>0
02@
03P
04`
14r
1T-
0Gt
080
0,@
0-P
0.`
11r
1S-
0At
0N/
0B?
0CO
0D_
1*r
1R-
0Ws
0H/
0<?
0=O
0>_
1'r
1Q-
0Qs
0B/
06?
07O
08_
1$r
1P-
0Ks
0</
00?
01O
02_
1!r
1O-
0Es
1Gs
1<,
14_
13O
12?
1>/
1Ms
1;,
1:_
19O
18?
1D/
1Ss
1:,
1@_
1?O
1>?
1J/
1Ys
19,
1F_
1EO
1D?
1P/
1Ct
18,
10`
1/P
1.@
1:0
1It
17,
16`
15P
14@
1@0
1Ot
16,
1<`
1;P
1:@
1F0
0H0
0<@
0=P
0>`
0Y%!
0Qt
0B0
06@
07P
08`
0S%!
0Kt
0<0
00@
01P
02`
0M%!
0Et
0R/
0F?
0GO
0H_
0l$!
0[s
0L/
0@?
0AO
0B_
0f$!
0Us
0F/
0:?
0;O
0<_
0`$!
0Os
0@/
04?
05O
06_
0Z$!
0Is
1;s
1\$!
1(_
1'O
1&?
12/
1=s
1b$!
1*_
1)O
1(?
14/
1?s
1h$!
1,_
1+O
1*?
16/
1As
1n$!
1._
1-O
1,?
18/
17t
1O%!
1$`
1#P
1"@
1.0
19t
1U%!
1&`
1%P
1$@
100
1;t
1[%!
1(`
1'P
1&@
120
0t0
0h@
0iP
0j`
0]%!
0}t
0n0
0b@
0cP
0d`
0W%!
0wt
0h0
0\@
0]P
0^`
0Q%!
0qt
0~/
0r?
0sO
0t_
0p$!
0)t
0x/
0l?
0mO
0n_
0j$!
0#t
0r/
0f?
0gO
0h_
0d$!
0{s
0l/
0`?
0aO
0b_
0^$!
0us
1ws
1P$!
1d_
1cO
1b?
1n/
1}s
1R$!
1j_
1iO
1h?
1t/
1%t
1T$!
1p_
1oO
1n?
1z/
1+t
1V$!
1v_
1uO
1t?
1"0
1st
1C%!
1``
1_P
1^@
1j0
1yt
1E%!
1f`
1eP
1d@
1p0
1!u
1G%!
1l`
1kP
1j@
1v0
0x0
0l@
0mP
0n`
0+&!
0#u
0r0
0f@
0gP
0h`
0%&!
0{t
0l0
0`@
0aP
0b`
0}%!
0ut
0$0
0v?
0wO
0x_
0>%!
0-t
0|/
0p?
0qO
0r_
08%!
0't
0v/
0j?
0kO
0l_
02%!
0!t
0p/
0d?
0eO
0f_
0,%!
0ys
1or
1.%!
1\^
1[N
1Y>
1f.
1nr
14%!
1[^
1ZN
1X>
1e.
1mr
1:%!
1Z^
1YN
1W>
1d.
1lr
1@%!
1Y^
1XN
1V>
1c.
1kr
1!&!
1X^
1WN
1U>
1b.
1jr
1'&!
1W^
1VN
1T>
1a.
1ir
1-&!
1V^
1UN
1S>
1`.
044
0*D
0)T
0+d
0/&!
0=x
0.4
0$D
0#T
0%d
0)&!
07x
0(4
0|C
0{S
0}c
0#&!
01x
0>3
04C
03S
05c
0B%!
0Gw
083
0.C
0-S
0/c
0<%!
0Aw
023
0(C
0'S
0)c
06%!
0;w
0,3
0"C
0!S
0#c
00%!
05w
17w
1z+
1%c
1#S
1$C
1.3
1=w
1y+
1+c
1)S
1*C
143
1Cw
1x+
11c
1/S
10C
1:3
1Iw
1w+
17c
15S
16C
1@3
13x
1v+
1!d
1}S
1~C
1*4
19x
1u+
1'd
1%T
1&D
104
1?x
1t+
1-d
1+T
1,D
164
084
0.D
0-T
0/d
0Ax
024
0(D
0'T
0)d
0;x
0,4
0"D
0!T
0#d
05x
0B3
08C
07S
09c
0Kw
0<3
02C
01S
03c
0Ew
063
0,C
0+S
0-c
0?w
003
0&C
0%S
0'c
09w
1+w
1wb
1uR
1vB
1"3
1-w
1yb
1wR
1xB
1$3
1/w
1{b
1yR
1zB
1&3
11w
1}b
1{R
1|B
1(3
1'x
1sc
1qS
1rC
1|3
1)x
1uc
1sS
1tC
1~3
1+x
1wc
1uS
1vC
1"4
0d4
0ZD
0YT
0[d
0mx
0^4
0TD
0ST
0Ud
0gx
0X4
0ND
0MT
0Od
0ax
0n3
0dC
0cS
0ec
0ww
0h3
0^C
0]S
0_c
0qw
0b3
0XC
0WS
0Yc
0kw
0\3
0RC
0QS
0Sc
0ew
1gw
1Uc
1SS
1TC
1^3
1mw
1[c
1YS
1ZC
1d3
1sw
1ac
1_S
1`C
1j3
1yw
1gc
1eS
1fC
1p3
1cx
1Qd
1OT
1PD
1Z4
1ix
1Wd
1UT
1VD
1`4
1ox
1]d
1[T
1\D
1f4
0h4
0^D
0]T
0_d
0qx
0b4
0XD
0WT
0Yd
0kx
0\4
0RD
0QT
0Sd
0ex
0r3
0hC
0gS
0ic
0{w
0l3
0bC
0aS
0cc
0uw
0f3
0\C
0[S
0]c
0ow
0`3
0VC
0US
0Wc
0iw
1!s
1l^
1kN
1i>
1v.
1~r
1k^
1jN
1h>
1u.
1}r
1j^
1iN
1g>
1t.
1|r
1i^
1hN
1f>
1s.
1{r
1h^
1gN
1e>
1r.
1zr
1g^
1fN
1d>
1q.
1yr
1f^
1eN
1c>
1p.
0$8
0|G
0yW
0{g
0-|
0|7
0vG
0sW
0ug
0'|
0v7
0pG
0mW
0og
0!|
0.7
0(G
0%W
0'g
07{
0(7
0"G
0}V
0!g
01{
0"7
0zF
0wV
0yf
0+{
0z6
0tF
0qV
0sf
0%{
1'{
1uf
1sV
1vF
1|6
1-{
1{f
1yV
1|F
1$7
13{
1#g
1!W
1$G
1*7
19{
1)g
1'W
1*G
107
1#|
1qg
1oW
1rG
1x7
1)|
1wg
1uW
1xG
1~7
1/|
1}g
1{W
1~G
1&8
0(8
0"H
0}W
0!h
01|
0"8
0zG
0wW
0yg
0+|
0z7
0tG
0qW
0sg
0%|
027
0,G
0)W
0+g
0;{
0,7
0&G
0#W
0%g
05{
0&7
0~F
0{V
0}f
0/{
0~6
0xF
0uV
0wf
0){
1yz
1if
1gV
1jF
1p6
1{z
1kf
1iV
1lF
1r6
1}z
1mf
1kV
1nF
1t6
1!{
1of
1mV
1pF
1v6
1u{
1eg
1cW
1fG
1l7
1w{
1gg
1eW
1hG
1n7
1y{
1ig
1gW
1jG
1p7
0T8
0NH
0KX
0Mh
0]|
0N8
0HH
0EX
0Gh
0W|
0H8
0BH
0?X
0Ah
0Q|
0^7
0XG
0UW
0Wg
0g{
0X7
0RG
0OW
0Qg
0a{
0R7
0LG
0IW
0Kg
0[{
0L7
0FG
0CW
0Eg
0U{
1W{
1Gg
1EW
1HG
1N7
1]{
1Mg
1KW
1NG
1T7
1c{
1Sg
1QW
1TG
1Z7
1i{
1Yg
1WW
1ZG
1`7
1S|
1Ch
1AX
1DH
1J8
1Y|
1Ih
1GX
1JH
1P8
1_|
1Oh
1MX
1PH
1V8
0X8
0RH
0OX
0Qh
0a|
0R8
0LH
0IX
0Kh
0[|
0L8
0FH
0CX
0Eh
0U|
0b7
0\G
0YW
0[g
0k{
0\7
0VG
0SW
0Ug
0e{
0V7
0PG
0MW
0Og
0_{
0P7
0JG
0GW
0Ig
0Y{
11s
1|^
1{N
1y>
1(/
10s
1{^
1zN
1x>
1'/
1/s
1z^
1yN
1w>
1&/
1.s
1y^
1xN
1v>
1%/
1-s
1x^
1wN
1u>
1$/
1,s
1w^
1vN
1t>
1#/
1+s
1v^
1uN
1s>
1"/
0r;
0tK
0m[
0ok
0{!!
0l;
0nK
0g[
0ik
0u!!
0f;
0hK
0a[
0ck
0o!!
0|:
0zJ
0wZ
0yj
0'!!
0v:
0tJ
0qZ
0sj
0!!!
0p:
0nJ
0kZ
0mj
0y~
0j:
0hJ
0eZ
0gj
0s~
1u~
1ij
1gZ
1jJ
1l:
1{~
1oj
1mZ
1pJ
1r:
1#!!
1uj
1sZ
1vJ
1x:
1)!!
1{j
1yZ
1|J
1~:
1q!!
1ek
1c[
1jK
1h;
1w!!
1kk
1i[
1pK
1n;
1}!!
1qk
1o[
1vK
1t;
0v;
0xK
0q[
0sk
0!"!
0p;
0rK
0k[
0mk
0y!!
0j;
0lK
0e[
0gk
0s!!
0";
0~J
0{Z
0}j
0+!!
0z:
0xJ
0uZ
0wj
0%!!
0t:
0rJ
0oZ
0qj
0}~
0n:
0lJ
0iZ
0kj
0w~
1i~
1]j
1[Z
1^J
1`:
1k~
1_j
1]Z
1`J
1b:
1m~
1aj
1_Z
1bJ
1d:
1o~
1cj
1aZ
1dJ
1f:
1e!!
1Yk
1W[
1^K
1\;
1g!!
1[k
1Y[
1`K
1^;
1i!!
1]k
1[[
1bK
1`;
0D<
0FL
0?\
0Al
0M"!
0><
0@L
09\
0;l
0G"!
08<
0:L
03\
05l
0A"!
0N;
0LK
0I[
0Kk
0W!!
0H;
0FK
0C[
0Ek
0Q!!
0B;
0@K
0=[
0?k
0K!!
0<;
0:K
07[
09k
0E!!
1G!!
1;k
19[
1<K
1>;
1M!!
1Ak
1?[
1BK
1D;
1S!!
1Gk
1E[
1HK
1J;
1Y!!
1Mk
1K[
1NK
1P;
1C"!
17l
15\
1<L
1:<
1I"!
1=l
1;\
1BL
1@<
1O"!
1Cl
1A\
1HL
1F<
0H<
0JL
0C\
0El
0Q"!
0B<
0DL
0=\
0?l
0K"!
0<<
0>L
07\
09l
0E"!
0R;
0PK
0M[
0Ok
0[!!
0L;
0JK
0G[
0Ik
0U!!
0F;
0DK
0A[
0Ck
0O!!
0@;
0>K
0;[
0=k
0I!!
1>-
1S.
1C.
13.
1#.
1=-
1R.
1B.
12.
1".
1<-
1Q.
1A.
11.
1!.
1;-
1P.
1@.
10.
1~-
1:-
1O.
1?.
1/.
1}-
19-
1N.
1>.
1..
1|-
18-
1M.
1=.
1-.
1{-
0Uo
0mo
0Oo
0go
0Io
0ao
0hn
0"o
0bn
0zn
0\n
0tn
0Vn
0nn
1pn
1Xn
1vn
1^n
1|n
1dn
1$o
1jn
1co
1Ko
1io
1Qo
1oo
1Wo
0Yo
0qo
0So
0ko
0Mo
0eo
0ln
0&o
0fn
0~n
0`n
0xn
0Zn
0rn
1Mn
1Ln
1On
1Nn
1Qn
1Pn
1Tn
1Rn
1@o
1?o
1Bo
1Ao
1Do
1Co
0'p
0!p
0yo
0:o
04o
0.o
0(o
1*o
10o
16o
1<o
1{o
1#p
1)p
0+p
0%p
0}o
0>o
08o
02o
0,o
1,,
1+,
1*,
1),
1(,
1',
1&,
1|,
1{,
1z,
1y,
1x,
1w,
1v,
02!
11!
1\,
1[,
1Z,
1Y,
1X,
1W,
1V,
1l,
1k,
1j,
1i,
1h,
1g,
1f,
1F-
1E-
1D-
1C-
1B-
1A-
1@-
0q%!
0k%!
0e%!
0&%!
0~$!
0x$!
0r$!
1t$!
1z$!
1"%!
1(%!
1g%!
1m%!
1s%!
0u%!
0o%!
0i%!
0*%!
0$%!
0|$!
0v$!
1Q$!
1S$!
1U$!
1X$!
1D%!
1F%!
1H%!
1f-
1e-
1d-
1c-
1b-
1a-
1`-
0z$
1y$
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1x"
1w"
1v"
1u"
1t"
1s"
1r"
14#
13#
1f
1e
1d
1c
1b
1a
1`
1&-
1%-
1$-
1#-
1"-
1!-
1~,
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
05!
04!
1j%
1i%
1h%
1g%
1f%
1e%
1d%
1c%
1b%
1a%
1`%
1_%
1^%
1]%
1\%
1[%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0@
0?
0>
0=
0<
0;
0:
09
02
01
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
0b(!
0_(!
0\(!
0Y(!
0R(!
0O(!
0L(!
0I(!
0B(!
0?(!
0<(!
09(!
12(!
13(!
1/(!
10(!
0,(!
0)(!
0'+
0&+
0((!
1%+
0"(!
1;(!
1"+
1>(!
1!+
1A(!
1~*
1D(!
1}*
1K(!
1|*
1N(!
1{*
1Q(!
1z*
1T(!
1y*
1[(!
1x*
1^(!
1w*
1a(!
1v*
1d(!
0|'!
0X(!
0W(!
0V(!
0$(!
0H(!
0G(!
0F(!
0#(!
08(!
07(!
06(!
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0}'!
1f"
1e"
1d"
1c"
1b"
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1j+
1i+
1h+
1g+
1f+
1e+
1d+
1c+
1b+
1a+
1`+
1_+
1^+
1]+
1\+
1[+
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0Zr
0[r
0Wr
0Xr
0Tr
0Ur
0Qr
0Rr
0Jr
0Kr
0Gr
0Hr
0Dr
0Er
0Ar
0Br
0:r
0;r
07r
08r
04r
05r
01r
02r
0i:
0k:
0o:
0q:
0u:
0w:
0{:
0}:
0#;
0);
0/;
05;
0e;
0g;
0k;
0m;
0q;
0s;
0w;
0y;
0};
0%<
0+<
01<
0a<
0c<
0g<
0i<
0m<
0o<
0s<
0u<
0y<
0!=
0'=
0-=
0]=
0_=
0c=
0e=
0i=
0k=
0o=
0q=
0u=
0{=
0#>
0)>
0gJ
0mJ
0sJ
0yJ
0!K
0'K
0-K
03K
0gK
0mK
0sK
0yK
0!L
0'L
0-L
03L
0cL
0eL
0iL
0kL
0oL
0qL
0uL
0wL
0{L
0#M
0)M
0/M
0_M
0aM
0eM
0gM
0kM
0mM
0qM
0sM
0wM
0}M
0%N
0+N
0dZ
0fZ
0jZ
0lZ
0pZ
0rZ
0vZ
0xZ
0|Z
0$[
0*[
00[
0`[
0b[
0f[
0h[
0l[
0n[
0r[
0t[
0x[
0~[
0&\
0,\
0`\
0b\
0f\
0h\
0l\
0n\
0r\
0t\
0x\
0~\
0&]
0,]
0`]
0b]
0f]
0h]
0l]
0n]
0r]
0t]
0x]
0~]
0&^
0,^
0fj
0hj
0lj
0nj
0rj
0tj
0xj
0zj
0~j
0&k
0,k
02k
0bk
0dk
0hk
0jk
0nk
0pk
0tk
0vk
0zk
0"l
0(l
0.l
0bl
0hl
0nl
0tl
0zl
0"m
0(m
0.m
0bm
0hm
0nm
0tm
0zm
0"n
0(n
0.n
0*r
0+r
0r~
0t~
0x~
0z~
0~~
0"!!
0&!!
0(!!
0,!!
02!!
08!!
0>!!
0n!!
0p!!
0t!!
0v!!
0z!!
0|!!
0""!
0$"!
0("!
0."!
04"!
0:"!
0j"!
0l"!
0p"!
0r"!
0v"!
0x"!
0|"!
0~"!
0$#!
0*#!
00#!
06#!
0f#!
0h#!
0l#!
0n#!
0r#!
0t#!
0x#!
0z#!
0~#!
0&$!
0,$!
02$!
0y6
0{6
0!7
0#7
0'7
0)7
0-7
0/7
037
097
0?7
0E7
0u7
0w7
0{7
0}7
0#8
0%8
0)8
0+8
0/8
058
0;8
0A8
0q8
0s8
0w8
0y8
0}8
0!9
0%9
0'9
0+9
019
079
0=9
0m9
0o9
0s9
0u9
0y9
0{9
0!:
0#:
0':
0-:
03:
09:
0sF
0yF
0!G
0'G
0-G
03G
09G
0?G
0oG
0qG
0uG
0wG
0{G
0}G
0#H
0%H
0)H
0/H
05H
0;H
0kH
0mH
0qH
0sH
0wH
0yH
0}H
0!I
0%I
0+I
01I
07I
0gI
0iI
0mI
0oI
0sI
0uI
0yI
0{I
0!J
0'J
0-J
03J
0pV
0rV
0vV
0xV
0|V
0~V
0$W
0&W
0*W
00W
06W
0<W
0lW
0nW
0rW
0tW
0xW
0zW
0~W
0"X
0&X
0,X
02X
08X
0hX
0jX
0nX
0pX
0tX
0vX
0zX
0|X
0"Y
0(Y
0.Y
04Y
0hY
0jY
0nY
0pY
0tY
0vY
0zY
0|Y
0"Z
0(Z
0.Z
04Z
0rf
0tf
0xf
0zf
0~f
0"g
0&g
0(g
0,g
02g
08g
0>g
0ng
0pg
0tg
0vg
0zg
0|g
0"h
0$h
0(h
0.h
04h
0:h
0jh
0lh
0ph
0rh
0vh
0xh
0|h
0~h
0$i
0*i
00i
06i
0ji
0pi
0vi
0|i
0$j
0*j
00j
06j
0'r
0(r
0${
0&{
0*{
0,{
00{
02{
06{
08{
0<{
0B{
0H{
0N{
0~{
0"|
0&|
0(|
0,|
0.|
02|
04|
08|
0>|
0D|
0J|
0z|
0||
0"}
0$}
0(}
0*}
0.}
00}
04}
0:}
0@}
0F}
0v}
0x}
0|}
0~}
0$~
0&~
0*~
0,~
00~
06~
0<~
0B~
0+3
0-3
013
033
073
093
0=3
0?3
0C3
0I3
0O3
0U3
0'4
0)4
0-4
0/4
034
054
094
0;4
0?4
0E4
0K4
0Q4
0#5
0%5
0)5
0+5
0/5
015
055
075
0;5
0A5
0G5
0M5
0}5
0!6
0%6
0'6
0+6
0-6
016
036
076
0=6
0C6
0I6
0!C
0'C
0-C
0/C
03C
05C
09C
0?C
0EC
0KC
0{C
0}C
0#D
0%D
0)D
0+D
0/D
01D
05D
0;D
0AD
0GD
0wD
0yD
0}D
0!E
0%E
0'E
0+E
0-E
01E
07E
0=E
0CE
0sE
0uE
0yE
0{E
0!F
0#F
0'F
0)F
0-F
03F
09F
0?F
0~R
0"S
0&S
0(S
0,S
0.S
02S
04S
08S
0>S
0DS
0JS
0zS
0|S
0"T
0$T
0(T
0*T
0.T
00T
04T
0:T
0@T
0FT
0vT
0xT
0|T
0~T
0$U
0&U
0*U
0,U
00U
06U
0<U
0BU
0tU
0vU
0zU
0|U
0"V
0$V
0(V
0*V
0.V
04V
0:V
0@V
0"c
0$c
0(c
0*c
0.c
00c
04c
06c
0:c
0@c
0Fc
0Lc
0|c
0~c
0$d
0&d
0*d
0,d
00d
02d
06d
0<d
0Bd
0Hd
0xd
0zd
0~d
0"e
0&e
0(e
0,e
0.e
02e
08e
0>e
0De
0ve
0xe
0|e
0~e
0$f
0*f
00f
06f
0<f
0Bf
0$r
0%r
04w
06w
0:w
0<w
0@w
0Bw
0Fw
0Hw
0Lw
0Rw
0Xw
0^w
00x
02x
06x
08x
0<x
0>x
0Bx
0Dx
0Hx
0Nx
0Tx
0Zx
0,y
0.y
02y
04y
08y
0:y
0>y
0@y
0Dy
0Jy
0Py
0Vy
0(z
0*z
0.z
00z
04z
06z
0:z
0<z
0@z
0Fz
0Lz
0Rz
0;/
0=/
0A/
0C/
0G/
0I/
0M/
0O/
0S/
0Y/
0_/
0e/
070
090
0=0
0?0
0C0
0E0
0I0
0K0
0O0
0U0
0[0
0a0
031
051
091
0;1
0?1
0A1
0E1
0G1
0K1
0Q1
0W1
0]1
0/2
012
052
072
0;2
0=2
0A2
0C2
0G2
0M2
0S2
0Y2
0/?
05?
07?
0;?
0=?
0A?
0C?
0G?
0M?
0S?
0Y?
0+@
0-@
01@
03@
07@
09@
0=@
0?@
0C@
0I@
0O@
0U@
0'A
0)A
0-A
0/A
03A
05A
09A
0;A
0?A
0EA
0KA
0QA
0#B
0%B
0)B
0+B
0/B
01B
05B
07B
0;B
0AB
0GB
0MB
00O
02O
06O
08O
0<O
0>O
0BO
0DO
0HO
0NO
0TO
0ZO
0,P
0.P
02P
04P
08P
0:P
0>P
0@P
0DP
0JP
0PP
0VP
0(Q
0*Q
0.Q
00Q
04Q
06Q
0:Q
0<Q
0@Q
0FQ
0LQ
0RQ
0$R
0&R
0*R
0,R
00R
02R
06R
08R
0<R
0BR
0HR
0NR
01_
03_
07_
09_
0=_
0?_
0C_
0E_
0I_
0O_
0U_
0[_
0-`
0/`
03`
05`
09`
0;`
0?`
0A`
0E`
0K`
0Q`
0W`
0)a
0+a
0/a
01a
05a
07a
0;a
0=a
0Aa
0Ga
0Ma
0Sa
0&b
0(b
0,b
0.b
02b
04b
08b
0>b
0Db
0Jb
0Pb
0!r
0"r
0Ds
0Fs
0Js
0Ls
0Ps
0Rs
0Vs
0Xs
0\s
0bs
0hs
0ns
0@t
0Bt
0Ft
0Ht
0Lt
0Nt
0Rt
0Tt
0Xt
0^t
0dt
0jt
0<u
0>u
0Bu
0Du
0Hu
0Ju
0Nu
0Pu
0Tu
0Zu
0`u
0fu
08v
0:v
0>v
0@v
0Dv
0Fv
0Jv
0Lv
0Pv
0Vv
0\v
0bv
1Nv
1Kv
1Hv
1Ev
1Bv
1?v
1<v
19v
1Ru
1Ou
1Lu
1Iu
1Fu
1Cu
1@u
1=u
1Vt
1St
1Pt
1Mt
1Jt
1Gt
1Dt
1At
1Zs
1Ws
1Ts
1Qs
1Ns
1Ks
1Hs
1Es
1|q
0<,
19b
16b
13b
10b
1-b
1*b
1'b
1?a
1<a
19a
16a
13a
10a
1-a
1*a
1C`
1@`
1=`
1:`
17`
14`
11`
1.`
1G_
1D_
1A_
1>_
1;_
18_
15_
12_
1:R
17R
14R
11R
1.R
1+R
1(R
1%R
1>Q
1;Q
18Q
15Q
12Q
1/Q
1,Q
1)Q
1BP
1?P
1<P
19P
16P
13P
10P
1-P
1FO
1CO
1@O
1=O
1:O
17O
14O
11O
19B
16B
13B
10B
1-B
1*B
1'B
1$B
1=A
1:A
17A
14A
11A
1.A
1+A
1(A
1A@
1>@
1;@
18@
15@
12@
1/@
1,@
1E?
1B?
1??
1<?
19?
16?
10?
1E2
1B2
1?2
1<2
192
162
132
102
1I1
1F1
1C1
1@1
1=1
1:1
171
141
1M0
1J0
1G0
1D0
1A0
1>0
1;0
180
1Q/
1N/
1K/
1H/
1E/
1B/
1?/
1</
1>z
1;z
18z
15z
12z
1/z
1,z
1)z
1By
1?y
1<y
19y
16y
13y
10y
1-y
1Fx
1Cx
1@x
1=x
1:x
17x
14x
11x
1Jw
1Gw
1Dw
1Aw
1>w
1;w
18w
15w
1}q
1+f
1%f
1"f
1}e
1ze
1we
10e
1-e
1*e
1'e
1$e
1!e
1|d
1yd
14d
11d
1.d
1+d
1(d
1%d
1"d
1}c
18c
15c
12c
1/c
1,c
1)c
1&c
1#c
1,V
1)V
1&V
1#V
1~U
1{U
1xU
1uU
1.U
1+U
1(U
1%U
1"U
1}T
1zT
1wT
12T
1/T
1,T
1)T
1&T
1#T
1~S
1{S
16S
13S
10S
1-S
1*S
1'S
1$S
1!S
1+F
1(F
1%F
1"F
1}E
1zE
1wE
1tE
1/E
1,E
1)E
1&E
1#E
1~D
1{D
1xD
13D
10D
1-D
1*D
1'D
1$D
1!D
1|C
17C
14C
11C
1.C
1(C
1"C
156
126
1/6
1,6
1)6
1&6
1#6
1~5
195
165
135
105
1-5
1*5
1'5
1$5
1=4
1:4
174
144
114
1.4
1+4
1(4
1A3
1>3
1;3
183
153
123
1/3
1,3
1.~
1+~
1(~
1%~
1"~
1}}
1z}
1w}
12}
1/}
1,}
1)}
1&}
1#}
1~|
1{|
16|
13|
10|
1-|
1*|
1'|
1$|
1!|
1:{
17{
14{
11{
1.{
1+{
1({
1%{
1~q
1}i
1wi
1qi
1ki
1"i
1}h
1zh
1wh
1th
1qh
1nh
1kh
1&h
1#h
1~g
1{g
1xg
1ug
1rg
1og
1*g
1'g
1$g
1!g
1|f
1yf
1vf
1sf
1~Y
1{Y
1xY
1uY
1rY
1oY
1lY
1iY
1~X
1{X
1xX
1uX
1rX
1oX
1lX
1iX
1$X
1!X
1|W
1yW
1vW
1sW
1pW
1mW
1(W
1%W
1"W
1}V
1zV
1wV
1tV
1qV
1}I
1zI
1wI
1tI
1qI
1nI
1kI
1hI
1#I
1~H
1{H
1xH
1uH
1rH
1oH
1lH
1'H
1$H
1!H
1|G
1yG
1vG
1sG
1pG
1(G
1"G
1zF
1tF
1%:
1":
1}9
1z9
1w9
1t9
1q9
1n9
1)9
1&9
1#9
1~8
1{8
1x8
1u8
1r8
1-8
1*8
1'8
1$8
1!8
1|7
1y7
1v7
117
1.7
1+7
1(7
1%7
1"7
1}6
1z6
1|#!
1y#!
1v#!
1s#!
1p#!
1m#!
1j#!
1g#!
1"#!
1}"!
1z"!
1w"!
1t"!
1q"!
1n"!
1k"!
1&"!
1#"!
1~!!
1{!!
1x!!
1u!!
1r!!
1o!!
1*!!
1'!!
1$!!
1!!!
1|~
1y~
1v~
1s~
1xq
1um
1om
1im
1cm
1ul
1ol
1il
1cl
1xk
1uk
1rk
1ok
1lk
1ik
1fk
1ck
1|j
1yj
1vj
1sj
1pj
1mj
1jj
1gj
1v]
1s]
1p]
1m]
1j]
1g]
1d]
1a]
1v\
1s\
1p\
1m\
1j\
1g\
1d\
1a\
1v[
1s[
1p[
1m[
1j[
1g[
1d[
1a[
1zZ
1wZ
1tZ
1qZ
1nZ
1kZ
1hZ
1eZ
1uM
1rM
1oM
1lM
1iM
1fM
1cM
1`M
1yL
1vL
1sL
1pL
1mL
1jL
1gL
1dL
1zK
1tK
1nK
1hK
1zJ
1tJ
1nJ
1hJ
1s=
1p=
1m=
1j=
1g=
1d=
1a=
1^=
1w<
1t<
1q<
1n<
1k<
1h<
1e<
1b<
1{;
1x;
1u;
1r;
1o;
1l;
1i;
1f;
1!;
1|:
1y:
1v:
1s:
1p:
1m:
1j:
1.r
1/r
10r
1yq
1>r
1?r
1@r
1zq
1Nr
1Or
1Pr
0l:
0r:
0x:
0~:
0h;
0n;
0t;
0z;
0d<
0j<
0p<
0v<
0`=
0f=
0l=
0r=
0jJ
0pJ
0vJ
0|J
0jK
0pK
0vK
0|K
0fL
0lL
0rL
0xL
0bM
0hM
0nM
0tM
0gZ
0mZ
0sZ
0yZ
0c[
0i[
0o[
0u[
0c\
0i\
0o\
0u\
0c]
0i]
0o]
0u]
0ij
0oj
0uj
0{j
0ek
0kk
0qk
0wk
0el
0kl
0ql
0wl
0em
0km
0qm
0wm
0u~
0{~
0#!!
0)!!
0q!!
0w!!
0}!!
0%"!
0m"!
0s"!
0y"!
0!#!
0i#!
0o#!
0u#!
0{#!
0|6
0$7
0*7
007
0x7
0~7
0&8
0,8
0t8
0z8
0"9
0(9
0p9
0v9
0|9
0$:
0vF
0|F
0$G
0*G
0rG
0xG
0~G
0&H
0nH
0tH
0zH
0"I
0jI
0pI
0vI
0|I
0sV
0yV
0!W
0'W
0oW
0uW
0{W
0#X
0kX
0qX
0wX
0}X
0kY
0qY
0wY
0}Y
0uf
0{f
0#g
0)g
0qg
0wg
0}g
0%h
0mh
0sh
0yh
0!i
0mi
0si
0yi
0!j
0'{
0-{
03{
09{
0#|
0)|
0/|
05|
0}|
0%}
0+}
01}
0y}
0!~
0'~
0-~
0.3
043
0:3
0@3
0*4
004
064
0<4
0&5
0,5
025
085
0"6
0(6
0.6
046
0$C
0*C
00C
06C
0~C
0&D
0,D
02D
0zD
0"E
0(E
0.E
0vE
0|E
0$F
0*F
0#S
0)S
0/S
05S
0}S
0%T
0+T
01T
0yT
0!U
0'U
0-U
0wU
0}U
0%V
0+V
0%c
0+c
01c
07c
0!d
0'd
0-d
03d
0{d
0#e
0)e
0/e
0ye
0!f
0'f
0-f
07w
0=w
0Cw
0Iw
03x
09x
0?x
0Ex
0/y
05y
0;y
0Ay
0+z
01z
07z
0=z
0>/
0D/
0J/
0P/
0:0
0@0
0F0
0L0
061
0<1
0B1
0H1
022
082
0>2
0D2
02?
08?
0>?
0D?
0.@
04@
0:@
0@@
0*A
00A
06A
0<A
0&B
0,B
02B
08B
03O
09O
0?O
0EO
0/P
05P
0;P
0AP
0+Q
01Q
07Q
0=Q
0'R
0-R
03R
09R
04_
0:_
0@_
0F_
00`
06`
0<`
0B`
0,a
02a
08a
0>a
0)b
0/b
05b
0;b
1Z$!
0Gs
0Ms
0Ss
0Ys
0Ct
0It
0Ot
0Ut
0?u
0Eu
0Ku
0Qu
0;v
0Av
0Gv
0Mv
0\$!
1=b
14?
1/f
1)f
1,C
1&C
1#j
1{i
1ui
1oi
1,G
1&G
1~F
1xF
1ym
1sm
1mm
1gm
1yl
1sl
1ml
1gl
1~K
1xK
1rK
1lK
1~J
1xJ
1rJ
1lJ
0^J
0`J
0bJ
0dJ
0^K
0`K
0bK
0dK
0Yl
0[l
0]l
0_l
0Ym
0[m
0]m
0_m
0jF
0lF
0nF
0pF
0ai
0ci
0ei
0gi
0vB
0xB
0qe
0se
0&?
0#b
1^$!
0P$!
1ib
1`?
1[f
1Uf
1XC
1RC
1Oj
1Ij
1Cj
1=j
1XG
1RG
1LG
1FG
1Gn
1An
1;n
15n
1Gm
1Am
1;m
15m
1LL
1FL
1@L
1:L
1LK
1FK
1@K
1:K
0<K
0BK
0HK
0NK
0<L
0BL
0HL
0NL
07m
0=m
0Cm
0Im
07n
0=n
0Cn
0In
0HG
0NG
0TG
0ZG
0?j
0Ej
0Kj
0Qj
0TC
0ZC
0Wf
0]f
0b?
0kb
1,%!
0.%!
1mb
1d?
1_f
1Yf
1\C
1VC
1Sj
1Mj
1Gj
1Aj
1\G
1VG
1PG
1JG
1Kn
1En
1?n
19n
1Km
1Em
1?m
19m
1PL
1JL
1DL
1>L
1PK
1JK
1DK
1>K
03.
02.
01.
00.
0/.
0..
0-.
0,.
0K.
0J.
0I.
0H.
0G.
0F.
0E.
0D.
0y>
0x>
0w>
0v>
0p^
0o^
0n^
0m^
0i>
0h>
0^^
0]^
0Y>
0M^
10%!
0z+
1~e
1/C
1~h
1xh
1wG
1qG
1vk
1pk
1jk
1dk
1wL
1qL
1kL
1eL
0gL
0mL
0sL
0yL
0fk
0lk
0rk
0xk
0sG
0yG
0zh
0"i
01C
0"f
1#f
12C
1#i
1{h
1zG
1tG
1yk
1sk
1mk
1gk
1zL
1tL
1nL
1hL
0ZL
0\L
0^L
0`L
0Yk
0[k
0]k
0_k
0fG
0hG
0eh
0gh
0zB
0oe
1Of
1^C
1Oi
1Ii
1HH
1BH
1Gl
1Al
1;l
15l
1HM
1BM
1<M
16M
08M
0>M
0DM
0JM
07l
0=l
0Cl
0Il
0DH
0JH
0Ki
0Qi
0`C
0Qf
1Sf
1bC
1Si
1Mi
1LH
1FH
1Kl
1El
1?l
19l
1LM
1FM
1@M
1:M
0+.
0*.
0).
0(.
0O.
0N.
0M.
0L.
0u>
0t>
0r^
0q^
0g>
0_^
1rh
1}G
1zj
1tj
1gM
1aM
0cM
0iM
0vj
0|j
0!H
0th
1uh
1"H
1}j
1wj
1jM
1dM
0VM
0XM
0aj
0cj
0jG
0ch
1Ci
1NH
1Kk
1Ek
18N
12N
04N
0:N
0Gk
0Mk
0PH
0Ei
1Gi
1RH
1Ok
1Ik
1<N
16N
0'.
0&.
0Q.
0P.
0s>
0s^
1nj
1mM
0oM
0pj
1qj
1pM
0ZM
0_j
1?k
1>N
0@N
0Ak
1Ck
1BN
0%.
0R.
1L,
1K,
1J,
1I,
1H,
1G,
1F,
1E,
1D,
1C,
1B,
1A,
1@,
1?,
1>,
1=,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
1g
1S*
0D*
b0 E*
1I*
0Z%
01"
00"
1T!
0k$
0e(!
0A
1w
04#
03#
1z$
0y$
1Q!
1P!
0O'
1`'
1_'
1^'
1]'
1\'
1['
1Z'
1Y'
1X'
1W'
1V'
1U'
1T'
1S'
1R'
1Q'
1R
1Q
#750
0~
0{
#800
1~
1{
b10000000000000000000000000000011 B%
b0 C%
b1 C%
b10 C%
b10000000000000000000000000000011 h(!
b0 i(!
b1 i(!
b10 i(!
b1001 "!
b110 x
