-- EASICS generated file
-- command : ariadne test.ari
-- env : ARIADNE_NAMING_RULES=easics
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal s_clk_i :   boolean;
  signal s_clk_i_0 :   boolean;
  signal s_pin : std_logic;
  component a
    port (

          ip_clk : in std_logic;
          ip_reset : in std_logic;
          ip_pin : in std_logic
         );
  end component;

  component b
    port (

          op_clk : out std_logic;
          op_reset : out std_logic;
          op_pin : out std_logic
         );
  end component;


begin
  a_1 : a
    port map (
      ip_clk => ip_clk,
      ip_reset => ip_reset,
      ip_pin => s_pin);
  b_1 : b
    port map (
      op_clk => op_clk,
      op_reset => op_reset,
      op_pin => s_pin);

end rtl;
