INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Counter/Counter.srcs/sources_1/new/Basic_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Counter/Counter.srcs/sim_1/new/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
