

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'
================================================================
* Date:           Tue Sep  5 09:32:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.035 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_separate_i_s_l_j_s  |      770|      770|         4|          1|          1|   768|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_s = alloca i32 1"   --->   Operation 7 'alloca' 'j_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_s = alloca i32 1"   --->   Operation 8 'alloca' 'i_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_62_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_62"   --->   Operation 10 'read' 'tmp_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [bert_layer.cpp:144]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln144 = icmp_eq  i10 %indvar_flatten_load, i10 768" [bert_layer.cpp:144]   --->   Operation 16 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln144_1 = add i10 %indvar_flatten_load, i10 1" [bert_layer.cpp:144]   --->   Operation 17 'add' 'add_ln144_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc69, void %for.inc.i.preheader.exitStub" [bert_layer.cpp:144]   --->   Operation 18 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_s_load = load i7 %j_s" [bert_layer.cpp:145]   --->   Operation 19 'load' 'j_s_load' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.48ns)   --->   "%icmp_ln145 = icmp_eq  i7 %j_s_load, i7 64" [bert_layer.cpp:145]   --->   Operation 20 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%select_ln144 = select i1 %icmp_ln145, i7 0, i7 %j_s_load" [bert_layer.cpp:144]   --->   Operation 21 'select' 'select_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln145 = add i7 %select_ln144, i7 1" [bert_layer.cpp:145]   --->   Operation 22 'add' 'add_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln145 = store i10 %add_ln144_1, i10 %indvar_flatten" [bert_layer.cpp:145]   --->   Operation 23 'store' 'store_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln145 = store i7 %add_ln145, i7 %j_s" [bert_layer.cpp:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i7 %select_ln144" [bert_layer.cpp:145]   --->   Operation 25 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln147 = add i10 %tmp_62_read, i10 %zext_ln145" [bert_layer.cpp:147]   --->   Operation 26 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i10 %add_ln147" [bert_layer.cpp:148]   --->   Operation 27 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%v87_0_addr = getelementptr i24 %v87_0, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 28 'getelementptr' 'v87_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%v87_1_addr = getelementptr i24 %v87_1, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 29 'getelementptr' 'v87_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%v87_2_addr = getelementptr i24 %v87_2, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 30 'getelementptr' 'v87_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%v87_3_addr = getelementptr i24 %v87_3, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 31 'getelementptr' 'v87_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%v87_4_addr = getelementptr i24 %v87_4, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 32 'getelementptr' 'v87_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%v87_5_addr = getelementptr i24 %v87_5, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 33 'getelementptr' 'v87_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%v87_6_addr = getelementptr i24 %v87_6, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 34 'getelementptr' 'v87_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%v87_7_addr = getelementptr i24 %v87_7, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 35 'getelementptr' 'v87_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%v87_8_addr = getelementptr i24 %v87_8, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 36 'getelementptr' 'v87_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v87_9_addr = getelementptr i24 %v87_9, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 37 'getelementptr' 'v87_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v87_10_addr = getelementptr i24 %v87_10, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 38 'getelementptr' 'v87_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v87_11_addr = getelementptr i24 %v87_11, i64 0, i64 %zext_ln148" [bert_layer.cpp:148]   --->   Operation 39 'getelementptr' 'v87_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%v87_0_load = load i10 %v87_0_addr" [bert_layer.cpp:148]   --->   Operation 40 'load' 'v87_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%v87_1_load = load i10 %v87_1_addr" [bert_layer.cpp:148]   --->   Operation 41 'load' 'v87_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%v87_2_load = load i10 %v87_2_addr" [bert_layer.cpp:148]   --->   Operation 42 'load' 'v87_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v87_3_load = load i10 %v87_3_addr" [bert_layer.cpp:148]   --->   Operation 43 'load' 'v87_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%v87_4_load = load i10 %v87_4_addr" [bert_layer.cpp:148]   --->   Operation 44 'load' 'v87_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%v87_5_load = load i10 %v87_5_addr" [bert_layer.cpp:148]   --->   Operation 45 'load' 'v87_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%v87_6_load = load i10 %v87_6_addr" [bert_layer.cpp:148]   --->   Operation 46 'load' 'v87_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%v87_7_load = load i10 %v87_7_addr" [bert_layer.cpp:148]   --->   Operation 47 'load' 'v87_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%v87_8_load = load i10 %v87_8_addr" [bert_layer.cpp:148]   --->   Operation 48 'load' 'v87_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%v87_9_load = load i10 %v87_9_addr" [bert_layer.cpp:148]   --->   Operation 49 'load' 'v87_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%v87_10_load = load i10 %v87_10_addr" [bert_layer.cpp:148]   --->   Operation 50 'load' 'v87_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%v87_11_load = load i10 %v87_11_addr" [bert_layer.cpp:148]   --->   Operation 51 'load' 'v87_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v88_0_addr = getelementptr i24 %v88_0, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 52 'getelementptr' 'v88_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v88_1_addr = getelementptr i24 %v88_1, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 53 'getelementptr' 'v88_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v88_2_addr = getelementptr i24 %v88_2, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 54 'getelementptr' 'v88_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%v88_3_addr = getelementptr i24 %v88_3, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 55 'getelementptr' 'v88_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v88_4_addr = getelementptr i24 %v88_4, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 56 'getelementptr' 'v88_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v88_5_addr = getelementptr i24 %v88_5, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 57 'getelementptr' 'v88_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v88_6_addr = getelementptr i24 %v88_6, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 58 'getelementptr' 'v88_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v88_7_addr = getelementptr i24 %v88_7, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 59 'getelementptr' 'v88_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v88_8_addr = getelementptr i24 %v88_8, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 60 'getelementptr' 'v88_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v88_9_addr = getelementptr i24 %v88_9, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 61 'getelementptr' 'v88_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v88_10_addr = getelementptr i24 %v88_10, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 62 'getelementptr' 'v88_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v88_11_addr = getelementptr i24 %v88_11, i64 0, i64 %zext_ln148" [bert_layer.cpp:150]   --->   Operation 63 'getelementptr' 'v88_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%v88_0_load = load i10 %v88_0_addr" [bert_layer.cpp:150]   --->   Operation 64 'load' 'v88_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%v88_1_load = load i10 %v88_1_addr" [bert_layer.cpp:150]   --->   Operation 65 'load' 'v88_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%v88_2_load = load i10 %v88_2_addr" [bert_layer.cpp:150]   --->   Operation 66 'load' 'v88_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%v88_3_load = load i10 %v88_3_addr" [bert_layer.cpp:150]   --->   Operation 67 'load' 'v88_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%v88_4_load = load i10 %v88_4_addr" [bert_layer.cpp:150]   --->   Operation 68 'load' 'v88_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%v88_5_load = load i10 %v88_5_addr" [bert_layer.cpp:150]   --->   Operation 69 'load' 'v88_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%v88_6_load = load i10 %v88_6_addr" [bert_layer.cpp:150]   --->   Operation 70 'load' 'v88_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%v88_7_load = load i10 %v88_7_addr" [bert_layer.cpp:150]   --->   Operation 71 'load' 'v88_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%v88_8_load = load i10 %v88_8_addr" [bert_layer.cpp:150]   --->   Operation 72 'load' 'v88_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%v88_9_load = load i10 %v88_9_addr" [bert_layer.cpp:150]   --->   Operation 73 'load' 'v88_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%v88_10_load = load i10 %v88_10_addr" [bert_layer.cpp:150]   --->   Operation 74 'load' 'v88_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%v88_11_load = load i10 %v88_11_addr" [bert_layer.cpp:150]   --->   Operation 75 'load' 'v88_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%v89_0_addr = getelementptr i24 %v89_0, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 76 'getelementptr' 'v89_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%v89_1_addr = getelementptr i24 %v89_1, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 77 'getelementptr' 'v89_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%v89_2_addr = getelementptr i24 %v89_2, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 78 'getelementptr' 'v89_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%v89_3_addr = getelementptr i24 %v89_3, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 79 'getelementptr' 'v89_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%v89_4_addr = getelementptr i24 %v89_4, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 80 'getelementptr' 'v89_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%v89_5_addr = getelementptr i24 %v89_5, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 81 'getelementptr' 'v89_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%v89_6_addr = getelementptr i24 %v89_6, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 82 'getelementptr' 'v89_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%v89_7_addr = getelementptr i24 %v89_7, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 83 'getelementptr' 'v89_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%v89_8_addr = getelementptr i24 %v89_8, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 84 'getelementptr' 'v89_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%v89_9_addr = getelementptr i24 %v89_9, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 85 'getelementptr' 'v89_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%v89_10_addr = getelementptr i24 %v89_10, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 86 'getelementptr' 'v89_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%v89_11_addr = getelementptr i24 %v89_11, i64 0, i64 %zext_ln148" [bert_layer.cpp:152]   --->   Operation 87 'getelementptr' 'v89_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%v89_0_load = load i10 %v89_0_addr" [bert_layer.cpp:152]   --->   Operation 88 'load' 'v89_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%v89_1_load = load i10 %v89_1_addr" [bert_layer.cpp:152]   --->   Operation 89 'load' 'v89_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%v89_2_load = load i10 %v89_2_addr" [bert_layer.cpp:152]   --->   Operation 90 'load' 'v89_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%v89_3_load = load i10 %v89_3_addr" [bert_layer.cpp:152]   --->   Operation 91 'load' 'v89_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%v89_4_load = load i10 %v89_4_addr" [bert_layer.cpp:152]   --->   Operation 92 'load' 'v89_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%v89_5_load = load i10 %v89_5_addr" [bert_layer.cpp:152]   --->   Operation 93 'load' 'v89_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%v89_6_load = load i10 %v89_6_addr" [bert_layer.cpp:152]   --->   Operation 94 'load' 'v89_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%v89_7_load = load i10 %v89_7_addr" [bert_layer.cpp:152]   --->   Operation 95 'load' 'v89_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%v89_8_load = load i10 %v89_8_addr" [bert_layer.cpp:152]   --->   Operation 96 'load' 'v89_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%v89_9_load = load i10 %v89_9_addr" [bert_layer.cpp:152]   --->   Operation 97 'load' 'v89_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%v89_10_load = load i10 %v89_10_addr" [bert_layer.cpp:152]   --->   Operation 98 'load' 'v89_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 99 [2/2] (3.25ns)   --->   "%v89_11_load = load i10 %v89_11_addr" [bert_layer.cpp:152]   --->   Operation 99 'load' 'v89_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i7 %select_ln144" [bert_layer.cpp:152]   --->   Operation 100 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.95ns)   --->   "%switch_ln152 = switch i2 %trunc_ln152, void %arrayidx688.case.3, i2 0, void %arrayidx688.case.0, i2 1, void %arrayidx688.case.1, i2 2, void %arrayidx688.case.2" [bert_layer.cpp:152]   --->   Operation 101 'switch' 'switch_ln152' <Predicate = true> <Delay = 0.95>

State 3 <SV = 2> <Delay = 6.03>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%i_s_load = load i4 %i_s" [bert_layer.cpp:144]   --->   Operation 102 'load' 'i_s_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %i_s_load, i4 1" [bert_layer.cpp:144]   --->   Operation 103 'add' 'add_ln144' <Predicate = (icmp_ln145)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.02ns)   --->   "%select_ln144_1 = select i1 %icmp_ln145, i4 %add_ln144, i4 %i_s_load" [bert_layer.cpp:144]   --->   Operation 104 'select' 'select_ln144_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln144_1, i32 2, i32 3" [bert_layer.cpp:144]   --->   Operation 105 'partselect' 'p_cast_mid2_v' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %select_ln144_1" [bert_layer.cpp:144]   --->   Operation 106 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/2] (3.25ns)   --->   "%v87_0_load = load i10 %v87_0_addr" [bert_layer.cpp:148]   --->   Operation 107 'load' 'v87_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%v87_1_load = load i10 %v87_1_addr" [bert_layer.cpp:148]   --->   Operation 108 'load' 'v87_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%v87_2_load = load i10 %v87_2_addr" [bert_layer.cpp:148]   --->   Operation 109 'load' 'v87_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%v87_3_load = load i10 %v87_3_addr" [bert_layer.cpp:148]   --->   Operation 110 'load' 'v87_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%v87_4_load = load i10 %v87_4_addr" [bert_layer.cpp:148]   --->   Operation 111 'load' 'v87_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%v87_5_load = load i10 %v87_5_addr" [bert_layer.cpp:148]   --->   Operation 112 'load' 'v87_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%v87_6_load = load i10 %v87_6_addr" [bert_layer.cpp:148]   --->   Operation 113 'load' 'v87_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%v87_7_load = load i10 %v87_7_addr" [bert_layer.cpp:148]   --->   Operation 114 'load' 'v87_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 115 [1/2] (3.25ns)   --->   "%v87_8_load = load i10 %v87_8_addr" [bert_layer.cpp:148]   --->   Operation 115 'load' 'v87_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%v87_9_load = load i10 %v87_9_addr" [bert_layer.cpp:148]   --->   Operation 116 'load' 'v87_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%v87_10_load = load i10 %v87_10_addr" [bert_layer.cpp:148]   --->   Operation 117 'load' 'v87_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%v87_11_load = load i10 %v87_11_addr" [bert_layer.cpp:148]   --->   Operation 118 'load' 'v87_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 119 [1/1] (2.78ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %v87_0_load, i24 %v87_1_load, i24 %v87_2_load, i24 %v87_3_load, i24 %v87_4_load, i24 %v87_5_load, i24 %v87_6_load, i24 %v87_7_load, i24 %v87_8_load, i24 %v87_9_load, i24 %v87_10_load, i24 %v87_11_load, i4 %select_ln144_1" [bert_layer.cpp:148]   --->   Operation 119 'mux' 'tmp' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%v88_0_load = load i10 %v88_0_addr" [bert_layer.cpp:150]   --->   Operation 120 'load' 'v88_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%v88_1_load = load i10 %v88_1_addr" [bert_layer.cpp:150]   --->   Operation 121 'load' 'v88_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%v88_2_load = load i10 %v88_2_addr" [bert_layer.cpp:150]   --->   Operation 122 'load' 'v88_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%v88_3_load = load i10 %v88_3_addr" [bert_layer.cpp:150]   --->   Operation 123 'load' 'v88_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%v88_4_load = load i10 %v88_4_addr" [bert_layer.cpp:150]   --->   Operation 124 'load' 'v88_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%v88_5_load = load i10 %v88_5_addr" [bert_layer.cpp:150]   --->   Operation 125 'load' 'v88_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%v88_6_load = load i10 %v88_6_addr" [bert_layer.cpp:150]   --->   Operation 126 'load' 'v88_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%v88_7_load = load i10 %v88_7_addr" [bert_layer.cpp:150]   --->   Operation 127 'load' 'v88_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%v88_8_load = load i10 %v88_8_addr" [bert_layer.cpp:150]   --->   Operation 128 'load' 'v88_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 129 [1/2] (3.25ns)   --->   "%v88_9_load = load i10 %v88_9_addr" [bert_layer.cpp:150]   --->   Operation 129 'load' 'v88_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%v88_10_load = load i10 %v88_10_addr" [bert_layer.cpp:150]   --->   Operation 130 'load' 'v88_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%v88_11_load = load i10 %v88_11_addr" [bert_layer.cpp:150]   --->   Operation 131 'load' 'v88_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 132 [1/1] (2.78ns)   --->   "%tmp_s = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %v88_0_load, i24 %v88_1_load, i24 %v88_2_load, i24 %v88_3_load, i24 %v88_4_load, i24 %v88_5_load, i24 %v88_6_load, i24 %v88_7_load, i24 %v88_8_load, i24 %v88_9_load, i24 %v88_10_load, i24 %v88_11_load, i4 %select_ln144_1" [bert_layer.cpp:150]   --->   Operation 132 'mux' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.95ns)   --->   "%switch_ln148 = switch i2 %trunc_ln144, void %arrayidx586.case.3, i2 0, void %arrayidx586.case.0, i2 1, void %arrayidx586.case.1, i2 2, void %arrayidx586.case.2" [bert_layer.cpp:148]   --->   Operation 133 'switch' 'switch_ln148' <Predicate = true> <Delay = 0.95>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%v89_0_load = load i10 %v89_0_addr" [bert_layer.cpp:152]   --->   Operation 134 'load' 'v89_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 135 [1/2] (3.25ns)   --->   "%v89_1_load = load i10 %v89_1_addr" [bert_layer.cpp:152]   --->   Operation 135 'load' 'v89_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%v89_2_load = load i10 %v89_2_addr" [bert_layer.cpp:152]   --->   Operation 136 'load' 'v89_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%v89_3_load = load i10 %v89_3_addr" [bert_layer.cpp:152]   --->   Operation 137 'load' 'v89_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%v89_4_load = load i10 %v89_4_addr" [bert_layer.cpp:152]   --->   Operation 138 'load' 'v89_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%v89_5_load = load i10 %v89_5_addr" [bert_layer.cpp:152]   --->   Operation 139 'load' 'v89_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 140 [1/2] (3.25ns)   --->   "%v89_6_load = load i10 %v89_6_addr" [bert_layer.cpp:152]   --->   Operation 140 'load' 'v89_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 141 [1/2] (3.25ns)   --->   "%v89_7_load = load i10 %v89_7_addr" [bert_layer.cpp:152]   --->   Operation 141 'load' 'v89_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%v89_8_load = load i10 %v89_8_addr" [bert_layer.cpp:152]   --->   Operation 142 'load' 'v89_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 143 [1/2] (3.25ns)   --->   "%v89_9_load = load i10 %v89_9_addr" [bert_layer.cpp:152]   --->   Operation 143 'load' 'v89_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%v89_10_load = load i10 %v89_10_addr" [bert_layer.cpp:152]   --->   Operation 144 'load' 'v89_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 145 [1/2] (3.25ns)   --->   "%v89_11_load = load i10 %v89_11_addr" [bert_layer.cpp:152]   --->   Operation 145 'load' 'v89_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 146 [1/1] (2.78ns)   --->   "%tmp_1 = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %v89_0_load, i24 %v89_1_load, i24 %v89_2_load, i24 %v89_3_load, i24 %v89_4_load, i24 %v89_5_load, i24 %v89_6_load, i24 %v89_7_load, i24 %v89_8_load, i24 %v89_9_load, i24 %v89_10_load, i24 %v89_11_load, i4 %select_ln144_1" [bert_layer.cpp:152]   --->   Operation 146 'mux' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln145 = store i4 %select_ln144_1, i4 %i_s" [bert_layer.cpp:145]   --->   Operation 147 'store' 'store_ln145' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc" [bert_layer.cpp:145]   --->   Operation 148 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_separate_i_s_l_j_s_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 150 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast_mid2_v, i6 0" [bert_layer.cpp:148]   --->   Operation 151 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i7 %select_ln144" [bert_layer.cpp:148]   --->   Operation 152 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln148 = add i8 %tmp_25, i8 %zext_ln148_1" [bert_layer.cpp:148]   --->   Operation 153 'add' 'add_ln148' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln148_2 = zext i8 %add_ln148" [bert_layer.cpp:148]   --->   Operation 154 'zext' 'zext_ln148_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%Q_h_V_addr = getelementptr i24 %Q_h_V, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:148]   --->   Operation 155 'getelementptr' 'Q_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%Q_h_V_1_addr = getelementptr i24 %Q_h_V_1, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:148]   --->   Operation 156 'getelementptr' 'Q_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%Q_h_V_2_addr = getelementptr i24 %Q_h_V_2, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:148]   --->   Operation 157 'getelementptr' 'Q_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%Q_h_V_3_addr = getelementptr i24 %Q_h_V_3, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:148]   --->   Operation 158 'getelementptr' 'Q_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%K_h_V_addr = getelementptr i24 %K_h_V, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:150]   --->   Operation 159 'getelementptr' 'K_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%K_h_V_1_addr = getelementptr i24 %K_h_V_1, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:150]   --->   Operation 160 'getelementptr' 'K_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%K_h_V_2_addr = getelementptr i24 %K_h_V_2, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:150]   --->   Operation 161 'getelementptr' 'K_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%K_h_V_3_addr = getelementptr i24 %K_h_V_3, i64 0, i64 %zext_ln148_2" [bert_layer.cpp:150]   --->   Operation 162 'getelementptr' 'K_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:146]   --->   Operation 163 'specpipeline' 'specpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [bert_layer.cpp:145]   --->   Operation 164 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln148 = store i24 %tmp, i8 %Q_h_V_2_addr" [bert_layer.cpp:148]   --->   Operation 165 'store' 'store_ln148' <Predicate = (trunc_ln144 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln150 = store i24 %tmp_s, i8 %K_h_V_2_addr" [bert_layer.cpp:150]   --->   Operation 166 'store' 'store_ln150' <Predicate = (trunc_ln144 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx586.exit" [bert_layer.cpp:150]   --->   Operation 167 'br' 'br_ln150' <Predicate = (trunc_ln144 == 2)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln148 = store i24 %tmp, i8 %Q_h_V_1_addr" [bert_layer.cpp:148]   --->   Operation 168 'store' 'store_ln148' <Predicate = (trunc_ln144 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln150 = store i24 %tmp_s, i8 %K_h_V_1_addr" [bert_layer.cpp:150]   --->   Operation 169 'store' 'store_ln150' <Predicate = (trunc_ln144 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx586.exit" [bert_layer.cpp:150]   --->   Operation 170 'br' 'br_ln150' <Predicate = (trunc_ln144 == 1)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln148 = store i24 %tmp, i8 %Q_h_V_addr" [bert_layer.cpp:148]   --->   Operation 171 'store' 'store_ln148' <Predicate = (trunc_ln144 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln150 = store i24 %tmp_s, i8 %K_h_V_addr" [bert_layer.cpp:150]   --->   Operation 172 'store' 'store_ln150' <Predicate = (trunc_ln144 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx586.exit" [bert_layer.cpp:150]   --->   Operation 173 'br' 'br_ln150' <Predicate = (trunc_ln144 == 0)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln148 = store i24 %tmp, i8 %Q_h_V_3_addr" [bert_layer.cpp:148]   --->   Operation 174 'store' 'store_ln148' <Predicate = (trunc_ln144 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln150 = store i24 %tmp_s, i8 %K_h_V_3_addr" [bert_layer.cpp:150]   --->   Operation 175 'store' 'store_ln150' <Predicate = (trunc_ln144 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx586.exit" [bert_layer.cpp:150]   --->   Operation 176 'br' 'br_ln150' <Predicate = (trunc_ln144 == 3)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln144, i32 2, i32 5" [bert_layer.cpp:152]   --->   Operation 177 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln144_1, i4 %lshr_ln" [bert_layer.cpp:152]   --->   Operation 178 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %tmp_26" [bert_layer.cpp:152]   --->   Operation 179 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%V_h_V_addr = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln152" [bert_layer.cpp:152]   --->   Operation 180 'getelementptr' 'V_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%V_h_V_1_addr = getelementptr i24 %V_h_V_1, i64 0, i64 %zext_ln152" [bert_layer.cpp:152]   --->   Operation 181 'getelementptr' 'V_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%V_h_V_2_addr = getelementptr i24 %V_h_V_2, i64 0, i64 %zext_ln152" [bert_layer.cpp:152]   --->   Operation 182 'getelementptr' 'V_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%V_h_V_3_addr = getelementptr i24 %V_h_V_3, i64 0, i64 %zext_ln152" [bert_layer.cpp:152]   --->   Operation 183 'getelementptr' 'V_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln152 = store i24 %tmp_1, i8 %V_h_V_2_addr" [bert_layer.cpp:152]   --->   Operation 184 'store' 'store_ln152' <Predicate = (trunc_ln152 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx688.exit" [bert_layer.cpp:152]   --->   Operation 185 'br' 'br_ln152' <Predicate = (trunc_ln152 == 2)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln152 = store i24 %tmp_1, i8 %V_h_V_1_addr" [bert_layer.cpp:152]   --->   Operation 186 'store' 'store_ln152' <Predicate = (trunc_ln152 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx688.exit" [bert_layer.cpp:152]   --->   Operation 187 'br' 'br_ln152' <Predicate = (trunc_ln152 == 1)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln152 = store i24 %tmp_1, i8 %V_h_V_addr" [bert_layer.cpp:152]   --->   Operation 188 'store' 'store_ln152' <Predicate = (trunc_ln152 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx688.exit" [bert_layer.cpp:152]   --->   Operation 189 'br' 'br_ln152' <Predicate = (trunc_ln152 == 0)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln152 = store i24 %tmp_1, i8 %V_h_V_3_addr" [bert_layer.cpp:152]   --->   Operation 190 'store' 'store_ln152' <Predicate = (trunc_ln152 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln152 = br void %arrayidx688.exit" [bert_layer.cpp:152]   --->   Operation 191 'br' 'br_ln152' <Predicate = (trunc_ln152 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j_s') [50]  (0 ns)
	'load' operation ('j_s_load', bert_layer.cpp:145) on local variable 'j_s' [64]  (0 ns)
	'icmp' operation ('icmp_ln145', bert_layer.cpp:145) [69]  (1.49 ns)
	'select' operation ('select_ln144', bert_layer.cpp:144) [70]  (0.993 ns)
	'add' operation ('add_ln145', bert_layer.cpp:145) [206]  (1.87 ns)
	'store' operation ('store_ln145', bert_layer.cpp:145) of variable 'add_ln145', bert_layer.cpp:145 on local variable 'j_s' [209]  (1.59 ns)

 <State 2>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln147', bert_layer.cpp:147) [89]  (1.73 ns)
	'getelementptr' operation ('v89_0_addr', bert_layer.cpp:152) [159]  (0 ns)
	'load' operation ('v89_0_load', bert_layer.cpp:152) on array 'v89_0' [171]  (3.25 ns)

 <State 3>: 6.04ns
The critical path consists of the following:
	'load' operation ('v89_0_load', bert_layer.cpp:152) on array 'v89_0' [171]  (3.25 ns)
	'mux' operation ('tmp_1', bert_layer.cpp:152) [183]  (2.78 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln148', bert_layer.cpp:148) [76]  (1.92 ns)
	'getelementptr' operation ('Q_h_V_2_addr', bert_layer.cpp:148) [80]  (0 ns)
	'store' operation ('store_ln148', bert_layer.cpp:148) of variable 'tmp', bert_layer.cpp:148 on array 'Q_h_V_2' [143]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
