C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/TestQ1_1.v {1 {vlog -work work -vopt -stats=none C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/TestQ1_1.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module testMyReg

Top level modules:
	testMyReg

} {} {}} C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/Q1_1.v {1 {vlog -work work -vopt -stats=none C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/Q1_1.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module myReg

Top level modules:
	myReg

} {} {}} C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/TestQ1_2.v {1 {vlog -work work -vopt -stats=none C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/TestQ1_2.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module testSixtyFourThirtyTwoBitMyReg

Top level modules:
	testSixtyFourThirtyTwoBitMyReg

} {} {}} C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/Q1_2.v {1 {vlog -work work -vopt -stats=none C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q1/Q1_2.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module thirtyTwoBitMyReg
-- Compiling module SixtyFourThirtyTwoBitMyReg

Top level modules:
	SixtyFourThirtyTwoBitMyReg

} {} {}}
