Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec 14 12:21:43 2016
| Host         : TigheLite running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file pulser_control_sets_placed.rpt
| Design       : pulser
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------+---------------------------+------------------+----------------+
|   Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------+---------------------------+---------------------------+------------------+----------------+
|  aclk_IBUF_BUFG |                           |                           |                1 |              1 |
|  aclk_IBUF_BUFG | int_tvalid_reg_i_1_n_0    | int_tdata_reg[31]_i_1_n_0 |                1 |              1 |
|  aclk_IBUF_BUFG | int_tdata_reg[31]_i_2_n_0 | int_tdata_reg[31]_i_1_n_0 |                4 |             32 |
+-----------------+---------------------------+---------------------------+------------------+----------------+


