\
\ @file gtzc1_mpcbb2.fs
\ @brief GTZC1_MPCBB2
\
\ This file is auto-generated from SVD file.
\ DO NOT EDIT MANUALLY.
\

.include ../common.fs

\
\ @brief MPCBB control register
\ Address offset: 0x00
\ Reset value: 0x00000000
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_CR_GLOCK                     \ lock the control register of the MPCBB until next reset
$40000000 constant GTZC1_MPCBB2_MPCBB2_CR_INVSECSTATE               \ SRAMx clocks security state
$80000000 constant GTZC1_MPCBB2_MPCBB2_CR_SRWILADIS                 \ secure read/write illegal access disable


\
\ @brief GTZC1 SRAMz MPCBB configuration lock register
\ Address offset: 0x10
\ Reset value: 0x00000000
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK0             \ SPLCK0
$00000002 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK1             \ SPLCK1
$00000004 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK2             \ SPLCK2
$00000008 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK3             \ SPLCK3
$00000010 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK4             \ SPLCK4
$00000020 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK5             \ SPLCK5
$00000040 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK6             \ SPLCK6
$00000080 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK7             \ SPLCK7
$00000100 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK8             \ SPLCK8
$00000200 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK9             \ SPLCK9
$00000400 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK10            \ SPLCK10
$00000800 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK11            \ SPLCK11
$00001000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK12            \ SPLCK12
$00002000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK13            \ SPLCK13
$00004000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK14            \ SPLCK14
$00008000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK15            \ SPLCK15
$00010000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK16            \ SPLCK16
$00020000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK17            \ SPLCK17
$00040000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK18            \ SPLCK18
$00080000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK19            \ SPLCK19
$00100000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK20            \ SPLCK20
$00200000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK21            \ SPLCK21
$00400000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK22            \ SPLCK22
$00800000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK23            \ SPLCK23
$01000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK24            \ SPLCK24
$02000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK25            \ SPLCK25
$04000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK26            \ SPLCK26
$08000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK27            \ SPLCK27
$10000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK28            \ SPLCK28
$20000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK29            \ SPLCK29
$40000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK30            \ SPLCK30
$80000000 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1_SPLCK31            \ SPLCK31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x100
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x104
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x108
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x10C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR3_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x110
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x114
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x118
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x11C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR7_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x120
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x124
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC0                \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC1                \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC2                \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC3                \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC4                \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC5                \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC6                \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC7                \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC8                \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC9                \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC10               \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC11               \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC12               \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC13               \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC14               \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC15               \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC16               \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC17               \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC18               \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC19               \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC20               \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC21               \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC22               \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC23               \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC24               \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC25               \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC26               \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC27               \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC28               \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC29               \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC30               \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9_SEC31               \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x128
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x12C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR11_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x130
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x134
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x138
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x13C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR15_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x140
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x144
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x148
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x14C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR19_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x150
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x154
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x158
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x15C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR23_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x160
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x164
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x168
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x16C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR27_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x170
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x174
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x178
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30_SEC31              \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x17C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC0               \ SEC0
$00000002 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC1               \ SEC1
$00000004 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC2               \ SEC2
$00000008 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC3               \ SEC3
$00000010 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC4               \ SEC4
$00000020 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC5               \ SEC5
$00000040 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC6               \ SEC6
$00000080 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC7               \ SEC7
$00000100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC8               \ SEC8
$00000200 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC9               \ SEC9
$00000400 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC10              \ SEC10
$00000800 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC11              \ SEC11
$00001000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC12              \ SEC12
$00002000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC13              \ SEC13
$00004000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC14              \ SEC14
$00008000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC15              \ SEC15
$00010000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC16              \ SEC16
$00020000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC17              \ SEC17
$00040000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC18              \ SEC18
$00080000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC19              \ SEC19
$00100000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC20              \ SEC20
$00200000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC21              \ SEC21
$00400000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC22              \ SEC22
$00800000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC23              \ SEC23
$01000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC24              \ SEC24
$02000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC25              \ SEC25
$04000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC26              \ SEC26
$08000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC27              \ SEC27
$10000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC28              \ SEC28
$20000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC29              \ SEC29
$40000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC30              \ SEC30
$80000000 constant GTZC1_MPCBB2_MPCBB2_SECCFGR31_SEC31              \ SEC31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x200
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x204
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x208
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x20C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x210
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x214
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x218
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x21C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x220
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x224
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV0              \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV1              \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV2              \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV3              \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV4              \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV5              \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV6              \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV7              \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV8              \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV9              \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV10             \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV11             \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV12             \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV13             \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV14             \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV15             \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV16             \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV17             \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV18             \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV19             \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV20             \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV21             \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV22             \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV23             \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV24             \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV25             \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV26             \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV27             \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV28             \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV29             \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV30             \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9_PRIV31             \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x228
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x22C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x230
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x234
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x238
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x23C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x240
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x244
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x248
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x24C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x250
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x254
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x258
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x25C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x260
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x264
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x268
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x26C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x270
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x274
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x278
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30_PRIV31            \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x27C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV0             \ PRIV0
$00000002 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV1             \ PRIV1
$00000004 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV2             \ PRIV2
$00000008 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV3             \ PRIV3
$00000010 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV4             \ PRIV4
$00000020 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV5             \ PRIV5
$00000040 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV6             \ PRIV6
$00000080 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV7             \ PRIV7
$00000100 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV8             \ PRIV8
$00000200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV9             \ PRIV9
$00000400 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV10            \ PRIV10
$00000800 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV11            \ PRIV11
$00001000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV12            \ PRIV12
$00002000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV13            \ PRIV13
$00004000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV14            \ PRIV14
$00008000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV15            \ PRIV15
$00010000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV16            \ PRIV16
$00020000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV17            \ PRIV17
$00040000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV18            \ PRIV18
$00080000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV19            \ PRIV19
$00100000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV20            \ PRIV20
$00200000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV21            \ PRIV21
$00400000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV22            \ PRIV22
$00800000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV23            \ PRIV23
$01000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV24            \ PRIV24
$02000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV25            \ PRIV25
$04000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV26            \ PRIV26
$08000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV27            \ PRIV27
$10000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV28            \ PRIV28
$20000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV29            \ PRIV29
$40000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV30            \ PRIV30
$80000000 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31_PRIV31            \ PRIV31


\
\ @brief GTZC1_MPCBB2
\
$40033000 constant GTZC1_MPCBB2_MPCBB2_CR  \ offset: 0x00 : MPCBB control register
$40033010 constant GTZC1_MPCBB2_MPCBB2_CFGLOCKR1  \ offset: 0x10 : GTZC1 SRAMz MPCBB configuration lock register
$40033100 constant GTZC1_MPCBB2_MPCBB2_SECCFGR0  \ offset: 0x100 : MPCBBx security configuration for super-block x register
$40033104 constant GTZC1_MPCBB2_MPCBB2_SECCFGR1  \ offset: 0x104 : MPCBBx security configuration for super-block x register
$40033108 constant GTZC1_MPCBB2_MPCBB2_SECCFGR2  \ offset: 0x108 : MPCBBx security configuration for super-block x register
$4003310c constant GTZC1_MPCBB2_MPCBB2_SECCFGR3  \ offset: 0x10C : MPCBBx security configuration for super-block x register
$40033110 constant GTZC1_MPCBB2_MPCBB2_SECCFGR4  \ offset: 0x110 : MPCBBx security configuration for super-block x register
$40033114 constant GTZC1_MPCBB2_MPCBB2_SECCFGR5  \ offset: 0x114 : MPCBBx security configuration for super-block x register
$40033118 constant GTZC1_MPCBB2_MPCBB2_SECCFGR6  \ offset: 0x118 : MPCBBx security configuration for super-block x register
$4003311c constant GTZC1_MPCBB2_MPCBB2_SECCFGR7  \ offset: 0x11C : MPCBBx security configuration for super-block x register
$40033120 constant GTZC1_MPCBB2_MPCBB2_SECCFGR8  \ offset: 0x120 : MPCBBx security configuration for super-block x register
$40033124 constant GTZC1_MPCBB2_MPCBB2_SECCFGR9  \ offset: 0x124 : MPCBBx security configuration for super-block x register
$40033128 constant GTZC1_MPCBB2_MPCBB2_SECCFGR10  \ offset: 0x128 : MPCBBx security configuration for super-block x register
$4003312c constant GTZC1_MPCBB2_MPCBB2_SECCFGR11  \ offset: 0x12C : MPCBBx security configuration for super-block x register
$40033130 constant GTZC1_MPCBB2_MPCBB2_SECCFGR12  \ offset: 0x130 : MPCBBx security configuration for super-block x register
$40033134 constant GTZC1_MPCBB2_MPCBB2_SECCFGR13  \ offset: 0x134 : MPCBBx security configuration for super-block x register
$40033138 constant GTZC1_MPCBB2_MPCBB2_SECCFGR14  \ offset: 0x138 : MPCBBx security configuration for super-block x register
$4003313c constant GTZC1_MPCBB2_MPCBB2_SECCFGR15  \ offset: 0x13C : MPCBBx security configuration for super-block x register
$40033140 constant GTZC1_MPCBB2_MPCBB2_SECCFGR16  \ offset: 0x140 : MPCBBx security configuration for super-block x register
$40033144 constant GTZC1_MPCBB2_MPCBB2_SECCFGR17  \ offset: 0x144 : MPCBBx security configuration for super-block x register
$40033148 constant GTZC1_MPCBB2_MPCBB2_SECCFGR18  \ offset: 0x148 : MPCBBx security configuration for super-block x register
$4003314c constant GTZC1_MPCBB2_MPCBB2_SECCFGR19  \ offset: 0x14C : MPCBBx security configuration for super-block x register
$40033150 constant GTZC1_MPCBB2_MPCBB2_SECCFGR20  \ offset: 0x150 : MPCBBx security configuration for super-block x register
$40033154 constant GTZC1_MPCBB2_MPCBB2_SECCFGR21  \ offset: 0x154 : MPCBBx security configuration for super-block x register
$40033158 constant GTZC1_MPCBB2_MPCBB2_SECCFGR22  \ offset: 0x158 : MPCBBx security configuration for super-block x register
$4003315c constant GTZC1_MPCBB2_MPCBB2_SECCFGR23  \ offset: 0x15C : MPCBBx security configuration for super-block x register
$40033160 constant GTZC1_MPCBB2_MPCBB2_SECCFGR24  \ offset: 0x160 : MPCBBx security configuration for super-block x register
$40033164 constant GTZC1_MPCBB2_MPCBB2_SECCFGR25  \ offset: 0x164 : MPCBBx security configuration for super-block x register
$40033168 constant GTZC1_MPCBB2_MPCBB2_SECCFGR26  \ offset: 0x168 : MPCBBx security configuration for super-block x register
$4003316c constant GTZC1_MPCBB2_MPCBB2_SECCFGR27  \ offset: 0x16C : MPCBBx security configuration for super-block x register
$40033170 constant GTZC1_MPCBB2_MPCBB2_SECCFGR28  \ offset: 0x170 : MPCBBx security configuration for super-block x register
$40033174 constant GTZC1_MPCBB2_MPCBB2_SECCFGR29  \ offset: 0x174 : MPCBBx security configuration for super-block x register
$40033178 constant GTZC1_MPCBB2_MPCBB2_SECCFGR30  \ offset: 0x178 : MPCBBx security configuration for super-block x register
$4003317c constant GTZC1_MPCBB2_MPCBB2_SECCFGR31  \ offset: 0x17C : MPCBBx security configuration for super-block x register
$40033200 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR0  \ offset: 0x200 : MPCBB privileged configuration for super-block x register
$40033204 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR1  \ offset: 0x204 : MPCBB privileged configuration for super-block x register
$40033208 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR2  \ offset: 0x208 : MPCBB privileged configuration for super-block x register
$4003320c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR3  \ offset: 0x20C : MPCBB privileged configuration for super-block x register
$40033210 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR4  \ offset: 0x210 : MPCBB privileged configuration for super-block x register
$40033214 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR5  \ offset: 0x214 : MPCBB privileged configuration for super-block x register
$40033218 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR6  \ offset: 0x218 : MPCBB privileged configuration for super-block x register
$4003321c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR7  \ offset: 0x21C : MPCBB privileged configuration for super-block x register
$40033220 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR8  \ offset: 0x220 : MPCBB privileged configuration for super-block x register
$40033224 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR9  \ offset: 0x224 : MPCBB privileged configuration for super-block x register
$40033228 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR10  \ offset: 0x228 : MPCBB privileged configuration for super-block x register
$4003322c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR11  \ offset: 0x22C : MPCBB privileged configuration for super-block x register
$40033230 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR12  \ offset: 0x230 : MPCBB privileged configuration for super-block x register
$40033234 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR13  \ offset: 0x234 : MPCBB privileged configuration for super-block x register
$40033238 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR14  \ offset: 0x238 : MPCBB privileged configuration for super-block x register
$4003323c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR15  \ offset: 0x23C : MPCBB privileged configuration for super-block x register
$40033240 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR16  \ offset: 0x240 : MPCBB privileged configuration for super-block x register
$40033244 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR17  \ offset: 0x244 : MPCBB privileged configuration for super-block x register
$40033248 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR18  \ offset: 0x248 : MPCBB privileged configuration for super-block x register
$4003324c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR19  \ offset: 0x24C : MPCBB privileged configuration for super-block x register
$40033250 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR20  \ offset: 0x250 : MPCBB privileged configuration for super-block x register
$40033254 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR21  \ offset: 0x254 : MPCBB privileged configuration for super-block x register
$40033258 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR22  \ offset: 0x258 : MPCBB privileged configuration for super-block x register
$4003325c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR23  \ offset: 0x25C : MPCBB privileged configuration for super-block x register
$40033260 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR24  \ offset: 0x260 : MPCBB privileged configuration for super-block x register
$40033264 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR25  \ offset: 0x264 : MPCBB privileged configuration for super-block x register
$40033268 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR26  \ offset: 0x268 : MPCBB privileged configuration for super-block x register
$4003326c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR27  \ offset: 0x26C : MPCBB privileged configuration for super-block x register
$40033270 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR28  \ offset: 0x270 : MPCBB privileged configuration for super-block x register
$40033274 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR29  \ offset: 0x274 : MPCBB privileged configuration for super-block x register
$40033278 constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR30  \ offset: 0x278 : MPCBB privileged configuration for super-block x register
$4003327c constant GTZC1_MPCBB2_MPCBB2_PRIVCFGR31  \ offset: 0x27C : MPCBB privileged configuration for super-block x register

