<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mmult_hw' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[199] ('tmp', mmult_accel.cpp:19) [193]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[199] ('tmp_1', mmult_accel.cpp:19) [199]  (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('out_addr', mmult_accel.cpp:19) [201]  (0 ns)&#xD;&#xA;&#x9;'store' operation (mmult_accel.cpp:19) of variable 'sum_1_41', mmult_accel.cpp:18 on array 'out_r' [460]  (3.25 ns)" projectName="hls_mmult_prj" solutionName="solution3" date="2022-04-09T15:42:22.265-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_mmult_prj" solutionName="solution3" date="2022-04-09T15:42:22.245-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mmult_hw/out' to 'mmult_hw/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_mmult_prj" solutionName="solution3" date="2022-04-09T15:42:21.296-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mmult_hw' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[227] ('tmp', mmult_accel.cpp:19) [221]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[227] ('tmp_1', mmult_accel.cpp:19) [227]  (3.02 ns)&#xD;&#xA;&#x9;'getelementptr' operation ('out_addr', mmult_accel.cpp:19) [229]  (0 ns)&#xD;&#xA;&#x9;'store' operation (mmult_accel.cpp:19) of variable 'sum_1_48', mmult_accel.cpp:18 on array 'out_r' [530]  (3.25 ns)" projectName="hls_mmult_prj" solutionName="solution2" date="2022-04-09T10:22:22.691-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_mmult_prj" solutionName="solution2" date="2022-04-09T10:22:22.670-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mmult_hw/out' to 'mmult_hw/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_mmult_prj" solutionName="solution2" date="2022-04-09T10:22:21.626-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'mmult_hw/out' to 'mmult_hw/out_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_mmult_prj" solutionName="solution1" date="2022-04-09T10:19:57.760-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
