module top_module (
    input a, 
    input b, 
    output q
);

    // AND gate operation
    assign q = a & b;

endmodule
