{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670023496265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670023496265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:24:56 2022 " "Processing started: Fri Dec 02 17:24:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670023496265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670023496265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car -c car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670023496265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670023496789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 car-Config " "Found design unit 1: car-Config" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670023497324 ""} { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670023497324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670023497324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car " "Elaborating entity \"car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670023497358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init_car_follow_line car.vhd(35) " "Verilog HDL or VHDL warning at car.vhd(35): object \"init_car_follow_line\" assigned a value but never read" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1670023497360 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(134) " "VHDL Process Statement warning at car.vhd(134): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497361 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(134) " "VHDL Process Statement warning at car.vhd(134): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497361 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(135) " "VHDL Process Statement warning at car.vhd(135): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(135) " "VHDL Process Statement warning at car.vhd(135): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(136) " "VHDL Process Statement warning at car.vhd(136): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(136) " "VHDL Process Statement warning at car.vhd(136): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(137) " "VHDL Process Statement warning at car.vhd(137): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(137) " "VHDL Process Statement warning at car.vhd(137): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente car.vhd(112) " "VHDL Process Statement warning at car.vhd(112): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1670023497362 "|car"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_soft car.vhd(112) " "VHDL Process Statement warning at car.vhd(112): inferring latch(es) for signal or variable \"reset_soft\", which holds its previous value in one or more paths through the process" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(181) " "VHDL Process Statement warning at car.vhd(181): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(182) " "VHDL Process Statement warning at car.vhd(182): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(187) " "VHDL Process Statement warning at car.vhd(187): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(188) " "VHDL Process Statement warning at car.vhd(188): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(193) " "VHDL Process Statement warning at car.vhd(193): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(194) " "VHDL Process Statement warning at car.vhd(194): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(199) " "VHDL Process Statement warning at car.vhd(199): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(200) " "VHDL Process Statement warning at car.vhd(200): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(204) " "VHDL Process Statement warning at car.vhd(204): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(205) " "VHDL Process Statement warning at car.vhd(205): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(209) " "VHDL Process Statement warning at car.vhd(209): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(210) " "VHDL Process Statement warning at car.vhd(210): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497363 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(218) " "VHDL Process Statement warning at car.vhd(218): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(219) " "VHDL Process Statement warning at car.vhd(219): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(224) " "VHDL Process Statement warning at car.vhd(224): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(224) " "VHDL Process Statement warning at car.vhd(224): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(226) " "VHDL Process Statement warning at car.vhd(226): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(227) " "VHDL Process Statement warning at car.vhd(227): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(229) " "VHDL Process Statement warning at car.vhd(229): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497366 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(229) " "VHDL Process Statement warning at car.vhd(229): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(231) " "VHDL Process Statement warning at car.vhd(231): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(232) " "VHDL Process Statement warning at car.vhd(232): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(234) " "VHDL Process Statement warning at car.vhd(234): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(234) " "VHDL Process Statement warning at car.vhd(234): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(236) " "VHDL Process Statement warning at car.vhd(236): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(237) " "VHDL Process Statement warning at car.vhd(237): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(239) " "VHDL Process Statement warning at car.vhd(239): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(239) " "VHDL Process Statement warning at car.vhd(239): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(241) " "VHDL Process Statement warning at car.vhd(241): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(242) " "VHDL Process Statement warning at car.vhd(242): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(246) " "VHDL Process Statement warning at car.vhd(246): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(247) " "VHDL Process Statement warning at car.vhd(247): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497367 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(251) " "VHDL Process Statement warning at car.vhd(251): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497368 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(252) " "VHDL Process Statement warning at car.vhd(252): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497368 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(255) " "VHDL Process Statement warning at car.vhd(255): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497368 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(256) " "VHDL Process Statement warning at car.vhd(256): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023497368 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Follow_Line_Dir_Right car.vhd(112) " "Inferred latch for \"estado_siguiente.Follow_Line_Dir_Right\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497370 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Follow_Line_Dir_Left car.vhd(112) " "Inferred latch for \"estado_siguiente.Follow_Line_Dir_Left\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497370 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Follow_Line_Init car.vhd(112) " "Inferred latch for \"estado_siguiente.Follow_Line_Init\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497370 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.CUATRO car.vhd(112) " "Inferred latch for \"estado_siguiente.CUATRO\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497370 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Move_Car_Right car.vhd(112) " "Inferred latch for \"estado_siguiente.Move_Car_Right\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497370 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Move_Car_Left car.vhd(112) " "Inferred latch for \"estado_siguiente.Move_Car_Left\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497371 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.TRES_1 car.vhd(112) " "Inferred latch for \"estado_siguiente.TRES_1\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497371 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.TRES car.vhd(112) " "Inferred latch for \"estado_siguiente.TRES\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497371 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.DOS car.vhd(112) " "Inferred latch for \"estado_siguiente.DOS\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497371 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.UNO car.vhd(112) " "Inferred latch for \"estado_siguiente.UNO\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023497371 "|car"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.UNO_782 " "Latch estado_siguiente.UNO_782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.TRES " "Ports D and ENA on the latch are fed by the same signal estado.TRES" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023497885 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023497885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.Move_Car_Left_718 " "Latch estado_siguiente.Move_Car_Left_718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.TRES " "Ports D and ENA on the latch are fed by the same signal estado.TRES" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023497885 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023497885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.Move_Car_Right_702 " "Latch estado_siguiente.Move_Car_Right_702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.TRES " "Ports D and ENA on the latch are fed by the same signal estado.TRES" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023497886 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023497886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.Follow_Line_Init_670 " "Latch estado_siguiente.Follow_Line_Init_670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.UNO " "Ports D and ENA on the latch are fed by the same signal estado.UNO" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023497886 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023497886 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670023498283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670023498423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670023498423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670023498476 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670023498476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670023498476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670023498476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670023498505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:24:58 2022 " "Processing ended: Fri Dec 02 17:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670023498505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670023498505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670023498505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670023498505 ""}
