{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 14:21:41 2014 " "Info: Processing started: Thu Oct 30 14:21:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit4bits " "Info: Found entity 1: arithcircuit4bits" {  } { { "arithcircuit4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/arithcircuit4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Info: Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Info: Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/logiccircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit4bit " "Info: Found entity 1: logiccircuit4bit" {  } { { "logiccircuit4bit.bdf" "" { Schematic "E:/CEG2136 Lab3/logiccircuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4bits " "Info: Found entity 1: register4bits" {  } { { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit_p.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder1bit_p.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit_p " "Info: Found entity 1: fulladder1bit_p" {  } { { "fulladder1bit_p.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit_p.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file state4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state4bits " "Info: Found entity 1: state4bits" {  } { { "state4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/state4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3top " "Info: Found entity 1: lab3top" {  } { { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arith_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arith_test " "Info: Found entity 1: arith_test" {  } { { "arith_test.bdf" "" { Schematic "E:/CEG2136 Lab3/arith_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3top " "Info: Elaborating entity \"lab3top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4bits register4bits:inst1 " "Info: Elaborating entity \"register4bits\" for hierarchy \"register4bits:inst1\"" {  } { { "lab3top.bdf" "inst1" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 72 1000 1096 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state4bits state4bits:inst14 " "Info: Elaborating entity \"state4bits\" for hierarchy \"state4bits:inst14\"" {  } { { "lab3top.bdf" "inst14" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 72 816 960 328 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74257 74257:inst11 " "Info: Elaborating entity \"74257\" for hierarchy \"74257:inst11\"" {  } { { "lab3top.bdf" "inst11" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 296 616 720 488 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74257:inst11 " "Info: Elaborated megafunction instantiation \"74257:inst11\"" {  } { { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 296 616 720 488 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit4bit logiccircuit4bit:inst6 " "Info: Elaborating entity \"logiccircuit4bit\" for hierarchy \"logiccircuit4bit:inst6\"" {  } { { "lab3top.bdf" "inst6" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 368 400 496 592 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit1bit logiccircuit4bit:inst6\|logiccircuit1bit:inst " "Info: Elaborating entity \"logiccircuit1bit\" for hierarchy \"logiccircuit4bit:inst6\|logiccircuit1bit:inst\"" {  } { { "logiccircuit4bit.bdf" "inst" { Schematic "E:/CEG2136 Lab3/logiccircuit4bit.bdf" { { -120 320 448 40 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst " "Info: Elaborating entity \"81mux\" for hierarchy \"logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\"" {  } { { "logiccircuit1bit.bdf" "inst" { Schematic "E:/CEG2136 Lab3/logiccircuit1bit.bdf" { { 112 456 576 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst " "Info: Elaborated megafunction instantiation \"logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\"" {  } { { "logiccircuit1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/logiccircuit1bit.bdf" { { 112 456 576 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p81mux logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\|p81mux:sub " "Info: Elaborating entity \"p81mux\" for hierarchy \"logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\|p81mux:sub\"" {  } { { "81mux.tdf" "sub" { Text "q:/altera.09/altera/90sp2/quartus/libraries/others/maxplus2/81mux.tdf" 37 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\|p81mux:sub logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst " "Info: Elaborated megafunction instantiation \"logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\|p81mux:sub\", which is child of megafunction instantiation \"logiccircuit4bit:inst6\|logiccircuit1bit:inst\|81mux:inst\"" {  } { { "81mux.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/others/maxplus2/81mux.tdf" 37 3 0 } } { "logiccircuit1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/logiccircuit1bit.bdf" { { 112 456 576 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithcircuit4bits arithcircuit4bits:inst12 " "Info: Elaborating entity \"arithcircuit4bits\" for hierarchy \"arithcircuit4bits:inst12\"" {  } { { "lab3top.bdf" "inst12" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 136 376 520 360 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit arithcircuit4bits:inst12\|fulladder1bit:inst5 " "Info: Elaborating entity \"fulladder1bit\" for hierarchy \"arithcircuit4bits:inst12\|fulladder1bit:inst5\"" {  } { { "arithcircuit4bits.bdf" "inst5" { Schematic "E:/CEG2136 Lab3/arithcircuit4bits.bdf" { { -96 496 648 0 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 arithcircuit4bits:inst12\|74153:inst36 " "Info: Elaborating entity \"74153\" for hierarchy \"arithcircuit4bits:inst12\|74153:inst36\"" {  } { { "arithcircuit4bits.bdf" "inst36" { Schematic "E:/CEG2136 Lab3/arithcircuit4bits.bdf" { { -168 312 432 56 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arithcircuit4bits:inst12\|74153:inst36 " "Info: Elaborated megafunction instantiation \"arithcircuit4bits:inst12\|74153:inst36\"" {  } { { "arithcircuit4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/arithcircuit4bits.bdf" { { -168 312 432 56 "inst36" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 14:21:45 2014 " "Info: Processing ended: Thu Oct 30 14:21:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
