array set traceInfo {statusMessage {Finished successfully.} Connect {{<tt>i_ahb/hmaster</tt> {<I>open (unconnected)</I>}} {{<tt>i_apb/paddr[31:8]</tt>} {<I>open (unconnected)</I>}} {<tt>HCLK_hclk</tt> <tt>i_ahb/hclk</tt>} {<tt>HCLK_hclk</tt> <tt>i_apb/hclk</tt>} {<tt>HRESETn_hresetn</tt> <tt>i_ahb/hresetn</tt>} {<tt>HRESETn_hresetn</tt> <tt>i_apb/hresetn</tt>} {<tt>PCLK_pclk</tt> <tt>i_i2c/pclk</tt>} {<tt>PCLK_pclk</tt> <tt>i_ssi/pclk</tt>} {<tt>PRESETn_presetn</tt> <tt>i_i2c/presetn</tt>} {<tt>PRESETn_presetn</tt> <tt>i_ssi/presetn</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</tt> <tt>i_ahb/haddr_m1</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</tt> <tt>i_ahb/hburst_m1</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</tt> <tt>i_ahb/hlock_m1</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</tt> <tt>i_ahb/hprot_m1</tt>} {<tt>i_ahb/hrdata</tt> <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</tt>} {<tt>i_ahb/hready</tt> <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hready</tt>} {<tt>i_ahb/hresp</tt> <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</tt> <tt>i_ahb/hsize_m1</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</tt> <tt>i_ahb/htrans_m1</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</tt> <tt>i_ahb/hwdata_m1</tt>} {<tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</tt> <tt>i_ahb/hwrite_m1</tt>} {<tt>i_ahb/haddr</tt> <tt>ex_i_ahb_AHB_Slave_PID_haddr</tt>} {<tt>i_ahb/haddr</tt> <tt>ex_i_ahb_AHB_Slave_PWM_haddr</tt>} {<tt>i_ahb/haddr</tt> <tt>ex_i_ahb_AHB_Slave_RAM_haddr</tt>} {<tt>i_ahb/haddr</tt> <tt>i_apb/haddr</tt>} {<tt>i_ahb/hburst</tt> <tt>ex_i_ahb_AHB_Slave_PID_hburst</tt>} {<tt>i_ahb/hburst</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hburst</tt>} {<tt>i_ahb/hburst</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hburst</tt>} {<tt>i_ahb/hburst</tt> <tt>i_apb/hburst</tt>} {<tt>i_ahb/hmastlock</tt> <tt>ex_i_ahb_AHB_Slave_PID_hmastlock</tt>} {<tt>i_ahb/hmastlock</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hmastlock</tt>} {<tt>i_ahb/hmastlock</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hmastlock</tt>} {<tt>i_ahb/hprot</tt> <tt>ex_i_ahb_AHB_Slave_PID_hprot</tt>} {<tt>i_ahb/hprot</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hprot</tt>} {<tt>i_ahb/hprot</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hprot</tt>} {<tt>ex_i_ahb_AHB_Slave_PID_hrdata</tt> <tt>i_ahb/hrdata_s4</tt>} {<tt>ex_i_ahb_AHB_Slave_PWM_hrdata</tt> <tt>i_ahb/hrdata_s3</tt>} {<tt>ex_i_ahb_AHB_Slave_RAM_hrdata</tt> <tt>i_ahb/hrdata_s1</tt>} {<tt>i_apb/hrdata</tt> <tt>i_ahb/hrdata_s2</tt>} {<tt>i_ahb/hready</tt> <tt>ex_i_ahb_AHB_Slave_PID_hready</tt>} {<tt>i_ahb/hready</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hready</tt>} {<tt>i_ahb/hready</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hready</tt>} {<tt>i_ahb/hready</tt> <tt>i_apb/hready</tt>} {<tt>ex_i_ahb_AHB_Slave_PID_hready_resp</tt> <tt>i_ahb/hready_resp_s4</tt>} {<tt>ex_i_ahb_AHB_Slave_PWM_hready_resp</tt> <tt>i_ahb/hready_resp_s3</tt>} {<tt>ex_i_ahb_AHB_Slave_RAM_hready_resp</tt> <tt>i_ahb/hready_resp_s1</tt>} {<tt>i_apb/hready_resp</tt> <tt>i_ahb/hready_resp_s2</tt>} {<tt>ex_i_ahb_AHB_Slave_PID_hresp</tt> <tt>i_ahb/hresp_s4</tt>} {<tt>ex_i_ahb_AHB_Slave_PWM_hresp</tt> <tt>i_ahb/hresp_s3</tt>} {<tt>ex_i_ahb_AHB_Slave_RAM_hresp</tt> <tt>i_ahb/hresp_s1</tt>} {<tt>i_apb/hresp</tt> <tt>i_ahb/hresp_s2</tt>} {<tt>i_ahb/hsel_s4</tt> <tt>ex_i_ahb_AHB_Slave_PID_hsel</tt>} {<tt>i_ahb/hsel_s3</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hsel</tt>} {<tt>i_ahb/hsel_s1</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hsel</tt>} {<tt>i_ahb/hsel_s2</tt> <tt>i_apb/hsel</tt>} {<tt>i_ahb/hsize</tt> <tt>ex_i_ahb_AHB_Slave_PID_hsize</tt>} {<tt>i_ahb/hsize</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hsize</tt>} {<tt>i_ahb/hsize</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hsize</tt>} {<tt>i_ahb/hsize</tt> <tt>i_apb/hsize</tt>} {<tt>i_ahb/htrans</tt> <tt>ex_i_ahb_AHB_Slave_PID_htrans</tt>} {<tt>i_ahb/htrans</tt> <tt>ex_i_ahb_AHB_Slave_PWM_htrans</tt>} {<tt>i_ahb/htrans</tt> <tt>ex_i_ahb_AHB_Slave_RAM_htrans</tt>} {<tt>i_ahb/htrans</tt> <tt>i_apb/htrans</tt>} {<tt>i_ahb/hwdata</tt> <tt>ex_i_ahb_AHB_Slave_PID_hwdata</tt>} {<tt>i_ahb/hwdata</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hwdata</tt>} {<tt>i_ahb/hwdata</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hwdata</tt>} {<tt>i_ahb/hwdata</tt> <tt>i_apb/hwdata</tt>} {<tt>i_ahb/hwrite</tt> <tt>ex_i_ahb_AHB_Slave_PID_hwrite</tt>} {<tt>i_ahb/hwrite</tt> <tt>ex_i_ahb_AHB_Slave_PWM_hwrite</tt>} {<tt>i_ahb/hwrite</tt> <tt>ex_i_ahb_AHB_Slave_RAM_hwrite</tt>} {<tt>i_ahb/hwrite</tt> <tt>i_apb/hwrite</tt>} {{<tt>i_apb/paddr[7:0]</tt>} <tt>i_i2c/paddr</tt>} {{<tt>i_apb/paddr[7:0]</tt>} <tt>i_ssi/paddr</tt>} {<tt>i_apb/penable</tt> <tt>i_i2c/penable</tt>} {<tt>i_apb/penable</tt> <tt>i_ssi/penable</tt>} {<tt>i_i2c/prdata</tt> <tt>i_apb/prdata_s0</tt>} {<tt>i_ssi/prdata</tt> <tt>i_apb/prdata_s1</tt>} {<tt>i_apb/psel_s0</tt> <tt>i_i2c/psel</tt>} {<tt>i_apb/psel_s1</tt> <tt>i_ssi/psel</tt>} {<tt>i_apb/pwdata</tt> <tt>i_i2c/pwdata</tt>} {<tt>i_apb/pwdata</tt> <tt>i_ssi/pwdata</tt>} {<tt>i_apb/pwrite</tt> <tt>i_i2c/pwrite</tt>} {<tt>i_apb/pwrite</tt> <tt>i_ssi/pwrite</tt>}} CreateExPort {{input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</tt> {31 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/haddr} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</tt> {2 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/hburst} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</tt> {<I>single bit</I>} ex_i_ahb_AHB_MASTER_CORTEXM0/hlock} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</tt> {3 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/hprot} {output <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</tt> {31 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/hrdata} {output <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hready</tt> {<I>single bit</I>} ex_i_ahb_AHB_MASTER_CORTEXM0/hready} {output <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</tt> {1 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/hresp} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</tt> {2 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/hsize} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</tt> {1 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/htrans} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</tt> {31 : 0} ex_i_ahb_AHB_MASTER_CORTEXM0/hwdata} {input <tt>ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</tt> {<I>single bit</I>} ex_i_ahb_AHB_MASTER_CORTEXM0/hwrite} {output <tt>ex_i_ahb_AHB_Slave_PID_haddr</tt> {31 : 0} ex_i_ahb_AHB_Slave_PID/haddr} {output <tt>ex_i_ahb_AHB_Slave_PID_hburst</tt> {2 : 0} ex_i_ahb_AHB_Slave_PID/hburst} {output <tt>ex_i_ahb_AHB_Slave_PID_hmastlock</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PID/hmastlock} {output <tt>ex_i_ahb_AHB_Slave_PID_hprot</tt> {3 : 0} ex_i_ahb_AHB_Slave_PID/hprot} {input <tt>ex_i_ahb_AHB_Slave_PID_hrdata</tt> {31 : 0} ex_i_ahb_AHB_Slave_PID/hrdata} {output <tt>ex_i_ahb_AHB_Slave_PID_hready</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PID/hready} {input <tt>ex_i_ahb_AHB_Slave_PID_hready_resp</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PID/hready_resp} {input <tt>ex_i_ahb_AHB_Slave_PID_hresp</tt> {1 : 0} ex_i_ahb_AHB_Slave_PID/hresp} {output <tt>ex_i_ahb_AHB_Slave_PID_hsel</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PID/hsel} {output <tt>ex_i_ahb_AHB_Slave_PID_hsize</tt> {2 : 0} ex_i_ahb_AHB_Slave_PID/hsize} {output <tt>ex_i_ahb_AHB_Slave_PID_htrans</tt> {1 : 0} ex_i_ahb_AHB_Slave_PID/htrans} {output <tt>ex_i_ahb_AHB_Slave_PID_hwdata</tt> {31 : 0} ex_i_ahb_AHB_Slave_PID/hwdata} {output <tt>ex_i_ahb_AHB_Slave_PID_hwrite</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PID/hwrite} {output <tt>ex_i_ahb_AHB_Slave_PWM_haddr</tt> {31 : 0} ex_i_ahb_AHB_Slave_PWM/haddr} {output <tt>ex_i_ahb_AHB_Slave_PWM_hburst</tt> {2 : 0} ex_i_ahb_AHB_Slave_PWM/hburst} {output <tt>ex_i_ahb_AHB_Slave_PWM_hmastlock</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PWM/hmastlock} {output <tt>ex_i_ahb_AHB_Slave_PWM_hprot</tt> {3 : 0} ex_i_ahb_AHB_Slave_PWM/hprot} {input <tt>ex_i_ahb_AHB_Slave_PWM_hrdata</tt> {31 : 0} ex_i_ahb_AHB_Slave_PWM/hrdata} {output <tt>ex_i_ahb_AHB_Slave_PWM_hready</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PWM/hready} {input <tt>ex_i_ahb_AHB_Slave_PWM_hready_resp</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PWM/hready_resp} {input <tt>ex_i_ahb_AHB_Slave_PWM_hresp</tt> {1 : 0} ex_i_ahb_AHB_Slave_PWM/hresp} {output <tt>ex_i_ahb_AHB_Slave_PWM_hsel</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PWM/hsel} {output <tt>ex_i_ahb_AHB_Slave_PWM_hsize</tt> {2 : 0} ex_i_ahb_AHB_Slave_PWM/hsize} {output <tt>ex_i_ahb_AHB_Slave_PWM_htrans</tt> {1 : 0} ex_i_ahb_AHB_Slave_PWM/htrans} {output <tt>ex_i_ahb_AHB_Slave_PWM_hwdata</tt> {31 : 0} ex_i_ahb_AHB_Slave_PWM/hwdata} {output <tt>ex_i_ahb_AHB_Slave_PWM_hwrite</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_PWM/hwrite} {output <tt>ex_i_ahb_AHB_Slave_RAM_haddr</tt> {31 : 0} ex_i_ahb_AHB_Slave_RAM/haddr} {output <tt>ex_i_ahb_AHB_Slave_RAM_hburst</tt> {2 : 0} ex_i_ahb_AHB_Slave_RAM/hburst} {output <tt>ex_i_ahb_AHB_Slave_RAM_hmastlock</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_RAM/hmastlock} {output <tt>ex_i_ahb_AHB_Slave_RAM_hprot</tt> {3 : 0} ex_i_ahb_AHB_Slave_RAM/hprot} {input <tt>ex_i_ahb_AHB_Slave_RAM_hrdata</tt> {31 : 0} ex_i_ahb_AHB_Slave_RAM/hrdata} {output <tt>ex_i_ahb_AHB_Slave_RAM_hready</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_RAM/hready} {input <tt>ex_i_ahb_AHB_Slave_RAM_hready_resp</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_RAM/hready_resp} {input <tt>ex_i_ahb_AHB_Slave_RAM_hresp</tt> {1 : 0} ex_i_ahb_AHB_Slave_RAM/hresp} {output <tt>ex_i_ahb_AHB_Slave_RAM_hsel</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_RAM/hsel} {output <tt>ex_i_ahb_AHB_Slave_RAM_hsize</tt> {2 : 0} ex_i_ahb_AHB_Slave_RAM/hsize} {output <tt>ex_i_ahb_AHB_Slave_RAM_htrans</tt> {1 : 0} ex_i_ahb_AHB_Slave_RAM/htrans} {output <tt>ex_i_ahb_AHB_Slave_RAM_hwdata</tt> {31 : 0} ex_i_ahb_AHB_Slave_RAM/hwdata} {output <tt>ex_i_ahb_AHB_Slave_RAM_hwrite</tt> {<I>single bit</I>} ex_i_ahb_AHB_Slave_RAM/hwrite} {input <tt>HCLK_hclk</tt> {<I>single bit</I>} HCLK/hclk} {input <tt>HRESETn_hresetn</tt> {<I>single bit</I>} HRESETn/hresetn} {input <tt>PCLK_pclk</tt> {<I>single bit</I>} PCLK/pclk} {input <tt>PRESETn_presetn</tt> {<I>single bit</I>} PRESETn/presetn}} statusColor green}
