var pairs =
{
"following":{"port":1,"table":1}
,"port":{"descriptions":1,"description":1,"name":1}
,"descriptions":{"verilog":1,"pmi_distributed_rom":1}
,"verilog":{"vhdl":1,"pmi_distributed_rom":1}
,"vhdl":{"definitions":1,"pmi_distributed_rom":1}
,"definitions":{"parameter":1}
,"parameter":{"descriptions":1,"pmi_addr_depth":1,"pmi_addr_width":1,"pmi_data_width":1,"pmi_regmode":1,"pmi_init_file":1,"pmi_init_file_format":1,"pmi_family":1,"module_type":1,"names":1,"name":1}
,"input":{"output":1,"pmi_addr_width-1":1,"outclock":1,"outclocken":1,"reset":1}
,"size":{"buses":1}
,"pmi_distributed_rom":{"definition":1,"module":1}
,"module":{"pmi_distributed_rom":1,"parameters":1}
,"pmi_regmode":{"reg":1,"string":1}
,"pmi_init_file":{"none":1,"string":1}
,"pmi_init_file_format":{"binary":1,"string":1}
,"module_type":{"pmi_distributed_rom":1,"string":1}
,"pmi_addr_width-1":{"address":1,"downto":1}
,"output":{"pmi_data_width-1":1}
,"pmi_data_width-1":{"synthesis":1,"downto":1}
,"synthesis":{"syn_black_box":1}
,"endmodule":{"pmi_distributed_rom":1}
,"component":{"pmi_distributed_rom":1}
,"pmi_addr_depth":{"integer":1}
,"pmi_addr_width":{"integer":1}
,"pmi_data_width":{"integer":1}
,"string":{"reg":1,"none":1,"binary":1,"pmi_distributed_rom":1}
,"pmi_family":{"string":1}
,"address":{"std_logic_vector":1}
,"std_logic_vector":{"pmi_addr_width-1":1,"pmi_data_width-1":1}
,"outclock":{"std_logic":1}
,"outclocken":{"std_logic":1}
,"reset":{"std_logic":1}
,"end":{"component":1}
,"names":{"values":1}
,"table":{"contains":1}
,"contains":{"pmi_distributed_rom":1}
,"parameters":{"acceptable":1}
,"acceptable":{"values":1}
,"values":{"default":1}
,"default":{"value":1}
,"reg":{"noreg":1}
,"binary":{"hex":1}
,"ecp":{"ecp2":1}
,"ecp2":{"ecp2m":1}
,"ecp2m":{"ecp3":1}
,"ecp3":{"ecp5u":1}
,"ecp5u":{"ecp5um":1}
,"ecp5um":{"scm":1}
,"scm":{"xp2":1}
,"xp2":{"xo2":1}
,"xo2":{"xo3l":1}
,"xo3l":{"lptm":1}
,"pmi":{"ipexpress":1}
,"using":{"pmi":1}
}
;Search.control.loadWordPairs(pairs);
