 Here is the Verilog code for a NOT gate:

```verilog
module TopModule (
  input wire in,
  output wire out
);

assign out = !in;

endmodule
```