# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 17:09:02 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
add wave -position end sim:/testbench1/duttop/*
run
add wave -position end sim:/testbench1/#ALWAYS#14/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 18:59:05 on Sep 23,2024, Elapsed time: 1:50:03
# Errors: 0, Warnings: 1
vsim -gui work.testbench2
# vsim -gui work.testbench2 
# Start time: 18:59:23 on Sep 23,2024
# Refreshing C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/lab3_QuestaSim1/work.testbench2
# ** Error (suppressible): (vlog-12110) The -novopt option has no effect on this product. -novopt option is now deprecated and will be removed in future releases.
# ** Error: vlog failed.
# subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/lab3_QuestaSim1/work.testbench2'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 18:59:23 on Sep 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 18:59:51 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
add wave -position end sim:/testbench1/duttop/*
add wave -position end sim:/testbench1/#INITIAL#30/*
run
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
quit -sim
# End time: 23:22:20 on Sep 23,2024, Elapsed time: 4:22:29
# Errors: 0, Warnings: 3
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:22:37 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# ** Error: (vsim-3033) Instantiation of 'HSOSC' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/duttop/MOD3 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv Line: 11
#         Searched libraries:
#             C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/lab3_QuestaSim1/work
# Loading work.debouncer
# Error loading design
# End time: 23:22:38 on Sep 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:23:31 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/duttop/*
run
add wave -position end sim:/testbench1/#ALWAYS#14/*
quit -sim
vsim -gui work.testbench1
# End time: 23:24:21 on Sep 23,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim -gui work.testbench1 
# Start time: 23:24:21 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.SystemVerilog
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/duttop/*
add wave -position end sim:/testbench1/#ALWAYS#14/*
add wave -position end sim:/testbench1/#INITIAL#24/*
add wave -position end sim:/testbench1/#INITIAL#30/*
run
quit -sim
# End time: 23:27:16 on Sep 23,2024, Elapsed time: 0:02:55
# Errors: 0, Warnings: 1
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:27:47 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/duttop/*
add wave -position end sim:/testbench1/#ALWAYS#14/*
run
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 23:29:18 on Sep 23,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 1
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:29:28 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/duttop/*
add wave -position end sim:/testbench1/#ALWAYS#14/*
run
quit -sim
# End time: 23:30:16 on Sep 23,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:30:27 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/duttop/*
quit -sim
# End time: 23:30:58 on Sep 23,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:31:26 on Sep 23,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/#ALWAYS#14/*
run
quit -sim
# End time: 23:31:48 on Sep 23,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
# Load canceled
vsim -gui work.syncronizer
# vsim -gui work.syncronizer 
# Start time: 23:33:51 on Sep 23,2024
# Loading sv_std.std
# Loading work.syncronizer
add wave -position end sim:/syncronizer/*
force syncronizer.reset 1'b1
run 10
force syncronizer.reset 1'b0
run 10
force syncronizer.col 4'b0001
run 10
force syncronizer.reset 1'b1
run 1000
quit -sim
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
# End time: 23:36:22 on Sep 23,2024, Elapsed time: 0:02:31
# Errors: 0, Warnings: 2
vsim -gui work.syncronizer
# vsim -gui work.syncronizer 
# Start time: 23:36:28 on Sep 23,2024
# Loading sv_std.std
# Loading work.syncronizer
force syncronizer.reset 1'b1
force syncronizer.col 4'b0001
run 10
add wave -position end sim:/syncronizer/*
restart -f
force syncronizer.col 4'b0001
force syncronizer.reset 1'b1
run 10
# GetModuleFileName: The specified module could not be found.
# 
# 
force syncronizer.reset 1'b0
run 10
run 100
force syncronizer.reset 1'b1
run 100
run 100
run 100
run 100
quit -sim
# End time: 23:38:39 on Sep 23,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 1
# Compile of button_decoder_bounce.sv failed with 2 errors.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.seven_seg_decoder
# vsim -gui work.seven_seg_decoder 
# Start time: 23:39:54 on Sep 23,2024
# Loading sv_std.std
# Loading work.seven_seg_decoder
add wave -position end sim:/seven_seg_decoder/*
add wave -position end sim:/seven_seg_decoder/#ALWAYS#6/*
quit -sim
# End time: 23:40:39 on Sep 23,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 3
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.button_decoder_bounce
# vsim -gui work.button_decoder_bounce 
# Start time: 23:40:52 on Sep 23,2024
# Loading sv_std.std
# Loading work.button_decoder_bounce
add wave -position end sim:/button_decoder_bounce/*
add wave -position end sim:/button_decoder_bounce/#ALWAYS#13/*
quit -sim
# End time: 23:41:42 on Sep 23,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv failed with 1 errors.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 17:11:10 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/#ALWAYS#14/*
run 2000
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'MOD4'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'clk'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'col_sync'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
# ** Warning: (vsim-3722) C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv(52): [TFMPC] - Missing connection for port 'debounce'.
run 2000
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position end sim:/testbench1/dut/MOD4/*
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
restart -f
run 2000
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run 3000
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:16:05 on Sep 24,2024, Elapsed time: 0:04:55
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 17:16:17 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/MOD4/*
run 3000
add wave -position end sim:/testbench1/dut/MOD3/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 3000
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
vsim -gui work.testbench1
# End time: 17:17:36 on Sep 24,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 1
# vsim -gui work.testbench1 
# Start time: 17:17:36 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
add wave -position end sim:/testbench1/dut/MOD2/*
add wave -position end sim:/testbench1/dut/MOD3/*
add wave -position end sim:/testbench1/dut/MOD4/*
run 3000
quit -sim
# End time: 17:19:39 on Sep 24,2024, Elapsed time: 0:02:03
# Errors: 0, Warnings: 1
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 17:21:21 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
add wave -position end sim:/testbench1/dut/MOD2/*
add wave -position end sim:/testbench1/dut/MOD3/*
add wave -position end sim:/testbench1/dut/MOD4/*
run 3000
quit -sim
# End time: 17:26:47 on Sep 24,2024, Elapsed time: 0:05:26
# Errors: 0, Warnings: 2
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 17:26:52 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/MOD3/*
add wave -position end sim:/testbench1/dut/MOD1/*
run 3000
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
run 4000
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:47:12 on Sep 24,2024, Elapsed time: 0:20:20
# Errors: 0, Warnings: 1
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 17:47:30 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/MOD3/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
# Compile of button_decoder_bounce.sv failed with 1 errors.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
run 4000
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 21:56:44 on Sep 24,2024, Elapsed time: 4:09:14
# Errors: 0, Warnings: 1
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 21:56:53 on Sep 24,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
add wave -position end sim:/testbench1/dut/MOD2/*
add wave -position end sim:/testbench1/dut/MOD3/*
add wave -position end sim:/testbench1/dut/MOD4/*
run 4000
quit -sim
# End time: 13:30:03 on Sep 25,2024, Elapsed time: 15:33:10
# Errors: 0, Warnings: 1
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 13:30:42 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
run
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# Load canceled
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position end sim:/testbench1/dut/MOD3/*
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
quit -sim
vsim -gui work.testbench1
# End time: 13:36:30 on Sep 25,2024, Elapsed time: 0:05:48
# Errors: 0, Warnings: 1
# vsim -gui work.testbench1 
# Start time: 13:36:30 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD3/*
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# A bookmark named "bookmark0" has been added for window "Source5"
# A bookmark named "bookmark0" has been added for window "Source5"
# A bookmark named "bookmark1" has been added for window "Source5"
# A bookmark named "bookmark2" has been added for window "Source5"
# A bookmark named "bookmark3" has been added for window "Source5"
# A bookmark named "bookmark4" has been added for window "Source2"
# A bookmark named "bookmark5" has been added for window "Source2"
run -over
run -step
restart -f
add wave -position end sim:/testbench1/dut/MOD1/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# End time: 13:59:42 on Sep 25,2024, Elapsed time: 0:23:12
# Errors: 0, Warnings: 2
# vsim -gui work.testbench1 
# Start time: 13:59:42 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
restart -f
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
# End time: 20:43:40 on Sep 25,2024, Elapsed time: 6:43:58
# Errors: 0, Warnings: 3
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 20:44:35 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (5) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (5) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
add wave -position end sim:/testbench1/dut/*
run
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# End time: 20:58:04 on Sep 25,2024, Elapsed time: 0:13:29
# Errors: 0, Warnings: 4
# vsim -gui work.testbench1 
# Start time: 20:58:04 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/*
add wave -position end sim:/testbench1/dut/*
# Load canceled
run
quit -sim
# End time: 21:03:24 on Sep 25,2024, Elapsed time: 0:05:20
# Errors: 0, Warnings: 1
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 21:05:57 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
run
restart -f
add wave -position end sim:/testbench1/dut/MOD1/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
# End time: 21:12:46 on Sep 25,2024, Elapsed time: 0:06:49
# Errors: 0, Warnings: 3
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 21:12:52 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 21:54:46 on Sep 25,2024, Elapsed time: 0:41:54
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv was successful.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 21:54:54 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD1 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
quit -sim
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# End time: 22:26:56 on Sep 25,2024, Elapsed time: 0:32:02
# Errors: 0, Warnings: 6
# vsim -gui work.testbench1 
# Start time: 22:26:56 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
vsim -gui work.testbench1
# End time: 22:37:48 on Sep 25,2024, Elapsed time: 0:10:52
# Errors: 0, Warnings: 3
# vsim -gui work.testbench1 
# Start time: 22:37:48 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
quit -sim
# End time: 22:42:40 on Sep 25,2024, Elapsed time: 0:04:52
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv failed with 1 errors.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of button_decoder_bounce.sv failed with 1 errors.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of button_decoder_bounce.sv failed with 1 errors.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 22:49:32 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
# Loading work.debouncer
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'debounce'. The port definition is at: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv(5).
#    Time: 0 ns  Iteration: 0  Instance: /testbench1/dut/MOD4 File: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv Line: 52
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
quit -sim
# End time: 23:00:19 on Sep 25,2024, Elapsed time: 0:10:47
# Errors: 0, Warnings: 6
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:00:50 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
quit -sim
# End time: 23:27:47 on Sep 25,2024, Elapsed time: 0:26:57
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:27:57 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
quit -sim
# End time: 23:42:37 on Sep 25,2024, Elapsed time: 0:14:40
# Errors: 0, Warnings: 2
# Compile of button_decoder_bounce.sv was successful with warnings.
# Compile of seven_seg_decoder.sv was successful.
# Compile of syncronizer.sv was successful.
# Compile of SystemVerilog.sv was successful.
# Compile of testbench1.sv was successful.
# Compile of debouncer.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench1
# vsim -gui work.testbench1 
# Start time: 23:42:52 on Sep 25,2024
# Loading sv_std.std
# Loading work.testbench1
# Loading work.top
# Loading work.button_decoder_bounce
# Loading work.seven_seg_decoder
# Loading work.syncronizer
add wave -position end sim:/testbench1/dut/*
add wave -position end sim:/testbench1/dut/MOD1/*
run
