Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Jul 20 08:38:20 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[38]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[42]:D
  Delay (ns):              0.197
  Slack (ns):              0.030
  Arrival (ns):            5.858
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 2
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[16]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[16]:D
  Delay (ns):              0.301
  Slack (ns):              0.031
  Arrival (ns):            8.800
  Required (ns):           8.769
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][104]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[0]:D
  Delay (ns):              0.308
  Slack (ns):              0.039
  Arrival (ns):            8.038
  Required (ns):           7.999
  Operating Conditions: slow_lv_lt

Path 4
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[41]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[45]:D
  Delay (ns):              0.207
  Slack (ns):              0.040
  Arrival (ns):            5.868
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 5
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[36]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[40]:D
  Delay (ns):              0.211
  Slack (ns):              0.044
  Arrival (ns):            5.872
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[39]:D
  Delay (ns):              0.205
  Slack (ns):              0.045
  Arrival (ns):            5.865
  Required (ns):           5.820
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[28]:D
  Delay (ns):              0.210
  Slack (ns):              0.048
  Arrival (ns):            5.870
  Required (ns):           5.822
  Operating Conditions: fast_hv_lt

Path 8
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[34]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[38]:D
  Delay (ns):              0.215
  Slack (ns):              0.048
  Arrival (ns):            5.876
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 9
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[31]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[31]:D
  Delay (ns):              0.214
  Slack (ns):              0.048
  Arrival (ns):            5.882
  Required (ns):           5.834
  Operating Conditions: fast_hv_lt

Path 10
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[2]:D
  Delay (ns):              0.288
  Slack (ns):              0.060
  Arrival (ns):            8.778
  Required (ns):           8.718
  Operating Conditions: slow_lv_ht

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[7]:D
  Delay (ns):              0.288
  Slack (ns):              0.063
  Arrival (ns):            8.799
  Required (ns):           8.736
  Operating Conditions: slow_lv_ht

Path 12
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[41]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[45]:D
  Delay (ns):              0.234
  Slack (ns):              0.067
  Arrival (ns):            5.895
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][158]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WRDATA_EN_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.813
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[8].data_shifter[8][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[7].data_shifter[7][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.829
  Required (ns):           5.759
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[7]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.813
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[30]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[30]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.811
  Required (ns):           5.741
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.798
  Required (ns):           5.728
  Operating Conditions: fast_hv_lt

Path 18
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[36]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[40]:D
  Delay (ns):              0.237
  Slack (ns):              0.070
  Arrival (ns):            5.898
  Required (ns):           5.828
  Operating Conditions: fast_hv_lt

Path 19
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[21]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[21]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.813
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 20
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[6]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][6]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.816
  Required (ns):           5.746
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.820
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_220/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][151]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.814
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[38].data_shifter[38][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[37].data_shifter[37][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.831
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.828
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_0_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_1_[3]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.826
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[18]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.815
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 27
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[7]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[19]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.815
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][93]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.819
  Required (ns):           5.746
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[32].data_shifter[32][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            5.823
  Required (ns):           5.750
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[10].data_shifter[10][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[9].data_shifter[9][0]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.826
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[38]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[38]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.839
  Required (ns):           5.766
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p0_r1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P3_OUT:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.816
  Required (ns):           5.742
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.826
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[35].data_shifter[35][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.825
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[14]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.817
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[13]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[13]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.817
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[123]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.812
  Required (ns):           5.738
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.792
  Required (ns):           5.718
  Operating Conditions: fast_hv_lt

Path 39
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[5]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][5]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.818
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 40
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][3]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.819
  Required (ns):           5.745
  Operating Conditions: fast_hv_lt

Path 41
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveAID[4]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[67]:D
  Delay (ns):              0.227
  Slack (ns):              0.074
  Arrival (ns):            5.886
  Required (ns):           5.812
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.828
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.824
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.832
  Required (ns):           5.757
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_227/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][121]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.826
  Required (ns):           5.751
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.828
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[42]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[42]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.831
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.148
  Slack (ns):              0.075
  Arrival (ns):            5.823
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[28]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.816
  Required (ns):           5.741
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.793
  Required (ns):           5.718
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            5.808
  Required (ns):           5.733
  Operating Conditions: fast_hv_lt

Path 52
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/lnk_m_cs[14]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/lnk_m_cs[15]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            1.974
  Required (ns):           1.899
  Operating Conditions: fast_hv_lt

Path 53
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.819
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 54
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[16]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[6]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.830
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 55
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[40]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[6]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.823
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/dfi_rddata_postdbi_r[118]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/l_rd_data_to_mp_r[118]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.812
  Required (ns):           5.736
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.819
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P3_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.820
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p2_po_r2[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][158]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.818
  Required (ns):           5.742
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/rd_cmd_sh[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/rd_cmd_sh[2]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            5.816
  Required (ns):           5.740
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[35].data_shifter[35][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[34].data_shifter[34][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.836
  Required (ns):           5.760
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[19].data_shifter[19][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[18].data_shifter[18][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.829
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[113]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[113]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.825
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[107]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[107]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.825
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[81]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[81]:D
  Delay (ns):              0.154
  Slack (ns):              0.076
  Arrival (ns):            5.824
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.806
  Required (ns):           5.730
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.805
  Required (ns):           5.729
  Operating Conditions: fast_hv_lt

Path 68
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[11]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[10]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            1.961
  Required (ns):           1.885
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cke_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P0_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.820
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P1_OUT[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.825
  Required (ns):           5.748
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P1_OUT[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.826
  Required (ns):           5.749
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.831
  Required (ns):           5.754
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.830
  Required (ns):           5.753
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[5]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.833
  Required (ns):           5.756
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[5]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][77]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.811
  Required (ns):           5.734
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][86]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.791
  Required (ns):           5.714
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p2_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p2_po_r2[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.808
  Required (ns):           5.731
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[38].data_shifter[38][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[37].data_shifter[37][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            5.827
  Required (ns):           5.750
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[6]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            5.829
  Required (ns):           5.752
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[12]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.813
  Required (ns):           5.736
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_98/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_98/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.841
  Required (ns):           5.764
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[70]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.809
  Required (ns):           5.732
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[100]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.796
  Required (ns):           5.719
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.795
  Required (ns):           5.718
  Operating Conditions: fast_hv_lt

Path 85
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[29]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][5]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.821
  Required (ns):           5.744
  Operating Conditions: fast_hv_lt

Path 86
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[17]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.823
  Required (ns):           5.746
  Operating Conditions: fast_hv_lt

Path 87
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.812
  Required (ns):           5.735
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[29]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.846
  Required (ns):           5.768
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[25]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[25]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.816
  Required (ns):           5.738
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[20]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.806
  Required (ns):           5.728
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/din_gray_r[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_97/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.842
  Required (ns):           5.764
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/din_gray_r[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_37/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.807
  Required (ns):           5.729
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_35/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_35/s1:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.833
  Required (ns):           5.755
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[65]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[65]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            5.798
  Required (ns):           5.720
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            5.809
  Required (ns):           5.731
  Operating Conditions: fast_hv_lt

Path 96
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[42]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[46]:D
  Delay (ns):              0.239
  Slack (ns):              0.078
  Arrival (ns):            5.900
  Required (ns):           5.822
  Operating Conditions: fast_hv_lt

Path 97
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[41]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            5.818
  Required (ns):           5.740
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][2]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.821
  Required (ns):           5.743
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset_f1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.801
  Required (ns):           5.723
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[36]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.815
  Required (ns):           5.737
  Operating Conditions: fast_hv_lt

