// Seed: 1385578204
module module_0 (
    id_1
);
  inout wire id_1;
  id_2(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(1'b0),
      .id_3(),
      .id_4(1'b0),
      .id_5(1),
      .id_6(id_1),
      .id_7(1),
      .id_8(id_4),
      .id_9(1),
      .id_10(1),
      .id_11(id_4),
      .id_12(1)
  );
  assign id_4 = id_2;
  id_5 :
  assert property (@(1) id_3)
  else;
endmodule
module module_1 (
    input tri1 id_0
);
  assign id_2 = 1 - 1;
  module_0(
      id_2
  );
endmodule
