

================================================================
== Vitis HLS Report for 'B_IO_L3_in_x1'
================================================================
* Date:           Sun Sep 18 13:54:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49154|    49154|  0.164 ms|  0.164 ms|  49154|  49154|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L3_in_x1_loop_1_B_IO_L3_in_x1_loop_2_B_IO_L3_in_x1_loop_3  |    49152|    49152|        17|         16|         16|  3072|       yes|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_local_out, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_local_out, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_in, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln15090 = br void" [./dut.cpp:15090]   --->   Operation 23 'br' 'br_ln15090' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i12 0, void, i12 %add_ln890_215, void %.loopexit"   --->   Operation 24 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_254, void %.loopexit"   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %select_ln890, void %.loopexit"   --->   Operation 26 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_65, void %.loopexit"   --->   Operation 27 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.74ns)   --->   "%add_ln890_215 = add i12 %indvar_flatten29, i12 1"   --->   Operation 28 'add' 'add_ln890_215' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%add_i_i35_cast = sub i6 41, i6 %p_shl"   --->   Operation 30 'sub' 'add_i_i35_cast' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln886_2 = icmp_eq  i6 %add_i_i35_cast, i6 1"   --->   Operation 31 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln886_3 = icmp_ult  i6 %add_i_i35_cast, i6 3"   --->   Operation 32 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_i_i35_cast, i32 2, i32 5"   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln886_16 = icmp_eq  i4 %tmp, i4 0"   --->   Operation 34 'icmp' 'icmp_ln886_16' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%icmp_ln886_5 = icmp_ult  i6 %add_i_i35_cast, i6 5"   --->   Operation 35 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln886_6 = icmp_ult  i6 %add_i_i35_cast, i6 6"   --->   Operation 36 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln886_7 = icmp_ult  i6 %add_i_i35_cast, i6 7"   --->   Operation 37 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten29, i12 3072"   --->   Operation 38 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split9, void"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln89041 = icmp_eq  i11 %indvar_flatten, i11 768"   --->   Operation 40 'icmp' 'icmp_ln89041' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln15090 = select i1 %icmp_ln89041, i3 0, i3 %c1_V" [./dut.cpp:15090]   --->   Operation 41 'select' 'select_ln15090' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln15090 = xor i1 %icmp_ln89041, i1 1" [./dut.cpp:15090]   --->   Operation 42 'xor' 'xor_ln15090' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.58ns)   --->   "%icmp_ln15092 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:15092]   --->   Operation 43 'icmp' 'icmp_ln15092' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln15090_6 = and i1 %icmp_ln15092, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 44 'and' 'and_ln15090_6' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_1213 = add i8 %c2_V, i8 1"   --->   Operation 45 'add' 'add_ln691_1213' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node c2_V_65)   --->   "%or_ln691 = or i1 %and_ln15090_6, i1 %icmp_ln89041"   --->   Operation 46 'or' 'or_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_65 = select i1 %or_ln691, i8 1, i8 %add_ln691_1213"   --->   Operation 47 'select' 'c2_V_65' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 48 'add' 'add_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln890_254 = select i1 %icmp_ln89041, i11 1, i11 %add_ln890"   --->   Operation 49 'select' 'select_ln890_254' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln15091)   --->   "%and_ln15090 = and i1 %icmp_ln886_2, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 51 'and' 'and_ln15090' <Predicate = (!icmp_ln890 & !and_ln15090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln15091_1)   --->   "%and_ln15090_1 = and i1 %icmp_ln886_3, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 52 'and' 'and_ln15090_1' <Predicate = (!icmp_ln890 & !and_ln15090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln15091_2)   --->   "%and_ln15090_2 = and i1 %icmp_ln886_16, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 53 'and' 'and_ln15090_2' <Predicate = (!icmp_ln890 & !and_ln15090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln15091_3)   --->   "%and_ln15090_3 = and i1 %icmp_ln886_5, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 54 'and' 'and_ln15090_3' <Predicate = (!icmp_ln890 & !and_ln15090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln15091_4)   --->   "%and_ln15090_4 = and i1 %icmp_ln886_6, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 55 'and' 'and_ln15090_4' <Predicate = (!icmp_ln890 & !and_ln15090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln15091_5)   --->   "%and_ln15090_5 = and i1 %icmp_ln886_7, i1 %xor_ln15090" [./dut.cpp:15090]   --->   Operation 56 'and' 'and_ln15090_5' <Predicate = (!icmp_ln890 & !and_ln15090_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln15090, i3 1"   --->   Operation 57 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln691, i3 0"   --->   Operation 58 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.70ns)   --->   "%add_i_i35_cast_mid1 = sub i6 41, i6 %p_shl_mid1"   --->   Operation 59 'sub' 'add_i_i35_cast_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_eq  i6 %add_i_i35_cast_mid1, i6 1"   --->   Operation 60 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15091 = select i1 %and_ln15090_6, i1 %icmp_ln886, i1 %and_ln15090" [./dut.cpp:15091]   --->   Operation 61 'select' 'select_ln15091' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln886_15 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 3"   --->   Operation 62 'icmp' 'icmp_ln886_15' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15091_1 = select i1 %and_ln15090_6, i1 %icmp_ln886_15, i1 %and_ln15090_1" [./dut.cpp:15091]   --->   Operation 63 'select' 'select_ln15091_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_722 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_i_i35_cast_mid1, i32 2, i32 5"   --->   Operation 64 'partselect' 'tmp_722' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.65ns)   --->   "%icmp_ln886_20 = icmp_eq  i4 %tmp_722, i4 0"   --->   Operation 65 'icmp' 'icmp_ln886_20' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15091_2 = select i1 %and_ln15090_6, i1 %icmp_ln886_20, i1 %and_ln15090_2" [./dut.cpp:15091]   --->   Operation 66 'select' 'select_ln15091_2' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln886_17 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 5"   --->   Operation 67 'icmp' 'icmp_ln886_17' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15091_3 = select i1 %and_ln15090_6, i1 %icmp_ln886_17, i1 %and_ln15090_3" [./dut.cpp:15091]   --->   Operation 68 'select' 'select_ln15091_3' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.61ns)   --->   "%icmp_ln886_18 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 6"   --->   Operation 69 'icmp' 'icmp_ln886_18' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15091_4 = select i1 %and_ln15090_6, i1 %icmp_ln886_18, i1 %and_ln15090_4" [./dut.cpp:15091]   --->   Operation 70 'select' 'select_ln15091_4' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln886_19 = icmp_ult  i6 %add_i_i35_cast_mid1, i6 7"   --->   Operation 71 'icmp' 'icmp_ln886_19' <Predicate = (!icmp_ln890 & and_ln15090_6)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15091_5 = select i1 %and_ln15090_6, i1 %icmp_ln886_19, i1 %and_ln15090_5" [./dut.cpp:15091]   --->   Operation 72 'select' 'select_ln15091_5' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %and_ln15090_6, i3 %add_ln691, i3 %select_ln15090"   --->   Operation 73 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.21ns)   --->   "%fifo_B_in_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'fifo_B_in_read' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %select_ln15091, void %.preheader.preheader.2, void %.loopexit" [./dut.cpp:15096]   --->   Operation 76 'br' 'br_ln15096' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %select_ln15091_1, void %.preheader.preheader.3, void %.loopexit" [./dut.cpp:15096]   --->   Operation 77 'br' 'br_ln15096' <Predicate = (!icmp_ln890 & !select_ln15091)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %select_ln15091_2, void %.preheader.preheader.4, void %.loopexit" [./dut.cpp:15096]   --->   Operation 78 'br' 'br_ln15096' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %select_ln15091_3, void %.preheader.preheader.5, void %.loopexit" [./dut.cpp:15096]   --->   Operation 79 'br' 'br_ln15096' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %select_ln15091_4, void %.preheader.preheader.6, void %.loopexit" [./dut.cpp:15096]   --->   Operation 80 'br' 'br_ln15096' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln15096 = br i1 %select_ln15091_5, void %.preheader.preheader.7, void %.loopexit" [./dut.cpp:15096]   --->   Operation 81 'br' 'br_ln15096' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 82 [1/1] (1.21ns)   --->   "%fifo_B_in_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'fifo_B_in_read_1' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 83 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 84 [1/1] (1.21ns)   --->   "%fifo_B_in_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'read' 'fifo_B_in_read_2' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 85 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L3_in_x1_loop_1_B_IO_L3_in_x1_loop_2_B_IO_L3_in_x1_loop_3_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L3_in_x1_loop_2_B_IO_L3_in_x1_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln15092 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:15092]   --->   Operation 89 'specpipeline' 'specpipeline_ln15092' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln15092 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1480" [./dut.cpp:15092]   --->   Operation 90 'specloopname' 'specloopname_ln15092' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.21ns)   --->   "%fifo_B_in_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'fifo_B_in_read_3' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 93 [1/1] (1.21ns)   --->   "%fifo_B_in_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'fifo_B_in_read_4' <Predicate = (!icmp_ln890 & !select_ln15091)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 94 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 95 [1/1] (1.21ns)   --->   "%fifo_B_in_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'fifo_B_in_read_5' <Predicate = (!icmp_ln890 & !select_ln15091)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 97 [1/1] (1.21ns)   --->   "%fifo_B_in_read_6 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fifo_B_in_read_6' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 99 [1/1] (1.21ns)   --->   "%fifo_B_in_read_7 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'fifo_B_in_read_7' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 100 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 101 [1/1] (1.21ns)   --->   "%fifo_B_in_read_8 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'fifo_B_in_read_8' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 103 [1/1] (1.21ns)   --->   "%fifo_B_in_read_9 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'fifo_B_in_read_9' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 104 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 105 [1/1] (1.21ns)   --->   "%fifo_B_in_read_10 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'fifo_B_in_read_10' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 106 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 107 [1/1] (1.21ns)   --->   "%fifo_B_in_read_11 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'fifo_B_in_read_11' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 109 [1/1] (1.21ns)   --->   "%fifo_B_in_read_12 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'fifo_B_in_read_12' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_15 : Operation 110 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_B_in_read_13 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_B_in_read_13' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_B_in_read_14 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_B_in_read_14' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4 & !select_ln15091_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_17 : Operation 114 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!icmp_ln890 & !select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4 & !select_ln15091_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_B_in_read_15 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_B_in_read_15' <Predicate = (!select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4 & !select_ln15091_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_18 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_local_out, i256 %fifo_B_in_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4 & !select_ln15091_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln15095 = br void %.loopexit" [./dut.cpp:15095]   --->   Operation 117 'br' 'br_ln15095' <Predicate = (!select_ln15091 & !select_ln15091_1 & !select_ln15091_2 & !select_ln15091_3 & !select_ln15091_4 & !select_ln15091_5)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln15113 = ret" [./dut.cpp:15113]   --->   Operation 118 'ret' 'ret_ln15113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_local_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000]
br_ln15090            (br               ) [ 01111111111111111110]
indvar_flatten29      (phi              ) [ 00111111111111111110]
indvar_flatten        (phi              ) [ 00111111111111111110]
c1_V                  (phi              ) [ 00101111111111111110]
c2_V                  (phi              ) [ 00111111111111111110]
add_ln890_215         (add              ) [ 01111111111111111110]
p_shl                 (bitconcatenate   ) [ 00000000000000000000]
add_i_i35_cast        (sub              ) [ 00000000000000000000]
icmp_ln886_2          (icmp             ) [ 00010000000000000000]
icmp_ln886_3          (icmp             ) [ 00010000000000000000]
tmp                   (partselect       ) [ 00000000000000000000]
icmp_ln886_16         (icmp             ) [ 00010000000000000000]
icmp_ln886_5          (icmp             ) [ 00010000000000000000]
icmp_ln886_6          (icmp             ) [ 00010000000000000000]
icmp_ln886_7          (icmp             ) [ 00010000000000000000]
icmp_ln890            (icmp             ) [ 00111111111111111110]
br_ln890              (br               ) [ 00000000000000000000]
icmp_ln89041          (icmp             ) [ 00000000000000000000]
select_ln15090        (select           ) [ 00010000000000000000]
xor_ln15090           (xor              ) [ 00010000000000000000]
icmp_ln15092          (icmp             ) [ 00000000000000000000]
and_ln15090_6         (and              ) [ 00010000000000000000]
add_ln691_1213        (add              ) [ 00000000000000000000]
or_ln691              (or               ) [ 00000000000000000000]
c2_V_65               (select           ) [ 01111111111111111110]
add_ln890             (add              ) [ 00000000000000000000]
select_ln890_254      (select           ) [ 01111111111111111110]
br_ln0                (br               ) [ 01111111111111111110]
and_ln15090           (and              ) [ 00000000000000000000]
and_ln15090_1         (and              ) [ 00000000000000000000]
and_ln15090_2         (and              ) [ 00000000000000000000]
and_ln15090_3         (and              ) [ 00000000000000000000]
and_ln15090_4         (and              ) [ 00000000000000000000]
and_ln15090_5         (and              ) [ 00000000000000000000]
add_ln691             (add              ) [ 00000000000000000000]
p_shl_mid1            (bitconcatenate   ) [ 00000000000000000000]
add_i_i35_cast_mid1   (sub              ) [ 00000000000000000000]
icmp_ln886            (icmp             ) [ 00000000000000000000]
select_ln15091        (select           ) [ 00111111111111111110]
icmp_ln886_15         (icmp             ) [ 00000000000000000000]
select_ln15091_1      (select           ) [ 00111111111111111110]
tmp_722               (partselect       ) [ 00000000000000000000]
icmp_ln886_20         (icmp             ) [ 00000000000000000000]
select_ln15091_2      (select           ) [ 00111111111111111110]
icmp_ln886_17         (icmp             ) [ 00000000000000000000]
select_ln15091_3      (select           ) [ 00111111111111111110]
icmp_ln886_18         (icmp             ) [ 00000000000000000000]
select_ln15091_4      (select           ) [ 00111111111111111110]
icmp_ln886_19         (icmp             ) [ 00000000000000000000]
select_ln15091_5      (select           ) [ 00101111111111111110]
select_ln890          (select           ) [ 01101111111111111110]
fifo_B_in_read        (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
br_ln15096            (br               ) [ 00000000000000000000]
br_ln15096            (br               ) [ 00000000000000000000]
br_ln15096            (br               ) [ 00000000000000000000]
br_ln15096            (br               ) [ 00000000000000000000]
br_ln15096            (br               ) [ 00000000000000000000]
br_ln15096            (br               ) [ 00000000000000000000]
fifo_B_in_read_1      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_2      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000]
specpipeline_ln15092  (specpipeline     ) [ 00000000000000000000]
specloopname_ln15092  (specloopname     ) [ 00000000000000000000]
fifo_B_in_read_3      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_4      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_5      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_6      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_7      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_8      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_9      (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_10     (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_11     (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_12     (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_13     (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_14     (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
fifo_B_in_read_15     (read             ) [ 00000000000000000000]
write_ln174           (write            ) [ 00000000000000000000]
br_ln15095            (br               ) [ 00000000000000000000]
ret_ln15113           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_local_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_local_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in_x1_loop_1_B_IO_L3_in_x1_loop_2_B_IO_L3_in_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in_x1_loop_2_B_IO_L3_in_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1480"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="256" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="0"/>
<pin id="89" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_B_in_read/3 fifo_B_in_read_1/4 fifo_B_in_read_2/5 fifo_B_in_read_3/6 fifo_B_in_read_4/7 fifo_B_in_read_5/8 fifo_B_in_read_6/9 fifo_B_in_read_7/10 fifo_B_in_read_8/11 fifo_B_in_read_9/12 fifo_B_in_read_10/13 fifo_B_in_read_11/14 fifo_B_in_read_12/15 fifo_B_in_read_13/16 fifo_B_in_read_14/17 fifo_B_in_read_15/18 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="0"/>
<pin id="95" dir="0" index="2" bw="256" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 write_ln174/12 write_ln174/13 write_ln174/14 write_ln174/15 write_ln174/16 write_ln174/17 write_ln174/18 "/>
</bind>
</comp>

<comp id="100" class="1005" name="indvar_flatten29_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="1"/>
<pin id="102" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten29_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvar_flatten_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="c1_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="c1_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="3" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c2_V_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c2_V_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln890_215_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_215/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_shl_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_i_i35_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i35_cast/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln886_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln886_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_3/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln886_16_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_16/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln886_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_5/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln886_6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_6/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln886_7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_7/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln890_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln89041_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89041/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln15090_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15090/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xor_ln15090_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15090/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln15092_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15092/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln15090_6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090_6/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln691_1213_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1213/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln691_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c2_V_65_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c2_V_65/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln890_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln890_254_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="11" slack="0"/>
<pin id="278" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_254/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln15090_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="1" slack="1"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln15090_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln15090_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="1"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090_2/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln15090_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="1"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090_3/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln15090_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="1" slack="1"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090_4/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln15090_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="1" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15090_5/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln691_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_shl_mid1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_i_i35_cast_mid1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i35_cast_mid1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln886_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln15091_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15091/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln886_15_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_15/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln15091_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15091_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_722_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="0" index="3" bw="4" slack="0"/>
<pin id="356" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_722/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln886_20_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_20/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln15091_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15091_2/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln886_17_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_17/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln15091_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15091_3/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln886_18_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_18/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln15091_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15091_4/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln886_19_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_19/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln15091_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15091_5/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln890_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="1"/>
<pin id="417" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="419" class="1005" name="add_ln890_215_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_215 "/>
</bind>
</comp>

<comp id="424" class="1005" name="icmp_ln886_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln886_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln886_16_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_16 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln886_5_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_5 "/>
</bind>
</comp>

<comp id="444" class="1005" name="icmp_ln886_6_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_6 "/>
</bind>
</comp>

<comp id="449" class="1005" name="icmp_ln886_7_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_7 "/>
</bind>
</comp>

<comp id="454" class="1005" name="icmp_ln890_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="458" class="1005" name="select_ln15090_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="1"/>
<pin id="460" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15090 "/>
</bind>
</comp>

<comp id="464" class="1005" name="xor_ln15090_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln15090 "/>
</bind>
</comp>

<comp id="474" class="1005" name="and_ln15090_6_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln15090_6 "/>
</bind>
</comp>

<comp id="485" class="1005" name="c2_V_65_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c2_V_65 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln890_254_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_254 "/>
</bind>
</comp>

<comp id="495" class="1005" name="select_ln15091_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="4"/>
<pin id="497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15091 "/>
</bind>
</comp>

<comp id="499" class="1005" name="select_ln15091_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="6"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15091_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="select_ln15091_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="8"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15091_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="select_ln15091_3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="10"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15091_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="select_ln15091_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="12"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15091_4 "/>
</bind>
</comp>

<comp id="515" class="1005" name="select_ln15091_5_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="14"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln15091_5 "/>
</bind>
</comp>

<comp id="519" class="1005" name="select_ln890_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="1"/>
<pin id="521" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="86" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="104" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="126" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="150" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="158" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="158" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="158" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="158" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="104" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="115" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="126" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="216" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="137" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="137" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="242" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="216" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="248" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="115" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="216" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="282" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="319" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="286" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="319" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="290" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="319" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="294" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="319" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="298" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="319" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="302" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="306" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="144" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="427"><net_src comp="164" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="432"><net_src comp="170" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="437"><net_src comp="186" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="442"><net_src comp="192" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="447"><net_src comp="198" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="452"><net_src comp="204" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="457"><net_src comp="210" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="222" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="467"><net_src comp="230" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="477"><net_src comp="242" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="488"><net_src comp="260" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="493"><net_src comp="274" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="498"><net_src comp="331" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="344" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="367" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="380" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="393" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="406" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="413" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_local_out | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: B_IO_L3_in_x1 : fifo_B_in | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  - Chain level:
	State 1
	State 2
		add_ln890_215 : 1
		p_shl : 1
		add_i_i35_cast : 2
		icmp_ln886_2 : 3
		icmp_ln886_3 : 3
		tmp : 3
		icmp_ln886_16 : 4
		icmp_ln886_5 : 3
		icmp_ln886_6 : 3
		icmp_ln886_7 : 3
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89041 : 1
		select_ln15090 : 2
		xor_ln15090 : 2
		icmp_ln15092 : 1
		and_ln15090_6 : 2
		add_ln691_1213 : 1
		or_ln691 : 2
		c2_V_65 : 2
		add_ln890 : 1
		select_ln890_254 : 2
	State 3
		p_shl_mid1 : 1
		add_i_i35_cast_mid1 : 2
		icmp_ln886 : 3
		select_ln15091 : 4
		icmp_ln886_15 : 3
		select_ln15091_1 : 4
		tmp_722 : 3
		icmp_ln886_20 : 4
		select_ln15091_2 : 5
		icmp_ln886_17 : 3
		select_ln15091_3 : 4
		icmp_ln886_18 : 3
		select_ln15091_4 : 4
		icmp_ln886_19 : 3
		select_ln15091_5 : 4
		select_ln890 : 1
		br_ln15096 : 5
		br_ln15096 : 5
		br_ln15096 : 6
		br_ln15096 : 5
		br_ln15096 : 5
		br_ln15096 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     icmp_ln886_2_fu_164    |    0    |    10   |
|          |     icmp_ln886_3_fu_170    |    0    |    10   |
|          |    icmp_ln886_16_fu_186    |    0    |    9    |
|          |     icmp_ln886_5_fu_192    |    0    |    10   |
|          |     icmp_ln886_6_fu_198    |    0    |    10   |
|          |     icmp_ln886_7_fu_204    |    0    |    10   |
|          |      icmp_ln890_fu_210     |    0    |    12   |
|   icmp   |     icmp_ln89041_fu_216    |    0    |    11   |
|          |     icmp_ln15092_fu_236    |    0    |    11   |
|          |      icmp_ln886_fu_325     |    0    |    10   |
|          |    icmp_ln886_15_fu_338    |    0    |    10   |
|          |    icmp_ln886_20_fu_361    |    0    |    9    |
|          |    icmp_ln886_17_fu_374    |    0    |    10   |
|          |    icmp_ln886_18_fu_387    |    0    |    10   |
|          |    icmp_ln886_19_fu_400    |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |    add_ln890_215_fu_144    |    0    |    19   |
|    add   |    add_ln691_1213_fu_248   |    0    |    15   |
|          |      add_ln890_fu_268      |    0    |    18   |
|          |      add_ln691_fu_306      |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |    select_ln15090_fu_222   |    0    |    3    |
|          |       c2_V_65_fu_260       |    0    |    8    |
|          |   select_ln890_254_fu_274  |    0    |    11   |
|          |    select_ln15091_fu_331   |    0    |    2    |
|  select  |   select_ln15091_1_fu_344  |    0    |    2    |
|          |   select_ln15091_2_fu_367  |    0    |    2    |
|          |   select_ln15091_3_fu_380  |    0    |    2    |
|          |   select_ln15091_4_fu_393  |    0    |    2    |
|          |   select_ln15091_5_fu_406  |    0    |    2    |
|          |     select_ln890_fu_413    |    0    |    3    |
|----------|----------------------------|---------|---------|
|    sub   |    add_i_i35_cast_fu_158   |    0    |    13   |
|          | add_i_i35_cast_mid1_fu_319 |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |    and_ln15090_6_fu_242    |    0    |    2    |
|          |     and_ln15090_fu_282     |    0    |    2    |
|          |    and_ln15090_1_fu_286    |    0    |    2    |
|    and   |    and_ln15090_2_fu_290    |    0    |    2    |
|          |    and_ln15090_3_fu_294    |    0    |    2    |
|          |    and_ln15090_4_fu_298    |    0    |    2    |
|          |    and_ln15090_5_fu_302    |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |     xor_ln15090_fu_230     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln691_fu_254      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |       grp_read_fu_86       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_92      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_shl_fu_150        |    0    |    0    |
|          |      p_shl_mid1_fu_311     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp_fu_176         |    0    |    0    |
|          |       tmp_722_fu_351       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   295   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln890_215_reg_419 |   12   |
|  and_ln15090_6_reg_474 |    1   |
|      c1_V_reg_122      |    3   |
|     c2_V_65_reg_485    |    8   |
|      c2_V_reg_133      |    8   |
|  icmp_ln886_16_reg_434 |    1   |
|  icmp_ln886_2_reg_424  |    1   |
|  icmp_ln886_3_reg_429  |    1   |
|  icmp_ln886_5_reg_439  |    1   |
|  icmp_ln886_6_reg_444  |    1   |
|  icmp_ln886_7_reg_449  |    1   |
|   icmp_ln890_reg_454   |    1   |
|indvar_flatten29_reg_100|   12   |
| indvar_flatten_reg_111 |   11   |
| select_ln15090_reg_458 |    3   |
|select_ln15091_1_reg_499|    1   |
|select_ln15091_2_reg_503|    1   |
|select_ln15091_3_reg_507|    1   |
|select_ln15091_4_reg_511|    1   |
|select_ln15091_5_reg_515|    1   |
| select_ln15091_reg_495 |    1   |
|select_ln890_254_reg_490|   11   |
|  select_ln890_reg_519  |    3   |
|   xor_ln15090_reg_464  |    1   |
+------------------------+--------+
|          Total         |   86   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   295  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   86   |    -   |
+-----------+--------+--------+
|   Total   |   86   |   295  |
+-----------+--------+--------+
