 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : mem_wb_reg
Version: D-2010.03-SP5
Date   : Tue Mar 15 20:43:27 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U25/ZN (AOI22_X1)                        0.09       0.15 r
  U24/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[8]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[8]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U49/ZN (AOI22_X1)                        0.09       0.15 r
  U48/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[79]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[79]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U45/ZN (AOI22_X1)                        0.09       0.15 r
  U44/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[80]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[80]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U41/ZN (AOI22_X1)                        0.09       0.15 r
  U40/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[82]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[82]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U37/ZN (AOI22_X1)                        0.09       0.15 r
  U36/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[84]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[84]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U33/ZN (AOI22_X1)                        0.09       0.15 r
  U32/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[86]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[86]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U29/ZN (AOI22_X1)                        0.09       0.15 r
  U28/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[88]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[88]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U23/ZN (AOI22_X1)                        0.09       0.15 r
  U22/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[90]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[90]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U21/ZN (AOI22_X1)                        0.09       0.15 r
  U20/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[91]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[91]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U19/ZN (AOI22_X1)                        0.09       0.15 r
  U18/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[92]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[92]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U17/ZN (AOI22_X1)                        0.09       0.15 r
  U16/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[93]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[93]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U15/ZN (AOI22_X1)                        0.09       0.15 r
  U14/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[94]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[94]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U13/ZN (AOI22_X1)                        0.09       0.15 r
  U12/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[95]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[95]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U11/ZN (AOI22_X1)                        0.09       0.15 r
  U10/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[96]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[96]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[97]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U9/ZN (AOI22_X1)                         0.09       0.15 r
  U8/ZN (INV_X1)                           0.03       0.17 f
  MEM_WB_REG/out_reg[97]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[97]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U7/ZN (AOI22_X1)                         0.09       0.15 r
  U6/ZN (INV_X1)                           0.03       0.17 f
  MEM_WB_REG/out_reg[98]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[98]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[99]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U5/ZN (AOI22_X1)                         0.09       0.15 r
  U4/ZN (INV_X1)                           0.03       0.17 f
  MEM_WB_REG/out_reg[99]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[99]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U359/ZN (AOI22_X1)                       0.09       0.15 r
  U358/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[0]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[0]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U179/ZN (AOI22_X1)                       0.09       0.15 r
  U178/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[1]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[1]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U157/ZN (AOI22_X1)                       0.09       0.15 r
  U156/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[2]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[2]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U135/ZN (AOI22_X1)                       0.09       0.15 r
  U134/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[3]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[3]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U113/ZN (AOI22_X1)                       0.09       0.15 r
  U112/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[4]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[4]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U91/ZN (AOI22_X1)                        0.09       0.15 r
  U90/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[5]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[5]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U69/ZN (AOI22_X1)                        0.09       0.15 r
  U68/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[6]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[6]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U47/ZN (AOI22_X1)                        0.09       0.15 r
  U46/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[7]/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[7]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U293/ZN (AOI22_X1)                       0.09       0.15 r
  U292/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[12]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[12]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U271/ZN (AOI22_X1)                       0.09       0.15 r
  U270/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[13]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[13]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U249/ZN (AOI22_X1)                       0.09       0.15 r
  U248/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[14]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[14]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U227/ZN (AOI22_X1)                       0.09       0.15 r
  U226/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[15]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[15]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U205/ZN (AOI22_X1)                       0.09       0.15 r
  U204/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[16]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[16]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U185/ZN (AOI22_X1)                       0.09       0.15 r
  U184/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[17]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[17]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U183/ZN (AOI22_X1)                       0.09       0.15 r
  U182/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[18]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[18]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U181/ZN (AOI22_X1)                       0.09       0.15 r
  U180/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[19]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[19]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U177/ZN (AOI22_X1)                       0.09       0.15 r
  U176/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[20]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[20]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U175/ZN (AOI22_X1)                       0.09       0.15 r
  U174/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[21]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[21]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U173/ZN (AOI22_X1)                       0.09       0.15 r
  U172/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[22]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[22]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U171/ZN (AOI22_X1)                       0.09       0.15 r
  U170/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[23]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[23]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U169/ZN (AOI22_X1)                       0.09       0.15 r
  U168/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[24]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[24]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U167/ZN (AOI22_X1)                       0.09       0.15 r
  U166/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[25]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[25]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U165/ZN (AOI22_X1)                       0.09       0.15 r
  U164/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[26]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[26]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U163/ZN (AOI22_X1)                       0.09       0.15 r
  U162/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[27]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[27]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U161/ZN (AOI22_X1)                       0.09       0.15 r
  U160/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[28]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[28]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U159/ZN (AOI22_X1)                       0.09       0.15 r
  U158/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[29]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[29]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U155/ZN (AOI22_X1)                       0.09       0.15 r
  U154/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[30]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[30]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U153/ZN (AOI22_X1)                       0.09       0.15 r
  U152/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[31]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[31]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U151/ZN (AOI22_X1)                       0.09       0.15 r
  U150/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[32]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[32]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U149/ZN (AOI22_X1)                       0.09       0.15 r
  U148/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[33]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[33]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U147/ZN (AOI22_X1)                       0.09       0.15 r
  U146/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[34]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[34]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U145/ZN (AOI22_X1)                       0.09       0.15 r
  U144/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[35]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[35]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U143/ZN (AOI22_X1)                       0.09       0.15 r
  U142/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[36]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[36]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U141/ZN (AOI22_X1)                       0.09       0.15 r
  U140/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[37]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[37]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U139/ZN (AOI22_X1)                       0.09       0.15 r
  U138/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[38]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[38]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U137/ZN (AOI22_X1)                       0.09       0.15 r
  U136/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[39]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[39]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U133/ZN (AOI22_X1)                       0.09       0.15 r
  U132/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[40]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[40]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U131/ZN (AOI22_X1)                       0.09       0.15 r
  U130/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[41]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[41]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U129/ZN (AOI22_X1)                       0.09       0.15 r
  U128/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[42]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[42]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U127/ZN (AOI22_X1)                       0.09       0.15 r
  U126/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[43]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[43]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U125/ZN (AOI22_X1)                       0.09       0.15 r
  U124/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[44]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[44]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U123/ZN (AOI22_X1)                       0.09       0.15 r
  U122/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[45]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[45]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U121/ZN (AOI22_X1)                       0.09       0.15 r
  U120/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[46]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[46]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U119/ZN (AOI22_X1)                       0.09       0.15 r
  U118/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[47]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[47]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U117/ZN (AOI22_X1)                       0.09       0.15 r
  U116/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[48]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[48]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U115/ZN (AOI22_X1)                       0.09       0.15 r
  U114/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[49]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[49]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U111/ZN (AOI22_X1)                       0.09       0.15 r
  U110/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[50]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[50]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U109/ZN (AOI22_X1)                       0.09       0.15 r
  U108/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[51]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[51]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U107/ZN (AOI22_X1)                       0.09       0.15 r
  U106/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[52]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[52]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U105/ZN (AOI22_X1)                       0.09       0.15 r
  U104/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[53]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[53]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U103/ZN (AOI22_X1)                       0.09       0.15 r
  U102/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[54]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[54]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U101/ZN (AOI22_X1)                       0.09       0.15 r
  U100/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[55]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[55]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U99/ZN (AOI22_X1)                        0.09       0.15 r
  U98/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[56]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[56]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U97/ZN (AOI22_X1)                        0.09       0.15 r
  U96/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[57]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[57]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U95/ZN (AOI22_X1)                        0.09       0.15 r
  U94/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[58]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[58]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U93/ZN (AOI22_X1)                        0.09       0.15 r
  U92/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[59]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[59]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U89/ZN (AOI22_X1)                        0.09       0.15 r
  U88/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[60]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[60]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U87/ZN (AOI22_X1)                        0.09       0.15 r
  U86/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[61]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[61]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U85/ZN (AOI22_X1)                        0.09       0.15 r
  U84/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[62]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[62]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U83/ZN (AOI22_X1)                        0.09       0.15 r
  U82/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[63]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[63]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U81/ZN (AOI22_X1)                        0.09       0.15 r
  U80/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[64]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[64]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U79/ZN (AOI22_X1)                        0.09       0.15 r
  U78/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[65]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[65]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U77/ZN (AOI22_X1)                        0.09       0.15 r
  U76/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[66]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[66]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U75/ZN (AOI22_X1)                        0.09       0.15 r
  U74/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[67]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[67]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U73/ZN (AOI22_X1)                        0.09       0.15 r
  U72/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[68]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[68]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U71/ZN (AOI22_X1)                        0.09       0.15 r
  U70/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[69]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[69]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U67/ZN (AOI22_X1)                        0.09       0.15 r
  U66/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[70]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[70]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U65/ZN (AOI22_X1)                        0.09       0.15 r
  U64/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[71]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[71]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U63/ZN (AOI22_X1)                        0.09       0.15 r
  U62/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[72]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[72]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U61/ZN (AOI22_X1)                        0.09       0.15 r
  U60/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[73]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[73]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U59/ZN (AOI22_X1)                        0.09       0.15 r
  U58/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[74]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[74]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U57/ZN (AOI22_X1)                        0.09       0.15 r
  U56/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[75]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[75]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U55/ZN (AOI22_X1)                        0.09       0.15 r
  U54/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[76]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[76]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U53/ZN (AOI22_X1)                        0.09       0.15 r
  U52/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[77]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[77]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U51/ZN (AOI22_X1)                        0.09       0.15 r
  U50/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[78]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[78]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U43/ZN (AOI22_X1)                        0.09       0.15 r
  U42/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[81]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[81]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U39/ZN (AOI22_X1)                        0.09       0.15 r
  U38/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[83]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[83]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U35/ZN (AOI22_X1)                        0.09       0.15 r
  U34/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[85]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[85]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U31/ZN (AOI22_X1)                        0.09       0.15 r
  U30/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[87]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[87]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U27/ZN (AOI22_X1)                        0.09       0.15 r
  U26/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG/out_reg[89]/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[89]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[101]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U355/ZN (AOI22_X1)                       0.09       0.15 r
  U354/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[101]/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[101]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[103]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U351/ZN (AOI22_X1)                       0.09       0.15 r
  U350/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[103]/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[103]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[105]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U347/ZN (AOI22_X1)                       0.09       0.15 r
  U346/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG/out_reg[105]/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[105]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: MEM_WB_REG/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[0]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[0]/Q (DFFR_X1)        0.18       0.18 f
  out[0] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  out[1] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[2]/Q (DFFR_X1)        0.18       0.18 f
  out[2] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[3]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[3]/Q (DFFR_X1)        0.18       0.18 f
  out[3] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[4]/Q (DFFR_X1)        0.18       0.18 f
  out[4] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[5]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[5]/Q (DFFR_X1)        0.18       0.18 f
  out[5] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[6]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[6]/Q (DFFR_X1)        0.18       0.18 f
  out[6] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[7]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[7]/Q (DFFR_X1)        0.18       0.18 f
  out[7] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[8]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[8]/Q (DFFR_X1)        0.18       0.18 f
  out[8] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[10]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[10]/Q (DFFR_X1)       0.18       0.18 f
  out[10] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[11]/Q (DFFR_X1)       0.18       0.18 f
  out[11] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[12]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[12]/Q (DFFR_X1)       0.18       0.18 f
  out[12] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[13]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[13]/Q (DFFR_X1)       0.18       0.18 f
  out[13] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[14]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[14]/Q (DFFR_X1)       0.18       0.18 f
  out[14] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[15]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[15]/Q (DFFR_X1)       0.18       0.18 f
  out[15] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[16]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[16]/Q (DFFR_X1)       0.18       0.18 f
  out[16] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[17]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[17]/Q (DFFR_X1)       0.18       0.18 f
  out[17] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[18]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[18]/Q (DFFR_X1)       0.18       0.18 f
  out[18] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[19]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[19]/Q (DFFR_X1)       0.18       0.18 f
  out[19] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[20]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[20]/Q (DFFR_X1)       0.18       0.18 f
  out[20] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[21]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[21]/Q (DFFR_X1)       0.18       0.18 f
  out[21] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[22]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[22]/Q (DFFR_X1)       0.18       0.18 f
  out[22] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[23]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[23]/Q (DFFR_X1)       0.18       0.18 f
  out[23] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[24]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[24]/Q (DFFR_X1)       0.18       0.18 f
  out[24] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[25]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[25]/Q (DFFR_X1)       0.18       0.18 f
  out[25] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[26]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[26]/Q (DFFR_X1)       0.18       0.18 f
  out[26] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[27]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[27]/Q (DFFR_X1)       0.18       0.18 f
  out[27] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[28]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[28]/Q (DFFR_X1)       0.18       0.18 f
  out[28] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[29]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[29]/Q (DFFR_X1)       0.18       0.18 f
  out[29] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[30]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[30]/Q (DFFR_X1)       0.18       0.18 f
  out[30] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[31]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[31]/Q (DFFR_X1)       0.18       0.18 f
  out[31] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[32] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[32]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[32]/Q (DFFR_X1)       0.18       0.18 f
  out[32] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[33] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[33]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[33]/Q (DFFR_X1)       0.18       0.18 f
  out[33] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[34] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[34]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[34]/Q (DFFR_X1)       0.18       0.18 f
  out[34] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[35] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[35]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[35]/Q (DFFR_X1)       0.18       0.18 f
  out[35] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[36] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[36]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[36]/Q (DFFR_X1)       0.18       0.18 f
  out[36] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[37] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[37]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[37]/Q (DFFR_X1)       0.18       0.18 f
  out[37] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[38] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[38]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[38]/Q (DFFR_X1)       0.18       0.18 f
  out[38] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[39] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[39]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[39]/Q (DFFR_X1)       0.18       0.18 f
  out[39] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[40] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[40]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[40]/Q (DFFR_X1)       0.18       0.18 f
  out[40] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[41] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[41]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[41]/Q (DFFR_X1)       0.18       0.18 f
  out[41] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[42]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[42] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[42]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[42]/Q (DFFR_X1)       0.18       0.18 f
  out[42] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[43] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[43]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[43]/Q (DFFR_X1)       0.18       0.18 f
  out[43] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[44] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[44]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[44]/Q (DFFR_X1)       0.18       0.18 f
  out[44] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[45] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[45]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[45]/Q (DFFR_X1)       0.18       0.18 f
  out[45] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[46] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[46]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[46]/Q (DFFR_X1)       0.18       0.18 f
  out[46] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[47] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[47]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[47]/Q (DFFR_X1)       0.18       0.18 f
  out[47] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[48] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[48]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[48]/Q (DFFR_X1)       0.18       0.18 f
  out[48] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[49] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[49]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[49]/Q (DFFR_X1)       0.18       0.18 f
  out[49] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[50] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[50]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[50]/Q (DFFR_X1)       0.18       0.18 f
  out[50] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[51] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[51]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[51]/Q (DFFR_X1)       0.18       0.18 f
  out[51] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[52] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[52]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[52]/Q (DFFR_X1)       0.18       0.18 f
  out[52] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[53] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[53]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[53]/Q (DFFR_X1)       0.18       0.18 f
  out[53] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[54]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[54] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[54]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[54]/Q (DFFR_X1)       0.18       0.18 f
  out[54] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[55]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[55] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[55]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[55]/Q (DFFR_X1)       0.18       0.18 f
  out[55] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[56]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[56] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[56]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[56]/Q (DFFR_X1)       0.18       0.18 f
  out[56] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[57] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[57]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[57]/Q (DFFR_X1)       0.18       0.18 f
  out[57] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[58] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[58]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[58]/Q (DFFR_X1)       0.18       0.18 f
  out[58] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[59] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[59]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[59]/Q (DFFR_X1)       0.18       0.18 f
  out[59] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[60] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[60]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[60]/Q (DFFR_X1)       0.18       0.18 f
  out[60] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[61]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[61] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[61]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[61]/Q (DFFR_X1)       0.18       0.18 f
  out[61] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[62] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[62]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[62]/Q (DFFR_X1)       0.18       0.18 f
  out[62] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[63] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[63]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[63]/Q (DFFR_X1)       0.18       0.18 f
  out[63] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[64]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[64] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[64]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[64]/Q (DFFR_X1)       0.18       0.18 f
  out[64] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[65]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[65] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[65]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[65]/Q (DFFR_X1)       0.18       0.18 f
  out[65] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[66]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[66] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[66]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[66]/Q (DFFR_X1)       0.18       0.18 f
  out[66] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[67]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[67]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[67]/Q (DFFR_X1)       0.18       0.18 f
  out[67] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[68] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[68]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[68]/Q (DFFR_X1)       0.18       0.18 f
  out[68] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[69]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[69]/Q (DFFR_X1)       0.18       0.18 f
  out[69] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[70] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[70]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[70]/Q (DFFR_X1)       0.18       0.18 f
  out[70] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[71]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[71]/Q (DFFR_X1)       0.18       0.18 f
  out[71] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[72] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[72]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[72]/Q (DFFR_X1)       0.18       0.18 f
  out[72] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[73]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[73]/Q (DFFR_X1)       0.18       0.18 f
  out[73] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[74] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[74]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[74]/Q (DFFR_X1)       0.18       0.18 f
  out[74] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[75]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[75]/Q (DFFR_X1)       0.18       0.18 f
  out[75] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[76] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[76]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[76]/Q (DFFR_X1)       0.18       0.18 f
  out[76] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[77]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[77]/Q (DFFR_X1)       0.18       0.18 f
  out[77] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[78] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[78]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[78]/Q (DFFR_X1)       0.18       0.18 f
  out[78] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[79]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[79]/Q (DFFR_X1)       0.18       0.18 f
  out[79] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[80] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[80]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[80]/Q (DFFR_X1)       0.18       0.18 f
  out[80] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[81]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[81]/Q (DFFR_X1)       0.18       0.18 f
  out[81] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[82] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[82]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[82]/Q (DFFR_X1)       0.18       0.18 f
  out[82] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[83]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[83]/Q (DFFR_X1)       0.18       0.18 f
  out[83] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[84] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[84]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[84]/Q (DFFR_X1)       0.18       0.18 f
  out[84] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[85]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[85]/Q (DFFR_X1)       0.18       0.18 f
  out[85] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[86] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[86]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[86]/Q (DFFR_X1)       0.18       0.18 f
  out[86] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[87]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[87]/Q (DFFR_X1)       0.18       0.18 f
  out[87] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[88] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[88]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[88]/Q (DFFR_X1)       0.18       0.18 f
  out[88] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[89] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[89]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[89]/Q (DFFR_X1)       0.18       0.18 f
  out[89] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[90] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[90]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[90]/Q (DFFR_X1)       0.18       0.18 f
  out[90] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[91] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[91]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[91]/Q (DFFR_X1)       0.18       0.18 f
  out[91] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[92] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[92]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[92]/Q (DFFR_X1)       0.18       0.18 f
  out[92] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[93] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[93]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[93]/Q (DFFR_X1)       0.18       0.18 f
  out[93] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[94] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[94]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[94]/Q (DFFR_X1)       0.18       0.18 f
  out[94] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[95] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[95]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[95]/Q (DFFR_X1)       0.18       0.18 f
  out[95] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[96] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[96]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[96]/Q (DFFR_X1)       0.18       0.18 f
  out[96] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[97]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[97] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[97]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[97]/Q (DFFR_X1)       0.18       0.18 f
  out[97] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[98] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[98]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[98]/Q (DFFR_X1)       0.18       0.18 f
  out[98] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[99] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[99]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[99]/Q (DFFR_X1)       0.18       0.18 f
  out[99] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG/out_reg[100]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[100] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/out_reg[100]/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG/out_reg[100]/Q (DFFR_X1)                     0.18       0.18 f
  out[100] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[9]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[9]/Q (DFFR_X1)        0.17       0.17 f
  U3/ZN (AOI22_X1)                         0.09       0.26 r
  U2/ZN (INV_X1)                           0.03       0.29 f
  MEM_WB_REG/out_reg[9]/D (DFFR_X1)        0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[9]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: MEM_WB_REG/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[0]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[0]/Q (DFFR_X1)        0.18       0.18 f
  U359/ZN (AOI22_X1)                       0.08       0.25 r
  U358/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[0]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[0]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U179/ZN (AOI22_X1)                       0.08       0.25 r
  U178/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[1]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[1]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[2]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[2]/Q (DFFR_X1)        0.18       0.18 f
  U157/ZN (AOI22_X1)                       0.08       0.25 r
  U156/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[2]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[2]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[3]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[3]/Q (DFFR_X1)        0.18       0.18 f
  U135/ZN (AOI22_X1)                       0.08       0.25 r
  U134/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[3]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[3]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[4]/Q (DFFR_X1)        0.18       0.18 f
  U113/ZN (AOI22_X1)                       0.08       0.25 r
  U112/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[4]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[4]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[5]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[5]/Q (DFFR_X1)        0.18       0.18 f
  U91/ZN (AOI22_X1)                        0.08       0.25 r
  U90/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[5]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[5]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[6]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[6]/Q (DFFR_X1)        0.18       0.18 f
  U69/ZN (AOI22_X1)                        0.08       0.25 r
  U68/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[6]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[6]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[7]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[7]/Q (DFFR_X1)        0.18       0.18 f
  U47/ZN (AOI22_X1)                        0.08       0.25 r
  U46/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[7]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[7]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[8]/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG/out_reg[8]/Q (DFFR_X1)        0.18       0.18 f
  U25/ZN (AOI22_X1)                        0.08       0.25 r
  U24/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[8]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[8]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[12]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[12]/Q (DFFR_X1)       0.18       0.18 f
  U293/ZN (AOI22_X1)                       0.08       0.25 r
  U292/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[12]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[12]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[13]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[13]/Q (DFFR_X1)       0.18       0.18 f
  U271/ZN (AOI22_X1)                       0.08       0.25 r
  U270/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[13]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[13]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[14]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[14]/Q (DFFR_X1)       0.18       0.18 f
  U249/ZN (AOI22_X1)                       0.08       0.25 r
  U248/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[14]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[14]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[15]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[15]/Q (DFFR_X1)       0.18       0.18 f
  U227/ZN (AOI22_X1)                       0.08       0.25 r
  U226/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[15]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[15]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[16]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[16]/Q (DFFR_X1)       0.18       0.18 f
  U205/ZN (AOI22_X1)                       0.08       0.25 r
  U204/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[16]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[16]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[17]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[17]/Q (DFFR_X1)       0.18       0.18 f
  U185/ZN (AOI22_X1)                       0.08       0.25 r
  U184/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[17]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[17]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[18]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[18]/Q (DFFR_X1)       0.18       0.18 f
  U183/ZN (AOI22_X1)                       0.08       0.25 r
  U182/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[18]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[18]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[19]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[19]/Q (DFFR_X1)       0.18       0.18 f
  U181/ZN (AOI22_X1)                       0.08       0.25 r
  U180/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[19]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[19]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[20]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[20]/Q (DFFR_X1)       0.18       0.18 f
  U177/ZN (AOI22_X1)                       0.08       0.25 r
  U176/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[20]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[20]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[21]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[21]/Q (DFFR_X1)       0.18       0.18 f
  U175/ZN (AOI22_X1)                       0.08       0.25 r
  U174/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[21]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[21]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[22]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[22]/Q (DFFR_X1)       0.18       0.18 f
  U173/ZN (AOI22_X1)                       0.08       0.25 r
  U172/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[22]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[22]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[23]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[23]/Q (DFFR_X1)       0.18       0.18 f
  U171/ZN (AOI22_X1)                       0.08       0.25 r
  U170/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[23]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[23]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[24]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[24]/Q (DFFR_X1)       0.18       0.18 f
  U169/ZN (AOI22_X1)                       0.08       0.25 r
  U168/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[24]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[24]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[25]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[25]/Q (DFFR_X1)       0.18       0.18 f
  U167/ZN (AOI22_X1)                       0.08       0.25 r
  U166/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[25]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[25]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[26]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[26]/Q (DFFR_X1)       0.18       0.18 f
  U165/ZN (AOI22_X1)                       0.08       0.25 r
  U164/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[26]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[26]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[27]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[27]/Q (DFFR_X1)       0.18       0.18 f
  U163/ZN (AOI22_X1)                       0.08       0.25 r
  U162/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[27]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[27]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[28]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[28]/Q (DFFR_X1)       0.18       0.18 f
  U161/ZN (AOI22_X1)                       0.08       0.25 r
  U160/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[28]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[28]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[29]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[29]/Q (DFFR_X1)       0.18       0.18 f
  U159/ZN (AOI22_X1)                       0.08       0.25 r
  U158/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[29]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[29]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[30]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[30]/Q (DFFR_X1)       0.18       0.18 f
  U155/ZN (AOI22_X1)                       0.08       0.25 r
  U154/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[30]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[30]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[31]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[31]/Q (DFFR_X1)       0.18       0.18 f
  U153/ZN (AOI22_X1)                       0.08       0.25 r
  U152/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[31]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[31]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[32]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[32]/Q (DFFR_X1)       0.18       0.18 f
  U151/ZN (AOI22_X1)                       0.08       0.25 r
  U150/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[32]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[32]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[33]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[33]/Q (DFFR_X1)       0.18       0.18 f
  U149/ZN (AOI22_X1)                       0.08       0.25 r
  U148/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[33]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[33]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[34]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[34]/Q (DFFR_X1)       0.18       0.18 f
  U147/ZN (AOI22_X1)                       0.08       0.25 r
  U146/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[34]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[34]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[35]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[35]/Q (DFFR_X1)       0.18       0.18 f
  U145/ZN (AOI22_X1)                       0.08       0.25 r
  U144/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[35]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[35]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[36]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[36]/Q (DFFR_X1)       0.18       0.18 f
  U143/ZN (AOI22_X1)                       0.08       0.25 r
  U142/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[36]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[36]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[37]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[37]/Q (DFFR_X1)       0.18       0.18 f
  U141/ZN (AOI22_X1)                       0.08       0.25 r
  U140/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[37]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[37]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[38]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[38]/Q (DFFR_X1)       0.18       0.18 f
  U139/ZN (AOI22_X1)                       0.08       0.25 r
  U138/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[38]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[38]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[39]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[39]/Q (DFFR_X1)       0.18       0.18 f
  U137/ZN (AOI22_X1)                       0.08       0.25 r
  U136/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[39]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[39]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[40]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[40]/Q (DFFR_X1)       0.18       0.18 f
  U133/ZN (AOI22_X1)                       0.08       0.25 r
  U132/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[40]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[40]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[41]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[41]/Q (DFFR_X1)       0.18       0.18 f
  U131/ZN (AOI22_X1)                       0.08       0.25 r
  U130/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[41]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[41]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[42]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[42]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[42]/Q (DFFR_X1)       0.18       0.18 f
  U129/ZN (AOI22_X1)                       0.08       0.25 r
  U128/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[42]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[42]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[43]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[43]/Q (DFFR_X1)       0.18       0.18 f
  U127/ZN (AOI22_X1)                       0.08       0.25 r
  U126/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[43]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[43]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[44]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[44]/Q (DFFR_X1)       0.18       0.18 f
  U125/ZN (AOI22_X1)                       0.08       0.25 r
  U124/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[44]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[44]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[45]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[45]/Q (DFFR_X1)       0.18       0.18 f
  U123/ZN (AOI22_X1)                       0.08       0.25 r
  U122/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[45]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[45]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[46]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[46]/Q (DFFR_X1)       0.18       0.18 f
  U121/ZN (AOI22_X1)                       0.08       0.25 r
  U120/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[46]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[46]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[47]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[47]/Q (DFFR_X1)       0.18       0.18 f
  U119/ZN (AOI22_X1)                       0.08       0.25 r
  U118/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[47]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[47]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[48]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[48]/Q (DFFR_X1)       0.18       0.18 f
  U117/ZN (AOI22_X1)                       0.08       0.25 r
  U116/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[48]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[48]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[49]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[49]/Q (DFFR_X1)       0.18       0.18 f
  U115/ZN (AOI22_X1)                       0.08       0.25 r
  U114/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[49]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[49]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[50]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[50]/Q (DFFR_X1)       0.18       0.18 f
  U111/ZN (AOI22_X1)                       0.08       0.25 r
  U110/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[50]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[50]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[51]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[51]/Q (DFFR_X1)       0.18       0.18 f
  U109/ZN (AOI22_X1)                       0.08       0.25 r
  U108/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[51]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[51]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[52]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[52]/Q (DFFR_X1)       0.18       0.18 f
  U107/ZN (AOI22_X1)                       0.08       0.25 r
  U106/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[52]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[52]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[53]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[53]/Q (DFFR_X1)       0.18       0.18 f
  U105/ZN (AOI22_X1)                       0.08       0.25 r
  U104/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[53]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[53]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[54]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[54]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[54]/Q (DFFR_X1)       0.18       0.18 f
  U103/ZN (AOI22_X1)                       0.08       0.25 r
  U102/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[54]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[54]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[55]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[55]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[55]/Q (DFFR_X1)       0.18       0.18 f
  U101/ZN (AOI22_X1)                       0.08       0.25 r
  U100/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG/out_reg[55]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[55]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[56]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[56]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[56]/Q (DFFR_X1)       0.18       0.18 f
  U99/ZN (AOI22_X1)                        0.08       0.25 r
  U98/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[56]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[56]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[57]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[57]/Q (DFFR_X1)       0.18       0.18 f
  U97/ZN (AOI22_X1)                        0.08       0.25 r
  U96/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[57]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[57]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[58]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[58]/Q (DFFR_X1)       0.18       0.18 f
  U95/ZN (AOI22_X1)                        0.08       0.25 r
  U94/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[58]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[58]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[59]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[59]/Q (DFFR_X1)       0.18       0.18 f
  U93/ZN (AOI22_X1)                        0.08       0.25 r
  U92/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[59]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[59]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[60]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[60]/Q (DFFR_X1)       0.18       0.18 f
  U89/ZN (AOI22_X1)                        0.08       0.25 r
  U88/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[60]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[60]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[61]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[61]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[61]/Q (DFFR_X1)       0.18       0.18 f
  U87/ZN (AOI22_X1)                        0.08       0.25 r
  U86/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[61]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[61]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[62]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[62]/Q (DFFR_X1)       0.18       0.18 f
  U85/ZN (AOI22_X1)                        0.08       0.25 r
  U84/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[62]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[62]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[63]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[63]/Q (DFFR_X1)       0.18       0.18 f
  U83/ZN (AOI22_X1)                        0.08       0.25 r
  U82/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[63]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[63]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[64]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[64]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[64]/Q (DFFR_X1)       0.18       0.18 f
  U81/ZN (AOI22_X1)                        0.08       0.25 r
  U80/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[64]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[64]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[65]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[65]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[65]/Q (DFFR_X1)       0.18       0.18 f
  U79/ZN (AOI22_X1)                        0.08       0.25 r
  U78/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[65]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[65]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[66]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[66]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[66]/Q (DFFR_X1)       0.18       0.18 f
  U77/ZN (AOI22_X1)                        0.08       0.25 r
  U76/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[66]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[66]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[67]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[67]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[67]/Q (DFFR_X1)       0.18       0.18 f
  U75/ZN (AOI22_X1)                        0.08       0.25 r
  U74/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[67]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[67]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[68]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[68]/Q (DFFR_X1)       0.18       0.18 f
  U73/ZN (AOI22_X1)                        0.08       0.25 r
  U72/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[68]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[68]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[69]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[69]/Q (DFFR_X1)       0.18       0.18 f
  U71/ZN (AOI22_X1)                        0.08       0.25 r
  U70/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[69]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[69]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[70]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[70]/Q (DFFR_X1)       0.18       0.18 f
  U67/ZN (AOI22_X1)                        0.08       0.25 r
  U66/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[70]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[70]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[71]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[71]/Q (DFFR_X1)       0.18       0.18 f
  U65/ZN (AOI22_X1)                        0.08       0.25 r
  U64/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[71]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[71]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[72]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[72]/Q (DFFR_X1)       0.18       0.18 f
  U63/ZN (AOI22_X1)                        0.08       0.25 r
  U62/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[72]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[72]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[73]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[73]/Q (DFFR_X1)       0.18       0.18 f
  U61/ZN (AOI22_X1)                        0.08       0.25 r
  U60/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[73]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[73]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[74]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[74]/Q (DFFR_X1)       0.18       0.18 f
  U59/ZN (AOI22_X1)                        0.08       0.25 r
  U58/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[74]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[74]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[75]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[75]/Q (DFFR_X1)       0.18       0.18 f
  U57/ZN (AOI22_X1)                        0.08       0.25 r
  U56/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[75]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[75]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[76]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[76]/Q (DFFR_X1)       0.18       0.18 f
  U55/ZN (AOI22_X1)                        0.08       0.25 r
  U54/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[76]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[76]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[77]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[77]/Q (DFFR_X1)       0.18       0.18 f
  U53/ZN (AOI22_X1)                        0.08       0.25 r
  U52/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[77]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[77]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[78]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[78]/Q (DFFR_X1)       0.18       0.18 f
  U51/ZN (AOI22_X1)                        0.08       0.25 r
  U50/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[78]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[78]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[79]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[79]/Q (DFFR_X1)       0.18       0.18 f
  U49/ZN (AOI22_X1)                        0.08       0.25 r
  U48/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[79]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[79]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[80]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[80]/Q (DFFR_X1)       0.18       0.18 f
  U45/ZN (AOI22_X1)                        0.08       0.25 r
  U44/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[80]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[80]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[81]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[81]/Q (DFFR_X1)       0.18       0.18 f
  U43/ZN (AOI22_X1)                        0.08       0.25 r
  U42/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[81]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[81]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[82]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[82]/Q (DFFR_X1)       0.18       0.18 f
  U41/ZN (AOI22_X1)                        0.08       0.25 r
  U40/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[82]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[82]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[83]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[83]/Q (DFFR_X1)       0.18       0.18 f
  U39/ZN (AOI22_X1)                        0.08       0.25 r
  U38/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[83]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[83]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[84]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[84]/Q (DFFR_X1)       0.18       0.18 f
  U37/ZN (AOI22_X1)                        0.08       0.25 r
  U36/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[84]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[84]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[85]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[85]/Q (DFFR_X1)       0.18       0.18 f
  U35/ZN (AOI22_X1)                        0.08       0.25 r
  U34/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[85]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[85]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[86]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[86]/Q (DFFR_X1)       0.18       0.18 f
  U33/ZN (AOI22_X1)                        0.08       0.25 r
  U32/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[86]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[86]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[87]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[87]/Q (DFFR_X1)       0.18       0.18 f
  U31/ZN (AOI22_X1)                        0.08       0.25 r
  U30/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[87]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[87]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[88]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[88]/Q (DFFR_X1)       0.18       0.18 f
  U29/ZN (AOI22_X1)                        0.08       0.25 r
  U28/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[88]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[88]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[89]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[89]/Q (DFFR_X1)       0.18       0.18 f
  U27/ZN (AOI22_X1)                        0.08       0.25 r
  U26/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[89]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[89]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[90]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[90]/Q (DFFR_X1)       0.18       0.18 f
  U23/ZN (AOI22_X1)                        0.08       0.25 r
  U22/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[90]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[90]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[91]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[91]/Q (DFFR_X1)       0.18       0.18 f
  U21/ZN (AOI22_X1)                        0.08       0.25 r
  U20/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[91]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[91]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[92]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[92]/Q (DFFR_X1)       0.18       0.18 f
  U19/ZN (AOI22_X1)                        0.08       0.25 r
  U18/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[92]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[92]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[93]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[93]/Q (DFFR_X1)       0.18       0.18 f
  U17/ZN (AOI22_X1)                        0.08       0.25 r
  U16/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[93]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[93]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[94]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[94]/Q (DFFR_X1)       0.18       0.18 f
  U15/ZN (AOI22_X1)                        0.08       0.25 r
  U14/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[94]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[94]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[95]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[95]/Q (DFFR_X1)       0.18       0.18 f
  U13/ZN (AOI22_X1)                        0.08       0.25 r
  U12/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[95]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[95]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[96]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[96]/Q (DFFR_X1)       0.18       0.18 f
  U11/ZN (AOI22_X1)                        0.08       0.25 r
  U10/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG/out_reg[96]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[96]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[97]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[97]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[97]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[97]/Q (DFFR_X1)       0.18       0.18 f
  U9/ZN (AOI22_X1)                         0.08       0.25 r
  U8/ZN (INV_X1)                           0.03       0.28 f
  MEM_WB_REG/out_reg[97]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[97]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[98]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[98]/Q (DFFR_X1)       0.18       0.18 f
  U7/ZN (AOI22_X1)                         0.08       0.25 r
  U6/ZN (INV_X1)                           0.03       0.28 f
  MEM_WB_REG/out_reg[98]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[98]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[99]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG/out_reg[99]/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG/out_reg[99]/Q (DFFR_X1)       0.18       0.18 f
  U5/ZN (AOI22_X1)                         0.08       0.25 r
  U4/ZN (INV_X1)                           0.03       0.28 f
  MEM_WB_REG/out_reg[99]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG/out_reg[99]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[101]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/out_reg[101]/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG/out_reg[101]/Q (DFFR_X1)                     0.18       0.18 f
  U355/ZN (AOI22_X1)                                      0.08       0.25 r
  U354/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG/out_reg[101]/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG/out_reg[101]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG/out_reg[103]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG/out_reg[103]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/out_reg[103]/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG/out_reg[103]/Q (DFFR_X1)                     0.18       0.18 f
  U351/ZN (AOI22_X1)                                      0.08       0.25 r
  U350/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG/out_reg[103]/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG/out_reg[103]/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


1
