.include "macros.inc"

.section .text, "ax"  # 0x80039220 - 0x804F5900


.global SinFIdx__Q24nw4r4mathFf
SinFIdx__Q24nw4r4mathFf:
/* 8040AD2C 003D42EC  FC 60 0A 10 */	fabs f3, f1
/* 8040AD30 003D42F0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8040AD34 003D42F4  C0 02 C2 A0 */	lfs f0, lbl_8066C620@sda21(r2)
/* 8040AD38 003D42F8  48 00 00 08 */	b lbl_8040AD40
lbl_8040AD3C:
/* 8040AD3C 003D42FC  EC 63 00 28 */	fsubs f3, f3, f0
lbl_8040AD40:
/* 8040AD40 003D4300  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 8040AD44 003D4304  41 81 FF F8 */	bgt lbl_8040AD3C
/* 8040AD48 003D4308  F0 61 B0 0C */	psq_st f3, 12(r1), 1, qr3
/* 8040AD4C 003D430C  A0 01 00 0C */	lhz r0, 0xc(r1)
/* 8040AD50 003D4310  B0 01 00 08 */	sth r0, 8(r1)
/* 8040AD54 003D4314  E0 41 B0 08 */	psq_l f2, 8(r1), 1, qr3
/* 8040AD58 003D4318  3C 80 80 52 */	lis r4, lbl_80521110@ha
/* 8040AD5C 003D431C  54 00 25 36 */	rlwinm r0, r0, 4, 0x14, 0x1b
/* 8040AD60 003D4320  C0 02 C2 A4 */	lfs f0, lbl_8066C624@sda21(r2)
/* 8040AD64 003D4324  38 84 11 10 */	addi r4, r4, lbl_80521110@l
/* 8040AD68 003D4328  EC 83 10 28 */	fsubs f4, f3, f2
/* 8040AD6C 003D432C  7C 64 02 14 */	add r3, r4, r0
/* 8040AD70 003D4330  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8040AD74 003D4334  C0 63 00 08 */	lfs f3, 8(r3)
/* 8040AD78 003D4338  7C 44 04 2E */	lfsx f2, r4, r0
/* 8040AD7C 003D433C  EC 04 00 F2 */	fmuls f0, f4, f3
/* 8040AD80 003D4340  EC 22 00 2A */	fadds f1, f2, f0
/* 8040AD84 003D4344  40 80 00 08 */	bge lbl_8040AD8C
/* 8040AD88 003D4348  FC 20 08 50 */	fneg f1, f1
lbl_8040AD8C:
/* 8040AD8C 003D434C  38 21 00 10 */	addi r1, r1, 0x10
/* 8040AD90 003D4350  4E 80 00 20 */	blr 

.global CosFIdx__Q24nw4r4mathFf
CosFIdx__Q24nw4r4mathFf:
/* 8040AD94 003D4354  FC 20 0A 10 */	fabs f1, f1
/* 8040AD98 003D4358  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8040AD9C 003D435C  C0 02 C2 A0 */	lfs f0, lbl_8066C620@sda21(r2)
/* 8040ADA0 003D4360  48 00 00 08 */	b lbl_8040ADA8
lbl_8040ADA4:
/* 8040ADA4 003D4364  EC 21 00 28 */	fsubs f1, f1, f0
lbl_8040ADA8:
/* 8040ADA8 003D4368  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8040ADAC 003D436C  41 81 FF F8 */	bgt lbl_8040ADA4
/* 8040ADB0 003D4370  F0 21 B0 0C */	psq_st f1, 12(r1), 1, qr3
/* 8040ADB4 003D4374  A0 01 00 0C */	lhz r0, 0xc(r1)
/* 8040ADB8 003D4378  B0 01 00 08 */	sth r0, 8(r1)
/* 8040ADBC 003D437C  E0 01 B0 08 */	psq_l f0, 8(r1), 1, qr3
/* 8040ADC0 003D4380  3C 60 80 52 */	lis r3, lbl_80521110@ha
/* 8040ADC4 003D4384  54 00 25 36 */	rlwinm r0, r0, 4, 0x14, 0x1b
/* 8040ADC8 003D4388  38 63 11 10 */	addi r3, r3, lbl_80521110@l
/* 8040ADCC 003D438C  EC 41 00 28 */	fsubs f2, f1, f0
/* 8040ADD0 003D4390  7C 63 02 14 */	add r3, r3, r0
/* 8040ADD4 003D4394  C0 23 00 0C */	lfs f1, 0xc(r3)
/* 8040ADD8 003D4398  C0 03 00 04 */	lfs f0, 4(r3)
/* 8040ADDC 003D439C  EC 22 00 72 */	fmuls f1, f2, f1
/* 8040ADE0 003D43A0  EC 20 08 2A */	fadds f1, f0, f1
/* 8040ADE4 003D43A4  38 21 00 10 */	addi r1, r1, 0x10
/* 8040ADE8 003D43A8  4E 80 00 20 */	blr 

.global SinCosFIdx__Q24nw4r4mathFPfPff
SinCosFIdx__Q24nw4r4mathFPfPff:
/* 8040ADEC 003D43AC  FC 00 0A 10 */	fabs f0, f1
/* 8040ADF0 003D43B0  3C A0 80 52 */	lis r5, lbl_80521110@ha
/* 8040ADF4 003D43B4  C0 42 C2 A0 */	lfs f2, lbl_8066C620@sda21(r2)
/* 8040ADF8 003D43B8  38 A5 11 10 */	addi r5, r5, lbl_80521110@l
/* 8040ADFC 003D43BC  F0 03 B0 00 */	psq_st f0, 0(r3), 1, qr3
/* 8040AE00 003D43C0  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 8040AE04 003D43C4  40 81 00 14 */	ble lbl_8040AE18
lbl_8040AE08:
/* 8040AE08 003D43C8  EC 00 10 28 */	fsubs f0, f0, f2
/* 8040AE0C 003D43CC  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 8040AE10 003D43D0  41 81 FF F8 */	bgt lbl_8040AE08
/* 8040AE14 003D43D4  F0 03 B0 00 */	psq_st f0, 0(r3), 1, qr3
lbl_8040AE18:
/* 8040AE18 003D43D8  A0 03 00 00 */	lhz r0, 0(r3)
/* 8040AE1C 003D43DC  EC 82 10 28 */	fsubs f4, f2, f2
/* 8040AE20 003D43E0  54 00 25 36 */	rlwinm r0, r0, 4, 0x14, 0x1b
/* 8040AE24 003D43E4  7C A5 02 14 */	add r5, r5, r0
/* 8040AE28 003D43E8  E0 43 B0 00 */	psq_l f2, 0(r3), 1, qr3
/* 8040AE2C 003D43EC  E0 65 00 00 */	psq_l f3, 0(r5), 0, qr0
/* 8040AE30 003D43F0  FC 01 20 00 */	fcmpu cr0, f1, f4
/* 8040AE34 003D43F4  EC 40 10 28 */	fsubs f2, f0, f2
/* 8040AE38 003D43F8  E0 05 00 08 */	psq_l f0, 8(r5), 0, qr0
/* 8040AE3C 003D43FC  10 00 18 9C */	ps_madds0 f0, f0, f2, f3
/* 8040AE40 003D4400  10 40 04 A0 */	ps_merge10 f2, f0, f0
/* 8040AE44 003D4404  F0 44 80 00 */	psq_st f2, 0(r4), 1, qr0
/* 8040AE48 003D4408  40 80 00 08 */	bge lbl_8040AE50
/* 8040AE4C 003D440C  10 00 00 50 */	ps_neg f0, f0
lbl_8040AE50:
/* 8040AE50 003D4410  F0 03 80 00 */	psq_st f0, 0(r3), 1, qr0
/* 8040AE54 003D4414  4E 80 00 20 */	blr 

.global Atan2FIdx__Q24nw4r4mathFff
Atan2FIdx__Q24nw4r4mathFff:
/* 8040AE58 003D4418  C0 02 C2 A4 */	lfs f0, lbl_8066C624@sda21(r2)
/* 8040AE5C 003D441C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8040AE60 003D4420  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 8040AE64 003D4424  40 82 00 14 */	bne lbl_8040AE78
/* 8040AE68 003D4428  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8040AE6C 003D442C  40 82 00 0C */	bne lbl_8040AE78
/* 8040AE70 003D4430  FC 20 00 90 */	fmr f1, f0
/* 8040AE74 003D4434  48 00 01 84 */	b lbl_8040AFF8
lbl_8040AE78:
/* 8040AE78 003D4438  C0 82 C2 A4 */	lfs f4, lbl_8066C624@sda21(r2)
/* 8040AE7C 003D443C  FC 02 20 40 */	fcmpo cr0, f2, f4
/* 8040AE80 003D4440  4C 41 13 82 */	cror 2, 1, 2
/* 8040AE84 003D4444  40 82 00 6C */	bne lbl_8040AEF0
/* 8040AE88 003D4448  FC 01 20 40 */	fcmpo cr0, f1, f4
/* 8040AE8C 003D444C  4C 41 13 82 */	cror 2, 1, 2
/* 8040AE90 003D4450  40 82 00 30 */	bne lbl_8040AEC0
/* 8040AE94 003D4454  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 8040AE98 003D4458  4C 41 13 82 */	cror 2, 1, 2
/* 8040AE9C 003D445C  40 82 00 10 */	bne lbl_8040AEAC
/* 8040AEA0 003D4460  FC 60 10 90 */	fmr f3, f2
/* 8040AEA4 003D4464  38 00 00 00 */	li r0, 0
/* 8040AEA8 003D4468  48 00 00 BC */	b lbl_8040AF64
lbl_8040AEAC:
/* 8040AEAC 003D446C  FC 60 08 90 */	fmr f3, f1
/* 8040AEB0 003D4470  C0 82 C2 AC */	lfs f4, lbl_8066C62C@sda21(r2)
/* 8040AEB4 003D4474  FC 20 10 90 */	fmr f1, f2
/* 8040AEB8 003D4478  38 00 00 01 */	li r0, 1
/* 8040AEBC 003D447C  48 00 00 A8 */	b lbl_8040AF64
lbl_8040AEC0:
/* 8040AEC0 003D4480  FC 20 08 50 */	fneg f1, f1
/* 8040AEC4 003D4484  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 8040AEC8 003D4488  4C 41 13 82 */	cror 2, 1, 2
/* 8040AECC 003D448C  40 82 00 10 */	bne lbl_8040AEDC
/* 8040AED0 003D4490  FC 60 10 90 */	fmr f3, f2
/* 8040AED4 003D4494  38 00 00 01 */	li r0, 1
/* 8040AED8 003D4498  48 00 00 8C */	b lbl_8040AF64
lbl_8040AEDC:
/* 8040AEDC 003D449C  FC 60 08 90 */	fmr f3, f1
/* 8040AEE0 003D44A0  C0 82 C2 B0 */	lfs f4, lbl_8066C630@sda21(r2)
/* 8040AEE4 003D44A4  FC 20 10 90 */	fmr f1, f2
/* 8040AEE8 003D44A8  38 00 00 00 */	li r0, 0
/* 8040AEEC 003D44AC  48 00 00 78 */	b lbl_8040AF64
lbl_8040AEF0:
/* 8040AEF0 003D44B0  FC 01 20 40 */	fcmpo cr0, f1, f4
/* 8040AEF4 003D44B4  4C 41 13 82 */	cror 2, 1, 2
/* 8040AEF8 003D44B8  40 82 00 38 */	bne lbl_8040AF30
/* 8040AEFC 003D44BC  FC 00 10 50 */	fneg f0, f2
/* 8040AF00 003D44C0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8040AF04 003D44C4  4C 41 13 82 */	cror 2, 1, 2
/* 8040AF08 003D44C8  40 82 00 14 */	bne lbl_8040AF1C
/* 8040AF0C 003D44CC  FC 60 00 90 */	fmr f3, f0
/* 8040AF10 003D44D0  C0 82 C2 B4 */	lfs f4, lbl_8066C634@sda21(r2)
/* 8040AF14 003D44D4  38 00 00 01 */	li r0, 1
/* 8040AF18 003D44D8  48 00 00 4C */	b lbl_8040AF64
lbl_8040AF1C:
/* 8040AF1C 003D44DC  FC 60 08 90 */	fmr f3, f1
/* 8040AF20 003D44E0  C0 82 C2 AC */	lfs f4, lbl_8066C62C@sda21(r2)
/* 8040AF24 003D44E4  FC 20 00 90 */	fmr f1, f0
/* 8040AF28 003D44E8  38 00 00 00 */	li r0, 0
/* 8040AF2C 003D44EC  48 00 00 38 */	b lbl_8040AF64
lbl_8040AF30:
/* 8040AF30 003D44F0  FC 00 10 50 */	fneg f0, f2
/* 8040AF34 003D44F4  FC 20 08 50 */	fneg f1, f1
/* 8040AF38 003D44F8  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8040AF3C 003D44FC  4C 41 13 82 */	cror 2, 1, 2
/* 8040AF40 003D4500  40 82 00 14 */	bne lbl_8040AF54
/* 8040AF44 003D4504  FC 60 00 90 */	fmr f3, f0
/* 8040AF48 003D4508  C0 82 C2 B8 */	lfs f4, lbl_8066C638@sda21(r2)
/* 8040AF4C 003D450C  38 00 00 00 */	li r0, 0
/* 8040AF50 003D4510  48 00 00 14 */	b lbl_8040AF64
lbl_8040AF54:
/* 8040AF54 003D4514  FC 60 08 90 */	fmr f3, f1
/* 8040AF58 003D4518  C0 82 C2 B0 */	lfs f4, lbl_8066C630@sda21(r2)
/* 8040AF5C 003D451C  FC 20 00 90 */	fmr f1, f0
/* 8040AF60 003D4520  38 00 00 01 */	li r0, 1
lbl_8040AF64:
/* 8040AF64 003D4524  2C 00 00 00 */	cmpwi r0, 0
/* 8040AF68 003D4528  41 82 00 4C */	beq lbl_8040AFB4
/* 8040AF6C 003D452C  EC 21 18 24 */	fdivs f1, f1, f3
/* 8040AF70 003D4530  C0 02 C2 A8 */	lfs f0, lbl_8066C628@sda21(r2)
/* 8040AF74 003D4534  EC 21 00 32 */	fmuls f1, f1, f0
/* 8040AF78 003D4538  F0 21 B0 10 */	psq_st f1, 16(r1), 1, qr3
/* 8040AF7C 003D453C  A0 01 00 10 */	lhz r0, 0x10(r1)
/* 8040AF80 003D4540  B0 01 00 0A */	sth r0, 0xa(r1)
/* 8040AF84 003D4544  E0 01 B0 0A */	psq_l f0, 10(r1), 1, qr3
/* 8040AF88 003D4548  3C 80 80 57 */	lis r4, lbl_8056DEC0@ha
/* 8040AF8C 003D454C  54 00 18 38 */	slwi r0, r0, 3
/* 8040AF90 003D4550  38 84 DE C0 */	addi r4, r4, lbl_8056DEC0@l
/* 8040AF94 003D4554  EC 41 00 28 */	fsubs f2, f1, f0
/* 8040AF98 003D4558  7C 64 02 14 */	add r3, r4, r0
/* 8040AF9C 003D455C  7C 04 04 2E */	lfsx f0, r4, r0
/* 8040AFA0 003D4560  C0 23 00 04 */	lfs f1, 4(r3)
/* 8040AFA4 003D4564  EC 22 00 72 */	fmuls f1, f2, f1
/* 8040AFA8 003D4568  EC 00 08 2A */	fadds f0, f0, f1
/* 8040AFAC 003D456C  EC 24 00 28 */	fsubs f1, f4, f0
/* 8040AFB0 003D4570  48 00 00 48 */	b lbl_8040AFF8
lbl_8040AFB4:
/* 8040AFB4 003D4574  EC 21 18 24 */	fdivs f1, f1, f3
/* 8040AFB8 003D4578  C0 02 C2 A8 */	lfs f0, lbl_8066C628@sda21(r2)
/* 8040AFBC 003D457C  EC 21 00 32 */	fmuls f1, f1, f0
/* 8040AFC0 003D4580  F0 21 B0 0C */	psq_st f1, 12(r1), 1, qr3
/* 8040AFC4 003D4584  A0 01 00 0C */	lhz r0, 0xc(r1)
/* 8040AFC8 003D4588  B0 01 00 08 */	sth r0, 8(r1)
/* 8040AFCC 003D458C  E0 01 B0 08 */	psq_l f0, 8(r1), 1, qr3
/* 8040AFD0 003D4590  3C 80 80 57 */	lis r4, lbl_8056DEC0@ha
/* 8040AFD4 003D4594  54 00 18 38 */	slwi r0, r0, 3
/* 8040AFD8 003D4598  38 84 DE C0 */	addi r4, r4, lbl_8056DEC0@l
/* 8040AFDC 003D459C  EC 41 00 28 */	fsubs f2, f1, f0
/* 8040AFE0 003D45A0  7C 64 02 14 */	add r3, r4, r0
/* 8040AFE4 003D45A4  7C 04 04 2E */	lfsx f0, r4, r0
/* 8040AFE8 003D45A8  C0 23 00 04 */	lfs f1, 4(r3)
/* 8040AFEC 003D45AC  EC 22 00 72 */	fmuls f1, f2, f1
/* 8040AFF0 003D45B0  EC 00 08 2A */	fadds f0, f0, f1
/* 8040AFF4 003D45B4  EC 24 00 2A */	fadds f1, f4, f0
lbl_8040AFF8:
/* 8040AFF8 003D45B8  38 21 00 20 */	addi r1, r1, 0x20
/* 8040AFFC 003D45BC  4E 80 00 20 */	blr 