#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Aug 23 16:57:08 2017
# Process ID: 8559
# Current directory: /users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1
# Command line: vivado -log top_EUDET_dummy.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_EUDET_dummy.tcl -notrace
# Log file: /users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy.vdi
# Journal file: /users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_EUDET_dummy.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/temac_gbe_v9_rgmii.dcp' for cell 'infra/eth/emac0'
INFO: [Project 1-454] Reading design checkpoint '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4.dcp' for cell 'infra/eth/fifo'
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_board.xdc] for cell 'infra/eth/emac0/inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_board.xdc] for cell 'infra/eth/emac0/inst'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii.xdc] for cell 'infra/eth/emac0/inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii.xdc] for cell 'infra/eth/emac0/inst'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4.xdc] for cell 'infra/eth/fifo/U0'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4.xdc] for cell 'infra/eth/fifo/U0'
Sourcing Tcl File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/enclustra_ax3_pm3.tcl]
Finished Sourcing Tcl File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/enclustra_ax3_pm3.tcl]
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
INFO: [Timing 38-2] Deriving generated clocks [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'I_1' not found. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'mmcm_n_10' not found. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'mmcm_n_6' not found. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'mmcm_n_8' not found. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'pll_base_inst_n_2' not found. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc:29]
set_clock_groups: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1902.418 ; gain = 494.449 ; free physical = 193 ; free virtual = 15212
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/I2C_constr.xdc]
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/EUDET_dummy_constr.xdc]
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/constraints/EUDET_dummy_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/temac_gbe_v9_rgmii.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4.dcp'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc] for cell 'infra/eth/emac0/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'infra/eth/emac0/inst' of design 'design_1' [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:54]
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc] for cell 'infra/eth/emac0/inst'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc] for cell 'infra/eth/fifo/U0'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc] for cell 'infra/eth/fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1902.418 ; gain = 806.691 ; free physical = 197 ; free virtual = 15209
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.434 ; gain = 40.016 ; free physical = 187 ; free virtual = 15198
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e7e15556

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10119851c

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1942.434 ; gain = 0.000 ; free physical = 186 ; free virtual = 15197

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 501 cells.
Phase 2 Constant propagation | Checksum: 1a9956207

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.434 ; gain = 0.000 ; free physical = 184 ; free virtual = 15196

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1041 unconnected nets.
INFO: [Opt 31-11] Eliminated 489 unconnected cells.
Phase 3 Sweep | Checksum: 1d318c627

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.434 ; gain = 0.000 ; free physical = 184 ; free virtual = 15196

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 14e71a050

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1942.434 ; gain = 0.000 ; free physical = 184 ; free virtual = 15196

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1942.434 ; gain = 0.000 ; free physical = 184 ; free virtual = 15196
Ending Logic Optimization Task | Checksum: 14e71a050

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1942.434 ; gain = 0.000 ; free physical = 184 ; free virtual = 15196

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 287fa1b79

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 15047
Ending Power Optimization Task | Checksum: 287fa1b79

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.742 ; gain = 221.309 ; free physical = 111 ; free virtual = 15047
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.742 ; gain = 261.324 ; free physical = 111 ; free virtual = 15047
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 109 ; free virtual = 15046
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net clk_encl_buf is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): IBUFG_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 104 ; free virtual = 15047
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 103 ; free virtual = 15046

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a58da897

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 103 ; free virtual = 15046

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2212c5bbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 112 ; free virtual = 15038

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2212c5bbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 112 ; free virtual = 15038
Phase 1 Placer Initialization | Checksum: 2212c5bbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 112 ; free virtual = 15038

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 168a73ded

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 109 ; free virtual = 15035

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 168a73ded

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 109 ; free virtual = 15035

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e309eb34

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 107 ; free virtual = 15035

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1984d1680

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 106 ; free virtual = 15034

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bba52e70

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 107 ; free virtual = 15035

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 143d5c9b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 107 ; free virtual = 15036

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 143d5c9b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 107 ; free virtual = 15036

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1e6715bc9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 106 ; free virtual = 15035

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2257cced0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 106 ; free virtual = 15035

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2257cced0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 107 ; free virtual = 15035

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2257cced0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 106 ; free virtual = 15034
Phase 3 Detail Placement | Checksum: 2257cced0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 106 ; free virtual = 15034

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.605. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 211ed5e9c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033
Phase 4.1 Post Commit Optimization | Checksum: 211ed5e9c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211ed5e9c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 211ed5e9c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 23003960b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23003960b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033
Ending Placer Task | Checksum: 13cb4e7da

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 15033
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 15033
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 118 ; free virtual = 15035
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 117 ; free virtual = 15034
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 117 ; free virtual = 15033
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a0c2eea8 ConstDB: 0 ShapeSum: 9bf1f932 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: db1b4cf0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 109 ; free virtual = 15003

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: db1b4cf0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 109 ; free virtual = 15003

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: db1b4cf0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 14998

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: db1b4cf0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 14998
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1365546fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 14991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=-0.337 | THS=-93.266|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 17d3551f2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 14991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: d37f6418

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 14991
Phase 2 Router Initialization | Checksum: 1325ea0df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 105 ; free virtual = 14991

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2115e6f80

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 114 ; free virtual = 14987

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 685
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 203fd5332

Time (s): cpu = 00:01:08 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 115 ; free virtual = 14984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.469  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2168cc417

Time (s): cpu = 00:01:08 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 14985
Phase 4 Rip-up And Reroute | Checksum: 2168cc417

Time (s): cpu = 00:01:08 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 14985

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c31da8b3

Time (s): cpu = 00:01:09 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 14985
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.469  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a70e808f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 14985

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a70e808f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 14985
Phase 5 Delay and Skew Optimization | Checksum: 1a70e808f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:03 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 111 ; free virtual = 14985

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 211ea413f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.469  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14fdabd4d

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984
Phase 6 Post Hold Fix | Checksum: 14fdabd4d

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28303 %
  Global Horizontal Routing Utilization  = 1.72762 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c7181bee

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c7181bee

Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19fea8c3f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:05 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.469  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19fea8c3f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:05 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:01:05 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 110 ; free virtual = 14984

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 109 ; free virtual = 14985
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 120 ; free virtual = 14984
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.runs/impl_1/top_EUDET_dummy_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.742 ; gain = 0.000 ; free physical = 114 ; free virtual = 14977
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'infra/eth/emac0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/temac_gbe_v9_rgmii/synth/temac_gbe_v9_rgmii_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file top_EUDET_dummy_power_routed.rpt -pb top_EUDET_dummy_power_summary_routed.pb -rpx top_EUDET_dummy_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 17:00:28 2017...
