{
  "design": {
    "design_info": {
      "boundary_crc": "0x144CCB0EDFC8F492",
      "device": "xc7a35tcpg236-1",
      "name": "rom_xir",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "c_counter_binary_0": ""
    },
    "ports": {
      "en": {
        "direction": "I"
      },
      "clk": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "dout": {
        "type": "data",
        "direction": "O",
        "left": "26",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "rom_xir_blk_mem_gen_0_1",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../prova1.sim/sim_1/behav/xsim/rom_xir.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "100"
          },
          "Write_Width_A": {
            "value": "27"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "rom_xir_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Output_Width": {
            "value": "7"
          },
          "SCLR": {
            "value": "true"
          },
          "SSET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "blk_mem_gen_0/addra"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "c_counter_binary_0/CLK",
          "blk_mem_gen_0/clka"
        ]
      },
      "en_1": {
        "ports": [
          "en",
          "blk_mem_gen_0/ena",
          "c_counter_binary_0/CE"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "c_counter_binary_0/SCLR"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "dout"
        ]
      }
    }
  }
}