

================================================================
== Vivado HLS Report for 'compensator'
================================================================
* Date:           Wed Mar 17 00:21:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        BME280_CompAccellerator
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.882 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 102
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.74>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%hum_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %hum_raw) nounwind" [hls_src/BME280_Compensation.c:4]   --->   Operation 103 'read' 'hum_raw_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%pres_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pres_raw) nounwind" [hls_src/BME280_Compensation.c:4]   --->   Operation 104 'read' 'pres_raw_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%temp_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %temp_raw) nounwind" [hls_src/BME280_Compensation.c:4]   --->   Operation 105 'read' 'temp_raw_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %temp_raw_read, i32 3, i32 31)" [hls_src/BME280_Compensation.c:25]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i29 %trunc_ln to i32" [hls_src/BME280_Compensation.c:25]   --->   Operation 107 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (7.74ns)   --->   "%mul_ln25 = mul i32 26542, %sext_ln25" [hls_src/BME280_Compensation.c:25]   --->   Operation 108 'mul' 'mul_ln25' <Predicate = true> <Delay = 7.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %temp_raw_read, i32 4, i32 31)" [hls_src/BME280_Compensation.c:26]   --->   Operation 109 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i28 %trunc_ln1 to i29" [hls_src/BME280_Compensation.c:26]   --->   Operation 110 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.56ns)   --->   "%add_ln26 = add i29 -28237, %sext_ln26" [hls_src/BME280_Compensation.c:26]   --->   Operation 111 'add' 'add_ln26' <Predicate = true> <Delay = 2.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.74>
ST_2 : Operation 112 [1/1] (2.70ns)   --->   "%add_ln25 = add i32 -1498932908, %mul_ln25" [hls_src/BME280_Compensation.c:25]   --->   Operation 112 'add' 'add_ln25' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%var1_s32 = ashr i32 %add_ln25, 11" [hls_src/BME280_Compensation.c:25]   --->   Operation 113 'ashr' 'var1_s32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %var1_s32 to i22" [hls_src/BME280_Compensation.c:25]   --->   Operation 114 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %var1_s32, [62 x i8]* @p_str5, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:26]   --->   Operation 115 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i29 %add_ln26 to i32" [hls_src/BME280_Compensation.c:26]   --->   Operation 116 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (7.74ns)   --->   "%mul_ln26 = mul nsw i32 %sext_ln26_1, %sext_ln26_1" [hls_src/BME280_Compensation.c:26]   --->   Operation 117 'mul' 'mul_ln26' <Predicate = true> <Delay = 7.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %mul_ln26, i32 12, i32 31)" [hls_src/BME280_Compensation.c:26]   --->   Operation 118 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i20 %trunc_ln26_1 to i26" [hls_src/BME280_Compensation.c:26]   --->   Operation 119 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln26_1 = mul i26 50, %sext_ln26_2" [hls_src/BME280_Compensation.c:26]   --->   Operation 120 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul_ln26_1, i32 14, i32 25)" [hls_src/BME280_Compensation.c:26]   --->   Operation 121 'partselect' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %trunc_ln26_2 to i22" [hls_src/BME280_Compensation.c:26]   --->   Operation 122 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.35ns)   --->   "%t_fine = add i22 %trunc_ln25, %sext_ln26_3" [hls_src/BME280_Compensation.c:27]   --->   Operation 123 'add' 't_fine' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i22 %t_fine to i24" [hls_src/BME280_Compensation.c:27]   --->   Operation 124 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i22.i2(i22 %t_fine, i2 0)" [hls_src/BME280_Compensation.c:28]   --->   Operation 125 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_1 = add i24 128, %shl_ln" [hls_src/BME280_Compensation.c:28]   --->   Operation 126 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln28 = add i24 %sext_ln27, %add_ln28_1" [hls_src/BME280_Compensation.c:28]   --->   Operation 127 'add' 'add_ln28' <Predicate = true> <Delay = 4.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %add_ln28, i32 8, i32 23)" [hls_src/BME280_Compensation.c:28]   --->   Operation 128 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.35ns)   --->   "%add_ln31 = add i22 %t_fine, -128000" [hls_src/BME280_Compensation.c:31]   --->   Operation 129 'add' 'add_ln31' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln31_3 = sext i22 %add_ln31 to i26" [hls_src/BME280_Compensation.c:31]   --->   Operation 130 'sext' 'sext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = call i25 @_ssdm_op_BitConcatenate.i25.i22.i3(i22 %add_ln31, i3 0)" [hls_src/BME280_Compensation.c:32]   --->   Operation 131 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i25 %tmp_8 to i26" [hls_src/BME280_Compensation.c:32]   --->   Operation 132 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (2.45ns)   --->   "%sub_ln32 = sub i26 %sext_ln31_3, %sext_ln32" [hls_src/BME280_Compensation.c:32]   --->   Operation 133 'sub' 'sub_ln32' <Predicate = true> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (2.35ns)   --->   "%var1_s32_1 = add i22 -76800, %t_fine" [hls_src/BME280_Compensation.c:49]   --->   Operation 134 'add' 'var1_s32_1' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.88>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i22 %add_ln31 to i48" [hls_src/BME280_Compensation.c:31]   --->   Operation 135 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i26 %sub_ln32 to i48" [hls_src/BME280_Compensation.c:32]   --->   Operation 136 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (7.01ns)   --->   "%var2_s64 = mul i48 %sext_ln32_2, %sext_ln31" [hls_src/BME280_Compensation.c:32]   --->   Operation 137 'mul' 'var2_s64' <Predicate = true> <Delay = 7.01> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (7.01ns)   --->   "%empty_20 = mul i48 22282240, %sext_ln31" [hls_src/BME280_Compensation.c:31]   --->   Operation 138 'mul' 'empty_20' <Predicate = true> <Delay = 7.01> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i22 %var1_s32_1 to i29" [hls_src/BME280_Compensation.c:49]   --->   Operation 139 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%shl_ln50 = shl i32 %hum_raw_read, 14" [hls_src/BME280_Compensation.c:50]   --->   Operation 140 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node add_ln50)   --->   "%mul_ln50 = mul i29 -50, %sext_ln49" [hls_src/BME280_Compensation.c:50]   --->   Operation 141 'mul' 'mul_ln50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln50)   --->   "%sext_ln50_1 = sext i29 %mul_ln50 to i30" [hls_src/BME280_Compensation.c:50]   --->   Operation 142 'sext' 'sext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln50 = add i30 -277856256, %sext_ln50_1" [hls_src/BME280_Compensation.c:50]   --->   Operation 143 'add' 'add_ln50' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%sext_ln50_2 = sext i30 %add_ln50 to i32" [hls_src/BME280_Compensation.c:50]   --->   Operation 144 'sext' 'sext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln50_1 = add i32 %shl_ln50, %sext_ln50_2" [hls_src/BME280_Compensation.c:50]   --->   Operation 145 'add' 'add_ln50_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln50_1, i32 15, i32 31)" [hls_src/BME280_Compensation.c:50]   --->   Operation 146 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln50_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %var1_s32_1, i10 0)" [hls_src/BME280_Compensation.c:50]   --->   Operation 147 'bitconcatenate' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln50_2 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %var1_s32_1, i6 0)" [hls_src/BME280_Compensation.c:50]   --->   Operation 148 'bitconcatenate' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln50_3 = sext i28 %shl_ln50_2 to i32" [hls_src/BME280_Compensation.c:50]   --->   Operation 149 'sext' 'sext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (2.70ns)   --->   "%sub_ln50 = sub i32 %shl_ln50_1, %sext_ln50_3" [hls_src/BME280_Compensation.c:50]   --->   Operation 150 'sub' 'sub_ln50' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_14 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sub_ln50, i32 15, i32 31)" [hls_src/BME280_Compensation.c:50]   --->   Operation 151 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.60>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i48 %var2_s64 to i64" [hls_src/BME280_Compensation.c:32]   --->   Operation 152 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i48 %var2_s64, [62 x i8]* @p_str15, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:33]   --->   Operation 153 'specfucore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (2.70ns)   --->   "%sub_ln41 = sub nsw i32 1048576, %pres_raw_read" [hls_src/BME280_Compensation.c:41]   --->   Operation 154 'sub' 'sub_ln41' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %sub_ln41, [60 x i8]* @p_str19, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:42]   --->   Operation 155 'specfucore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1 = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %sub_ln41, i31 0)" [hls_src/BME280_Compensation.c:42]   --->   Operation 156 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i63 %shl_ln1 to i64" [hls_src/BME280_Compensation.c:42]   --->   Operation 157 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast = sext i48 %empty_20 to i50" [hls_src/BME280_Compensation.c:31]   --->   Operation 158 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (3.16ns)   --->   "%add_ln34 = add i50 -265944374968320, %p_cast" [hls_src/BME280_Compensation.c:34]   --->   Operation 159 'add' 'add_ln34' <Predicate = true> <Delay = 3.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i50 %add_ln34 to i64" [hls_src/BME280_Compensation.c:34]   --->   Operation 160 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%var2_s64_2 = add i64 %sext_ln42, %sext_ln34" [hls_src/BME280_Compensation.c:34]   --->   Operation 161 'add' 'var2_s64_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%sub_ln42 = sub i64 %var2_s64_2, %sext_ln32_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 162 'sub' 'sub_ln42' <Predicate = true> <Delay = 5.44> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%and_ln50_1 = call i22 @_ssdm_op_BitConcatenate.i22.i17.i5(i17 %tmp_14, i5 0)" [hls_src/BME280_Compensation.c:50]   --->   Operation 163 'bitconcatenate' 'and_ln50_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.99ns)   --->   "%xor_ln50 = xor i22 %and_ln50_1, -2097152" [hls_src/BME280_Compensation.c:50]   --->   Operation 164 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i22 %xor_ln50 to i31" [hls_src/BME280_Compensation.c:50]   --->   Operation 165 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (3.36ns) (grouped into DSP with root node add_ln50_2)   --->   "%mul_ln50_1 = mul i31 386, %zext_ln50_1" [hls_src/BME280_Compensation.c:50]   --->   Operation 166 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln50_2 = add i31 8192, %mul_ln50_1" [hls_src/BME280_Compensation.c:50]   --->   Operation 167 'add' 'add_ln50_2' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_15 = call i17 @_ssdm_op_PartSelect.i17.i31.i32.i32(i31 %add_ln50_2, i32 14, i32 30)" [hls_src/BME280_Compensation.c:50]   --->   Operation 168 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i22 %add_ln31 to i35" [hls_src/BME280_Compensation.c:31]   --->   Operation 169 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln35 = mul i35 3024, %sext_ln31_1" [hls_src/BME280_Compensation.c:35]   --->   Operation 170 'mul' 'mul_ln35' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [5/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 3125, %sub_ln42" [hls_src/BME280_Compensation.c:42]   --->   Operation 171 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i17 %trunc_ln8 to i32" [hls_src/BME280_Compensation.c:50]   --->   Operation 172 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i17 %tmp_15 to i32" [hls_src/BME280_Compensation.c:50]   --->   Operation 173 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (7.18ns) (root node of the DSP)   --->   "%var1_s32_2 = mul nsw i32 %sext_ln50, %zext_ln50" [hls_src/BME280_Compensation.c:50]   --->   Operation 174 'mul' 'var1_s32_2' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %var1_s32_2, i32 15, i32 31)" [hls_src/BME280_Compensation.c:53]   --->   Operation 175 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i22 %add_ln31 to i53" [hls_src/BME280_Compensation.c:31]   --->   Operation 176 'sext' 'sext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i22 %add_ln31 to i48" [hls_src/BME280_Compensation.c:35]   --->   Operation 177 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i22 %add_ln31, [62 x i8]* @p_str13, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:32]   --->   Operation 178 'specfucore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i35 %mul_ln35 to i53" [hls_src/BME280_Compensation.c:35]   --->   Operation 179 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (8.46ns)   --->   "%mul_ln35_1 = mul i53 %sext_ln31_2, %sext_ln35" [hls_src/BME280_Compensation.c:35]   --->   Operation 180 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 8.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_10 = call i45 @_ssdm_op_PartSelect.i45.i53.i32.i32(i53 %mul_ln35_1, i32 8, i32 52)" [hls_src/BME280_Compensation.c:35]   --->   Operation 181 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (7.25ns)   --->   "%mul_ln35_2 = mul i48 -43356160, %sext_ln35_1" [hls_src/BME280_Compensation.c:35]   --->   Operation 182 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 7.25> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [4/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 3125, %sub_ln42" [hls_src/BME280_Compensation.c:42]   --->   Operation 183 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i17 %trunc_ln9 to i32" [hls_src/BME280_Compensation.c:53]   --->   Operation 184 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln53 = mul nsw i32 %sext_ln53, %sext_ln53" [hls_src/BME280_Compensation.c:53]   --->   Operation 185 'mul' 'mul_ln53' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %mul_ln53, i32 7, i32 31)" [hls_src/BME280_Compensation.c:53]   --->   Operation 186 'partselect' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.18>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i45 %tmp_10 to i48" [hls_src/BME280_Compensation.c:35]   --->   Operation 187 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (3.13ns)   --->   "%var1_s64 = add i48 %sext_ln35_2, %mul_ln35_2" [hls_src/BME280_Compensation.c:35]   --->   Operation 188 'add' 'var1_s64' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [3/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 3125, %sub_ln42" [hls_src/BME280_Compensation.c:42]   --->   Operation 189 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i25 %trunc_ln53_1 to i32" [hls_src/BME280_Compensation.c:53]   --->   Operation 190 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln53_1 = mul nsw i32 75, %sext_ln53_1" [hls_src/BME280_Compensation.c:53]   --->   Operation 191 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mul_ln53_1, i32 4, i32 31)" [hls_src/BME280_Compensation.c:53]   --->   Operation 192 'partselect' 'trunc_ln53_2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.57>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i48 %var1_s64 to i63" [hls_src/BME280_Compensation.c:35]   --->   Operation 193 'sext' 'sext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [2/2] (8.57ns)   --->   "%mul_ln36 = mul i63 36931, %sext_ln35_3" [hls_src/BME280_Compensation.c:36]   --->   Operation 194 'mul' 'mul_ln36' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [2/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 3125, %sub_ln42" [hls_src/BME280_Compensation.c:42]   --->   Operation 195 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i28 %trunc_ln53_2 to i32" [hls_src/BME280_Compensation.c:53]   --->   Operation 196 'sext' 'sext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (2.70ns)   --->   "%var1_s32_3 = sub nsw i32 %var1_s32_2, %sext_ln53_2" [hls_src/BME280_Compensation.c:53]   --->   Operation 197 'sub' 'var1_s32_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %var1_s32_3 to i31" [hls_src/BME280_Compensation.c:53]   --->   Operation 198 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %var1_s32_3, i32 31)" [hls_src/BME280_Compensation.c:54]   --->   Operation 199 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.94ns)   --->   "%var1_s32_4 = select i1 %tmp_16, i31 0, i31 %trunc_ln53" [hls_src/BME280_Compensation.c:54]   --->   Operation 200 'select' 'var1_s32_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (2.43ns)   --->   "%icmp_ln55 = icmp ugt i31 %var1_s32_4, 419430400" [hls_src/BME280_Compensation.c:55]   --->   Operation 201 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_17 = call i17 @_ssdm_op_PartSelect.i17.i31.i32.i32(i31 %var1_s32_4, i32 12, i32 28)" [hls_src/BME280_Compensation.c:56]   --->   Operation 202 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.31ns)   --->   "%select_ln55 = select i1 %icmp_ln55, i17 -28672, i17 %tmp_17" [hls_src/BME280_Compensation.c:55]   --->   Operation 203 'select' 'select_ln55' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.57>
ST_11 : Operation 204 [1/2] (8.57ns)   --->   "%mul_ln36 = mul i63 36931, %sext_ln35_3" [hls_src/BME280_Compensation.c:36]   --->   Operation 204 'mul' 'mul_ln36' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 3125, %sub_ln42" [hls_src/BME280_Compensation.c:42]   --->   Operation 205 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.61>
ST_12 : Operation 206 [1/1] (3.53ns)   --->   "%add_ln36 = add i63 -4025795854404157440, %mul_ln36" [hls_src/BME280_Compensation.c:36]   --->   Operation 206 'add' 'add_ln36' <Predicate = true> <Delay = 3.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_13 = call i30 @_ssdm_op_PartSelect.i30.i63.i32.i32(i63 %add_ln36, i32 33, i32 62)" [hls_src/BME280_Compensation.c:36]   --->   Operation 207 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%var1_s64_1 = zext i30 %tmp_13 to i64" [hls_src/BME280_Compensation.c:36]   --->   Operation 208 'zext' 'var1_s64_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [68/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 209 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.08>
ST_13 : Operation 210 [67/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 210 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.08>
ST_14 : Operation 211 [66/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 211 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.08>
ST_15 : Operation 212 [65/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 212 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.08>
ST_16 : Operation 213 [64/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 213 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.08>
ST_17 : Operation 214 [63/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 214 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.08>
ST_18 : Operation 215 [62/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 215 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.08>
ST_19 : Operation 216 [61/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 216 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.08>
ST_20 : Operation 217 [60/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 217 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.08>
ST_21 : Operation 218 [59/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 218 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.08>
ST_22 : Operation 219 [58/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 219 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.08>
ST_23 : Operation 220 [57/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 220 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.08>
ST_24 : Operation 221 [56/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 221 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.08>
ST_25 : Operation 222 [55/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 222 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.08>
ST_26 : Operation 223 [54/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 223 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.08>
ST_27 : Operation 224 [53/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 224 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.08>
ST_28 : Operation 225 [52/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 225 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.08>
ST_29 : Operation 226 [51/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 226 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.08>
ST_30 : Operation 227 [50/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 227 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.08>
ST_31 : Operation 228 [49/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 228 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.08>
ST_32 : Operation 229 [48/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 229 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.08>
ST_33 : Operation 230 [47/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 230 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.08>
ST_34 : Operation 231 [46/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 231 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.08>
ST_35 : Operation 232 [45/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 232 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.08>
ST_36 : Operation 233 [44/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 233 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.08>
ST_37 : Operation 234 [43/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 234 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.08>
ST_38 : Operation 235 [42/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 235 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.08>
ST_39 : Operation 236 [41/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 236 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.08>
ST_40 : Operation 237 [40/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 237 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.08>
ST_41 : Operation 238 [39/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 238 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.08>
ST_42 : Operation 239 [38/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 239 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.08>
ST_43 : Operation 240 [37/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 240 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.08>
ST_44 : Operation 241 [36/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 241 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.08>
ST_45 : Operation 242 [35/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 242 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.08>
ST_46 : Operation 243 [34/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 243 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.08>
ST_47 : Operation 244 [33/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 244 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.08>
ST_48 : Operation 245 [32/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 245 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.08>
ST_49 : Operation 246 [31/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 246 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.08>
ST_50 : Operation 247 [30/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 247 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.08>
ST_51 : Operation 248 [29/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 248 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.08>
ST_52 : Operation 249 [28/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 249 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.08>
ST_53 : Operation 250 [27/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 250 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.08>
ST_54 : Operation 251 [26/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 251 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.08>
ST_55 : Operation 252 [25/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 252 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.08>
ST_56 : Operation 253 [24/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 253 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.08>
ST_57 : Operation 254 [23/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 254 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.08>
ST_58 : Operation 255 [22/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 255 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.08>
ST_59 : Operation 256 [21/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 256 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.08>
ST_60 : Operation 257 [20/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 257 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.08>
ST_61 : Operation 258 [19/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 258 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.08>
ST_62 : Operation 259 [18/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 259 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.08>
ST_63 : Operation 260 [17/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 260 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.02>
ST_64 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %trunc_ln2 to i32" [hls_src/BME280_Compensation.c:28]   --->   Operation 261 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 262 [6/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln28 to double" [hls_src/BME280_Compensation.c:28]   --->   Operation 262 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 263 [16/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 263 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.02>
ST_65 : Operation 264 [5/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln28 to double" [hls_src/BME280_Compensation.c:28]   --->   Operation 264 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 265 [15/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 265 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.02>
ST_66 : Operation 266 [4/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln28 to double" [hls_src/BME280_Compensation.c:28]   --->   Operation 266 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 267 [14/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 267 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.02>
ST_67 : Operation 268 [3/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln28 to double" [hls_src/BME280_Compensation.c:28]   --->   Operation 268 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 269 [13/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 269 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.02>
ST_68 : Operation 270 [2/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln28 to double" [hls_src/BME280_Compensation.c:28]   --->   Operation 270 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 271 [12/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 271 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.02>
ST_69 : Operation 272 [1/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln28 to double" [hls_src/BME280_Compensation.c:28]   --->   Operation 272 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 273 [11/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 273 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.66>
ST_70 : Operation 274 [31/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 274 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 275 [10/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 275 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.66>
ST_71 : Operation 276 [30/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 276 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 277 [9/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 277 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.66>
ST_72 : Operation 278 [29/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 278 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 279 [8/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 279 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.66>
ST_73 : Operation 280 [28/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 280 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 281 [7/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 281 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.66>
ST_74 : Operation 282 [27/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 282 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 283 [6/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 283 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.66>
ST_75 : Operation 284 [26/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 284 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 285 [5/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 285 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.66>
ST_76 : Operation 286 [25/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 286 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 287 [4/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 287 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.66>
ST_77 : Operation 288 [24/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 288 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 289 [3/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 289 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.66>
ST_78 : Operation 290 [23/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 290 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 291 [2/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 291 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 8.66>
ST_79 : Operation 292 [22/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 292 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 293 [1/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln42, %var1_s64_1" [hls_src/BME280_Compensation.c:42]   --->   Operation 293 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i51 @_ssdm_op_PartSelect.i51.i64.i32.i32(i64 %p_fine, i32 13, i32 63)" [hls_src/BME280_Compensation.c:43]   --->   Operation 294 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 8.66>
ST_80 : Operation 295 [21/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 295 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i51 %trunc_ln5 to i64" [hls_src/BME280_Compensation.c:43]   --->   Operation 296 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 297 [2/2] (8.57ns)   --->   "%mul_ln43 = mul i64 4285, %sext_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 297 'mul' 'mul_ln43' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.66>
ST_81 : Operation 298 [20/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 298 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 299 [1/2] (8.57ns)   --->   "%mul_ln43 = mul i64 4285, %sext_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 299 'mul' 'mul_ln43' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.66>
ST_82 : Operation 300 [19/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 300 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 301 [5/5] (6.89ns)   --->   "%mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 301 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 302 [5/5] (6.89ns)   --->   "%mul_ln44 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:44]   --->   Operation 302 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.66>
ST_83 : Operation 303 [18/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 303 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 304 [4/5] (6.89ns)   --->   "%mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 304 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 305 [4/5] (6.89ns)   --->   "%mul_ln44 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:44]   --->   Operation 305 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.66>
ST_84 : Operation 306 [17/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 306 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 307 [3/5] (6.89ns)   --->   "%mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 307 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 308 [3/5] (6.89ns)   --->   "%mul_ln44 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:44]   --->   Operation 308 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.66>
ST_85 : Operation 309 [16/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 309 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 310 [2/5] (6.89ns)   --->   "%mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 310 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 311 [2/5] (6.89ns)   --->   "%mul_ln44 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:44]   --->   Operation 311 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.66>
ST_86 : Operation 312 [15/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 312 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 313 [1/5] (6.89ns)   --->   "%mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 313 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %mul_ln43_1, i32 25, i32 63)" [hls_src/BME280_Compensation.c:43]   --->   Operation 314 'partselect' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 315 [1/5] (6.89ns)   --->   "%mul_ln44 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:44]   --->   Operation 315 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %mul_ln44, i32 19, i32 63)" [hls_src/BME280_Compensation.c:44]   --->   Operation 316 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 8.66>
ST_87 : Operation 317 [14/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 317 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i39 %trunc_ln43_1 to i46" [hls_src/BME280_Compensation.c:43]   --->   Operation 318 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i45 %trunc_ln6 to i46" [hls_src/BME280_Compensation.c:44]   --->   Operation 319 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 320 [1/1] (3.03ns)   --->   "%add_ln45 = add i46 %sext_ln43_1, %sext_ln44" [hls_src/BME280_Compensation.c:45]   --->   Operation 320 'add' 'add_ln45' <Predicate = true> <Delay = 3.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i46 %add_ln45 to i64" [hls_src/BME280_Compensation.c:45]   --->   Operation 321 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 322 [1/1] (3.56ns)   --->   "%add_ln45_1 = add i64 %p_fine, %sext_ln45" [hls_src/BME280_Compensation.c:45]   --->   Operation 322 'add' 'add_ln45_1' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %add_ln45_1, i32 8, i32 63)" [hls_src/BME280_Compensation.c:45]   --->   Operation 323 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 88 <SV = 87> <Delay = 8.66>
ST_88 : Operation 324 [13/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 324 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i56 %trunc_ln7 to i57" [hls_src/BME280_Compensation.c:45]   --->   Operation 325 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 326 [1/1] (3.35ns)   --->   "%add_ln45_2 = add i57 158400, %sext_ln45_1" [hls_src/BME280_Compensation.c:45]   --->   Operation 326 'add' 'add_ln45_2' <Predicate = true> <Delay = 3.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.66>
ST_89 : Operation 327 [12/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 327 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i57 %add_ln45_2 to i64" [hls_src/BME280_Compensation.c:45]   --->   Operation 328 'sext' 'sext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 329 [6/6] (6.02ns)   --->   "%tmp_3 = sitofp i64 %sext_ln45_2 to double" [hls_src/BME280_Compensation.c:45]   --->   Operation 329 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i17 %select_ln55 to i32" [hls_src/BME280_Compensation.c:56]   --->   Operation 330 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 331 [6/6] (6.02ns)   --->   "%tmp_6 = sitofp i32 %zext_ln56 to double" [hls_src/BME280_Compensation.c:56]   --->   Operation 331 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.66>
ST_90 : Operation 332 [11/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 332 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 333 [5/6] (6.02ns)   --->   "%tmp_3 = sitofp i64 %sext_ln45_2 to double" [hls_src/BME280_Compensation.c:45]   --->   Operation 333 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 334 [5/6] (6.02ns)   --->   "%tmp_6 = sitofp i32 %zext_ln56 to double" [hls_src/BME280_Compensation.c:56]   --->   Operation 334 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.66>
ST_91 : Operation 335 [10/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 335 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 336 [4/6] (6.02ns)   --->   "%tmp_3 = sitofp i64 %sext_ln45_2 to double" [hls_src/BME280_Compensation.c:45]   --->   Operation 336 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 337 [4/6] (6.02ns)   --->   "%tmp_6 = sitofp i32 %zext_ln56 to double" [hls_src/BME280_Compensation.c:56]   --->   Operation 337 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.66>
ST_92 : Operation 338 [9/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 338 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 339 [3/6] (6.02ns)   --->   "%tmp_3 = sitofp i64 %sext_ln45_2 to double" [hls_src/BME280_Compensation.c:45]   --->   Operation 339 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 340 [3/6] (6.02ns)   --->   "%tmp_6 = sitofp i32 %zext_ln56 to double" [hls_src/BME280_Compensation.c:56]   --->   Operation 340 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.66>
ST_93 : Operation 341 [8/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 341 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 342 [2/6] (6.02ns)   --->   "%tmp_3 = sitofp i64 %sext_ln45_2 to double" [hls_src/BME280_Compensation.c:45]   --->   Operation 342 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 343 [2/6] (6.02ns)   --->   "%tmp_6 = sitofp i32 %zext_ln56 to double" [hls_src/BME280_Compensation.c:56]   --->   Operation 343 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.66>
ST_94 : Operation 344 [7/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 344 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 345 [1/6] (6.02ns)   --->   "%tmp_3 = sitofp i64 %sext_ln45_2 to double" [hls_src/BME280_Compensation.c:45]   --->   Operation 345 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 346 [1/6] (6.02ns)   --->   "%tmp_6 = sitofp i32 %zext_ln56 to double" [hls_src/BME280_Compensation.c:56]   --->   Operation 346 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.66>
ST_95 : Operation 347 [6/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 347 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 348 [6/6] (7.79ns)   --->   "%tmp_4 = fmul double %tmp_3, 3.906250e-03" [hls_src/BME280_Compensation.c:45]   --->   Operation 348 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 349 [6/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_6, 9.765625e-04" [hls_src/BME280_Compensation.c:56]   --->   Operation 349 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 8.66>
ST_96 : Operation 350 [5/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 350 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 351 [5/6] (7.79ns)   --->   "%tmp_4 = fmul double %tmp_3, 3.906250e-03" [hls_src/BME280_Compensation.c:45]   --->   Operation 351 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 352 [5/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_6, 9.765625e-04" [hls_src/BME280_Compensation.c:56]   --->   Operation 352 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.66>
ST_97 : Operation 353 [4/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 353 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 354 [4/6] (7.79ns)   --->   "%tmp_4 = fmul double %tmp_3, 3.906250e-03" [hls_src/BME280_Compensation.c:45]   --->   Operation 354 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 355 [4/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_6, 9.765625e-04" [hls_src/BME280_Compensation.c:56]   --->   Operation 355 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 8.66>
ST_98 : Operation 356 [3/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 356 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 357 [3/6] (7.79ns)   --->   "%tmp_4 = fmul double %tmp_3, 3.906250e-03" [hls_src/BME280_Compensation.c:45]   --->   Operation 357 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 358 [3/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_6, 9.765625e-04" [hls_src/BME280_Compensation.c:56]   --->   Operation 358 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 8.66>
ST_99 : Operation 359 [2/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 359 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 360 [2/6] (7.79ns)   --->   "%tmp_4 = fmul double %tmp_3, 3.906250e-03" [hls_src/BME280_Compensation.c:45]   --->   Operation 360 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 361 [2/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_6, 9.765625e-04" [hls_src/BME280_Compensation.c:56]   --->   Operation 361 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.66>
ST_100 : Operation 362 [1/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:28]   --->   Operation 362 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 363 [1/6] (7.79ns)   --->   "%tmp_4 = fmul double %tmp_3, 3.906250e-03" [hls_src/BME280_Compensation.c:45]   --->   Operation 363 'dmul' 'tmp_4' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 364 [1/6] (7.79ns)   --->   "%tmp_7 = fmul double %tmp_6, 9.765625e-04" [hls_src/BME280_Compensation.c:56]   --->   Operation 364 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.16>
ST_101 : Operation 365 [2/2] (5.16ns)   --->   "%temp_comp_var = fptrunc double %tmp_1 to float" [hls_src/BME280_Compensation.c:28]   --->   Operation 365 'fptrunc' 'temp_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 366 [2/2] (5.16ns)   --->   "%pres_comp_var = fptrunc double %tmp_4 to float" [hls_src/BME280_Compensation.c:45]   --->   Operation 366 'fptrunc' 'pres_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 367 [2/2] (5.16ns)   --->   "%hum_comp_var = fptrunc double %tmp_7 to float" [hls_src/BME280_Compensation.c:56]   --->   Operation 367 'fptrunc' 'hum_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.16>
ST_102 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %temp_comp) nounwind, !map !7"   --->   Operation 368 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %pres_comp) nounwind, !map !13"   --->   Operation 369 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %hum_comp) nounwind, !map !17"   --->   Operation 370 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %temp_raw) nounwind, !map !21"   --->   Operation 371 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pres_raw) nounwind, !map !27"   --->   Operation 372 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hum_raw) nounwind, !map !31"   --->   Operation 373 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @compensator_str) nounwind"   --->   Operation 374 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 25, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:6]   --->   Operation 375 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %hum_raw, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:6]   --->   Operation 376 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pres_raw, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:7]   --->   Operation 377 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %temp_raw, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:8]   --->   Operation 378 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %hum_comp, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:9]   --->   Operation 379 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %pres_comp, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:10]   --->   Operation 380 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %temp_comp, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:11]   --->   Operation 381 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:12]   --->   Operation 382 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @p_str5) nounwind" [hls_src/BME280_Compensation.c:26]   --->   Operation 383 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 384 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @p_str5, i32 %tmp_2) nounwind" [hls_src/BME280_Compensation.c:27]   --->   Operation 384 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([67 x i8]* @p_str11) nounwind" [hls_src/BME280_Compensation.c:29]   --->   Operation 385 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 386 [1/2] (5.16ns)   --->   "%temp_comp_var = fptrunc double %tmp_1 to float" [hls_src/BME280_Compensation.c:28]   --->   Operation 386 'fptrunc' 'temp_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %temp_comp_var, [67 x i8]* @p_str11, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:29]   --->   Operation 387 'specfucore' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 388 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([67 x i8]* @p_str11, i32 %tmp_9) nounwind" [hls_src/BME280_Compensation.c:30]   --->   Operation 388 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @p_str13) nounwind" [hls_src/BME280_Compensation.c:32]   --->   Operation 389 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 390 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @p_str13, i32 %tmp_s) nounwind" [hls_src/BME280_Compensation.c:33]   --->   Operation 390 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @p_str15) nounwind" [hls_src/BME280_Compensation.c:33]   --->   Operation 391 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 392 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @p_str15, i32 %tmp_5) nounwind" [hls_src/BME280_Compensation.c:34]   --->   Operation 392 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @p_str19) nounwind" [hls_src/BME280_Compensation.c:42]   --->   Operation 393 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 394 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @p_str19, i32 %tmp_11) nounwind" [hls_src/BME280_Compensation.c:43]   --->   Operation 394 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 395 [1/2] (5.16ns)   --->   "%pres_comp_var = fptrunc double %tmp_4 to float" [hls_src/BME280_Compensation.c:45]   --->   Operation 395 'fptrunc' 'pres_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([66 x i8]* @p_str21) nounwind" [hls_src/BME280_Compensation.c:57]   --->   Operation 396 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 397 [1/2] (5.16ns)   --->   "%hum_comp_var = fptrunc double %tmp_7 to float" [hls_src/BME280_Compensation.c:56]   --->   Operation 397 'fptrunc' 'hum_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %hum_comp_var, [66 x i8]* @p_str21, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hls_src/BME280_Compensation.c:57]   --->   Operation 398 'specfucore' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 399 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([66 x i8]* @p_str21, i32 %tmp_12) nounwind" [hls_src/BME280_Compensation.c:58]   --->   Operation 399 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 400 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %temp_comp, float %temp_comp_var) nounwind" [hls_src/BME280_Compensation.c:58]   --->   Operation 400 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_102 : Operation 401 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %pres_comp, float %pres_comp_var) nounwind" [hls_src/BME280_Compensation.c:59]   --->   Operation 401 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_102 : Operation 402 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %hum_comp, float %hum_comp_var) nounwind" [hls_src/BME280_Compensation.c:60]   --->   Operation 402 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_102 : Operation 403 [1/1] (0.00ns)   --->   "ret void" [hls_src/BME280_Compensation.c:61]   --->   Operation 403 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.74ns
The critical path consists of the following:
	s_axi read on port 'temp_raw' (hls_src/BME280_Compensation.c:4) [16]  (1 ns)
	'mul' operation ('mul_ln25', hls_src/BME280_Compensation.c:25) [28]  (7.74 ns)

 <State 2>: 7.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', hls_src/BME280_Compensation.c:26) [38]  (7.74 ns)

 <State 3>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln26_1', hls_src/BME280_Compensation.c:26) [41]  (7.18 ns)

 <State 4>: 7.17ns
The critical path consists of the following:
	'add' operation ('t_fine', hls_src/BME280_Compensation.c:27) [44]  (2.35 ns)
	'add' operation ('add_ln31', hls_src/BME280_Compensation.c:31) [58]  (2.35 ns)
	'sub' operation ('sub_ln32', hls_src/BME280_Compensation.c:32) [69]  (2.46 ns)

 <State 5>: 9.88ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln50', hls_src/BME280_Compensation.c:50) [123]  (3.36 ns)
	'add' operation of DSP[125] ('add_ln50', hls_src/BME280_Compensation.c:50) [125]  (3.82 ns)
	'add' operation ('add_ln50_1', hls_src/BME280_Compensation.c:50) [127]  (2.7 ns)

 <State 6>: 8.6ns
The critical path consists of the following:
	'add' operation ('add_ln34', hls_src/BME280_Compensation.c:34) [95]  (3.16 ns)
	'add' operation ('var2_s64_2', hls_src/BME280_Compensation.c:34) [97]  (0 ns)
	'sub' operation ('sub_ln42', hls_src/BME280_Compensation.c:42) [98]  (5.44 ns)

 <State 7>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[75] ('mul_ln35', hls_src/BME280_Compensation.c:35) [75]  (7.18 ns)

 <State 8>: 8.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_1', hls_src/BME280_Compensation.c:35) [77]  (8.46 ns)

 <State 9>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[148] ('mul_ln53_1', hls_src/BME280_Compensation.c:53) [148]  (7.18 ns)

 <State 10>: 8.57ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', hls_src/BME280_Compensation.c:36) [83]  (8.57 ns)

 <State 11>: 8.57ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', hls_src/BME280_Compensation.c:36) [83]  (8.57 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'add' operation ('add_ln36', hls_src/BME280_Compensation.c:36) [84]  (3.53 ns)
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 13>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 14>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 15>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 16>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 17>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 18>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 19>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 20>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 21>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 22>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 23>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 24>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 25>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 26>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 27>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 28>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 29>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 30>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 31>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 32>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 33>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 34>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 35>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 36>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 37>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 38>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 39>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 40>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 41>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 42>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 43>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 44>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 45>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 46>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 47>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 48>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 49>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 50>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 51>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 52>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 53>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 54>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 55>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 56>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 57>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 58>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 59>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 60>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 61>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 62>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 63>: 5.08ns
The critical path consists of the following:
	'sdiv' operation ('p_fine', hls_src/BME280_Compensation.c:42) [100]  (5.08 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('tmp', hls_src/BME280_Compensation.c:28) [52]  (6.02 ns)

 <State 65>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('tmp', hls_src/BME280_Compensation.c:28) [52]  (6.02 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('tmp', hls_src/BME280_Compensation.c:28) [52]  (6.02 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('tmp', hls_src/BME280_Compensation.c:28) [52]  (6.02 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('tmp', hls_src/BME280_Compensation.c:28) [52]  (6.02 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'sitodp' operation ('tmp', hls_src/BME280_Compensation.c:28) [52]  (6.02 ns)

 <State 70>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 71>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 72>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 73>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 74>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 75>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 76>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 77>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 78>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 79>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 80>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 81>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 82>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 83>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 84>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 85>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 86>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 87>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 88>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 89>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 90>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 91>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 92>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 93>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 94>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 95>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 96>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 97>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 98>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 99>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 100>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1', hls_src/BME280_Compensation.c:28) [53]  (8.66 ns)

 <State 101>: 5.17ns
The critical path consists of the following:
	'fptrunc' operation ('temp_comp_var', hls_src/BME280_Compensation.c:28) [54]  (5.17 ns)

 <State 102>: 6.17ns
The critical path consists of the following:
	'fptrunc' operation ('temp_comp_var', hls_src/BME280_Compensation.c:28) [54]  (5.17 ns)
	s_axi write on port 'temp_comp' (hls_src/BME280_Compensation.c:58) [165]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
