
STM32_Lab_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c08  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d14  08002d14  00012d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d38  08002d38  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  08002d38  08002d38  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d38  08002d38  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d38  08002d38  00012d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  08002d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000050  08002d90  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08002d90  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098e9  00000000  00000000  00020079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bde  00000000  00000000  00029962  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  0002b540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002bf88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f72  00000000  00000000  0002c8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c2a0  00000000  00000000  00043832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082605  00000000  00000000  0004fad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d20d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002878  00000000  00000000  000d212c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000050 	.word	0x20000050
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cfc 	.word	0x08002cfc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000054 	.word	0x20000054
 8000148:	08002cfc 	.word	0x08002cfc

0800014c <fsm_automatic_run>:
 */


#include "fsm_automatic.h"

void fsm_automatic_run(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(status){
 8000150:	4ba2      	ldr	r3, [pc, #648]	; (80003dc <fsm_automatic_run+0x290>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b17      	cmp	r3, #23
 8000158:	f200 8138 	bhi.w	80003cc <fsm_automatic_run+0x280>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <fsm_automatic_run+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	080001c5 	.word	0x080001c5
 8000168:	080003cd 	.word	0x080003cd
 800016c:	080003cd 	.word	0x080003cd
 8000170:	080003cd 	.word	0x080003cd
 8000174:	080003cd 	.word	0x080003cd
 8000178:	080003cd 	.word	0x080003cd
 800017c:	080003cd 	.word	0x080003cd
 8000180:	080003cd 	.word	0x080003cd
 8000184:	080003cd 	.word	0x080003cd
 8000188:	080003cd 	.word	0x080003cd
 800018c:	080003cd 	.word	0x080003cd
 8000190:	080003cd 	.word	0x080003cd
 8000194:	080003cd 	.word	0x080003cd
 8000198:	080003cd 	.word	0x080003cd
 800019c:	080003cd 	.word	0x080003cd
 80001a0:	080003cd 	.word	0x080003cd
 80001a4:	080003cd 	.word	0x080003cd
 80001a8:	080003cd 	.word	0x080003cd
 80001ac:	080003cd 	.word	0x080003cd
 80001b0:	080003cd 	.word	0x080003cd
 80001b4:	080001e1 	.word	0x080001e1
 80001b8:	0800024f 	.word	0x0800024f
 80001bc:	080002d9 	.word	0x080002d9
 80001c0:	08000345 	.word	0x08000345
	case INIT:
		//TODO
		status = RED_GREEN;
 80001c4:	4b85      	ldr	r3, [pc, #532]	; (80003dc <fsm_automatic_run+0x290>)
 80001c6:	2215      	movs	r2, #21
 80001c8:	601a      	str	r2, [r3, #0]
		setTimer(0, durationGREEN);
 80001ca:	4b85      	ldr	r3, [pc, #532]	; (80003e0 <fsm_automatic_run+0x294>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	4619      	mov	r1, r3
 80001d0:	2000      	movs	r0, #0
 80001d2:	f001 f939 	bl	8001448 <setTimer>
		setTimerSecond(1000);
 80001d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001da:	f001 f919 	bl	8001410 <setTimerSecond>
		break;
 80001de:	e110      	b.n	8000402 <fsm_automatic_run+0x2b6>
	case RED_GREEN:
		//TODO
		Traffic_setColor(1, AUTO_RED);
 80001e0:	2102      	movs	r1, #2
 80001e2:	2001      	movs	r0, #1
 80001e4:	f000 fb2c 	bl	8000840 <Traffic_setColor>
		Traffic_setColor(2, AUTO_GREEN);
 80001e8:	2103      	movs	r1, #3
 80001ea:	2002      	movs	r0, #2
 80001ec:	f000 fb28 	bl	8000840 <Traffic_setColor>
		if (timerSecond == 1){
 80001f0:	4b7c      	ldr	r3, [pc, #496]	; (80003e4 <fsm_automatic_run+0x298>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d11b      	bne.n	8000230 <fsm_automatic_run+0xe4>
			setTimerSecond(1000);
 80001f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001fc:	f001 f908 	bl	8001410 <setTimerSecond>
			timerTraffic1--;
 8000200:	4b79      	ldr	r3, [pc, #484]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	3b01      	subs	r3, #1
 8000206:	4a78      	ldr	r2, [pc, #480]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000208:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 800020a:	4b78      	ldr	r3, [pc, #480]	; (80003ec <fsm_automatic_run+0x2a0>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	3b01      	subs	r3, #1
 8000210:	4a76      	ldr	r2, [pc, #472]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000212:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationYELLOW / 1000;
 8000214:	4b75      	ldr	r3, [pc, #468]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	2b00      	cmp	r3, #0
 800021a:	dc09      	bgt.n	8000230 <fsm_automatic_run+0xe4>
 800021c:	4b74      	ldr	r3, [pc, #464]	; (80003f0 <fsm_automatic_run+0x2a4>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a74      	ldr	r2, [pc, #464]	; (80003f4 <fsm_automatic_run+0x2a8>)
 8000222:	fb82 1203 	smull	r1, r2, r2, r3
 8000226:	1192      	asrs	r2, r2, #6
 8000228:	17db      	asrs	r3, r3, #31
 800022a:	1ad3      	subs	r3, r2, r3
 800022c:	4a6f      	ldr	r2, [pc, #444]	; (80003ec <fsm_automatic_run+0x2a0>)
 800022e:	6013      	str	r3, [r2, #0]
		}
		// State update
		if (timerFlag[0] == 1){
 8000230:	4b71      	ldr	r3, [pc, #452]	; (80003f8 <fsm_automatic_run+0x2ac>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	2b01      	cmp	r3, #1
 8000236:	f040 80cb 	bne.w	80003d0 <fsm_automatic_run+0x284>
			setTimer(0, durationYELLOW);
 800023a:	4b6d      	ldr	r3, [pc, #436]	; (80003f0 <fsm_automatic_run+0x2a4>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4619      	mov	r1, r3
 8000240:	2000      	movs	r0, #0
 8000242:	f001 f901 	bl	8001448 <setTimer>
			status = RED_YELLOW;
 8000246:	4b65      	ldr	r3, [pc, #404]	; (80003dc <fsm_automatic_run+0x290>)
 8000248:	2216      	movs	r2, #22
 800024a:	601a      	str	r2, [r3, #0]
		}
		break;
 800024c:	e0c0      	b.n	80003d0 <fsm_automatic_run+0x284>
	case RED_YELLOW:
		//TODO
		Traffic_setColor(1, AUTO_RED);
 800024e:	2102      	movs	r1, #2
 8000250:	2001      	movs	r0, #1
 8000252:	f000 faf5 	bl	8000840 <Traffic_setColor>
		Traffic_setColor(2, AUTO_YELLOW);
 8000256:	2104      	movs	r1, #4
 8000258:	2002      	movs	r0, #2
 800025a:	f000 faf1 	bl	8000840 <Traffic_setColor>
		if (timerSecond == 1){
 800025e:	4b61      	ldr	r3, [pc, #388]	; (80003e4 <fsm_automatic_run+0x298>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b01      	cmp	r3, #1
 8000264:	d129      	bne.n	80002ba <fsm_automatic_run+0x16e>
			setTimerSecond(1000);
 8000266:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800026a:	f001 f8d1 	bl	8001410 <setTimerSecond>
			timerTraffic1--;
 800026e:	4b5e      	ldr	r3, [pc, #376]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	3b01      	subs	r3, #1
 8000274:	4a5c      	ldr	r2, [pc, #368]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000276:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationGREEN / 1000;
 8000278:	4b5b      	ldr	r3, [pc, #364]	; (80003e8 <fsm_automatic_run+0x29c>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2b00      	cmp	r3, #0
 800027e:	dc09      	bgt.n	8000294 <fsm_automatic_run+0x148>
 8000280:	4b57      	ldr	r3, [pc, #348]	; (80003e0 <fsm_automatic_run+0x294>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a5b      	ldr	r2, [pc, #364]	; (80003f4 <fsm_automatic_run+0x2a8>)
 8000286:	fb82 1203 	smull	r1, r2, r2, r3
 800028a:	1192      	asrs	r2, r2, #6
 800028c:	17db      	asrs	r3, r3, #31
 800028e:	1ad3      	subs	r3, r2, r3
 8000290:	4a55      	ldr	r2, [pc, #340]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000292:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000294:	4b55      	ldr	r3, [pc, #340]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	3b01      	subs	r3, #1
 800029a:	4a54      	ldr	r2, [pc, #336]	; (80003ec <fsm_automatic_run+0x2a0>)
 800029c:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationRED / 1000;
 800029e:	4b53      	ldr	r3, [pc, #332]	; (80003ec <fsm_automatic_run+0x2a0>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	dc09      	bgt.n	80002ba <fsm_automatic_run+0x16e>
 80002a6:	4b55      	ldr	r3, [pc, #340]	; (80003fc <fsm_automatic_run+0x2b0>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	4a52      	ldr	r2, [pc, #328]	; (80003f4 <fsm_automatic_run+0x2a8>)
 80002ac:	fb82 1203 	smull	r1, r2, r2, r3
 80002b0:	1192      	asrs	r2, r2, #6
 80002b2:	17db      	asrs	r3, r3, #31
 80002b4:	1ad3      	subs	r3, r2, r3
 80002b6:	4a4d      	ldr	r2, [pc, #308]	; (80003ec <fsm_automatic_run+0x2a0>)
 80002b8:	6013      	str	r3, [r2, #0]
		}
		// State update
		if(timerFlag[0] == 1){
 80002ba:	4b4f      	ldr	r3, [pc, #316]	; (80003f8 <fsm_automatic_run+0x2ac>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	f040 8088 	bne.w	80003d4 <fsm_automatic_run+0x288>
			setTimer(0, durationGREEN);
 80002c4:	4b46      	ldr	r3, [pc, #280]	; (80003e0 <fsm_automatic_run+0x294>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4619      	mov	r1, r3
 80002ca:	2000      	movs	r0, #0
 80002cc:	f001 f8bc 	bl	8001448 <setTimer>
			status = GREEN_RED;
 80002d0:	4b42      	ldr	r3, [pc, #264]	; (80003dc <fsm_automatic_run+0x290>)
 80002d2:	2217      	movs	r2, #23
 80002d4:	601a      	str	r2, [r3, #0]
		}
		break;
 80002d6:	e07d      	b.n	80003d4 <fsm_automatic_run+0x288>
	case GREEN_RED:
		Traffic_setColor(1, AUTO_GREEN);
 80002d8:	2103      	movs	r1, #3
 80002da:	2001      	movs	r0, #1
 80002dc:	f000 fab0 	bl	8000840 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 80002e0:	2102      	movs	r1, #2
 80002e2:	2002      	movs	r0, #2
 80002e4:	f000 faac 	bl	8000840 <Traffic_setColor>
		if (timerSecond == 1){
 80002e8:	4b3e      	ldr	r3, [pc, #248]	; (80003e4 <fsm_automatic_run+0x298>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d11b      	bne.n	8000328 <fsm_automatic_run+0x1dc>
			setTimerSecond(1000);
 80002f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002f4:	f001 f88c 	bl	8001410 <setTimerSecond>
			timerTraffic1--;
 80002f8:	4b3b      	ldr	r3, [pc, #236]	; (80003e8 <fsm_automatic_run+0x29c>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	3b01      	subs	r3, #1
 80002fe:	4a3a      	ldr	r2, [pc, #232]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000300:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationYELLOW / 1000;
 8000302:	4b39      	ldr	r3, [pc, #228]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	2b00      	cmp	r3, #0
 8000308:	dc09      	bgt.n	800031e <fsm_automatic_run+0x1d2>
 800030a:	4b39      	ldr	r3, [pc, #228]	; (80003f0 <fsm_automatic_run+0x2a4>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4a39      	ldr	r2, [pc, #228]	; (80003f4 <fsm_automatic_run+0x2a8>)
 8000310:	fb82 1203 	smull	r1, r2, r2, r3
 8000314:	1192      	asrs	r2, r2, #6
 8000316:	17db      	asrs	r3, r3, #31
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	4a33      	ldr	r2, [pc, #204]	; (80003e8 <fsm_automatic_run+0x29c>)
 800031c:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 800031e:	4b33      	ldr	r3, [pc, #204]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	3b01      	subs	r3, #1
 8000324:	4a31      	ldr	r2, [pc, #196]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000326:	6013      	str	r3, [r2, #0]
		}
		// State update
		if(timerFlag[0] == 1){
 8000328:	4b33      	ldr	r3, [pc, #204]	; (80003f8 <fsm_automatic_run+0x2ac>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d153      	bne.n	80003d8 <fsm_automatic_run+0x28c>
			setTimer(0, durationYELLOW);
 8000330:	4b2f      	ldr	r3, [pc, #188]	; (80003f0 <fsm_automatic_run+0x2a4>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	4619      	mov	r1, r3
 8000336:	2000      	movs	r0, #0
 8000338:	f001 f886 	bl	8001448 <setTimer>
			status = YELLOW_RED;
 800033c:	4b27      	ldr	r3, [pc, #156]	; (80003dc <fsm_automatic_run+0x290>)
 800033e:	2218      	movs	r2, #24
 8000340:	601a      	str	r2, [r3, #0]
		}
		break;
 8000342:	e049      	b.n	80003d8 <fsm_automatic_run+0x28c>
	case YELLOW_RED:
		Traffic_setColor(1, AUTO_YELLOW);
 8000344:	2104      	movs	r1, #4
 8000346:	2001      	movs	r0, #1
 8000348:	f000 fa7a 	bl	8000840 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 800034c:	2102      	movs	r1, #2
 800034e:	2002      	movs	r0, #2
 8000350:	f000 fa76 	bl	8000840 <Traffic_setColor>
		if (timerSecond == 1){
 8000354:	4b23      	ldr	r3, [pc, #140]	; (80003e4 <fsm_automatic_run+0x298>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d129      	bne.n	80003b0 <fsm_automatic_run+0x264>
			setTimerSecond(1000);
 800035c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000360:	f001 f856 	bl	8001410 <setTimerSecond>
			timerTraffic1--;
 8000364:	4b20      	ldr	r3, [pc, #128]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	3b01      	subs	r3, #1
 800036a:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <fsm_automatic_run+0x29c>)
 800036c:	6013      	str	r3, [r2, #0]
			if (timerTraffic1 <= 0) timerTraffic1 = durationRED / 1000;
 800036e:	4b1e      	ldr	r3, [pc, #120]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2b00      	cmp	r3, #0
 8000374:	dc09      	bgt.n	800038a <fsm_automatic_run+0x23e>
 8000376:	4b21      	ldr	r3, [pc, #132]	; (80003fc <fsm_automatic_run+0x2b0>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4a1e      	ldr	r2, [pc, #120]	; (80003f4 <fsm_automatic_run+0x2a8>)
 800037c:	fb82 1203 	smull	r1, r2, r2, r3
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	17db      	asrs	r3, r3, #31
 8000384:	1ad3      	subs	r3, r2, r3
 8000386:	4a18      	ldr	r2, [pc, #96]	; (80003e8 <fsm_automatic_run+0x29c>)
 8000388:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 800038a:	4b18      	ldr	r3, [pc, #96]	; (80003ec <fsm_automatic_run+0x2a0>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	3b01      	subs	r3, #1
 8000390:	4a16      	ldr	r2, [pc, #88]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000392:	6013      	str	r3, [r2, #0]
			if (timerTraffic2 <= 0) timerTraffic2 = durationGREEN / 1000;
 8000394:	4b15      	ldr	r3, [pc, #84]	; (80003ec <fsm_automatic_run+0x2a0>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	2b00      	cmp	r3, #0
 800039a:	dc09      	bgt.n	80003b0 <fsm_automatic_run+0x264>
 800039c:	4b10      	ldr	r3, [pc, #64]	; (80003e0 <fsm_automatic_run+0x294>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a14      	ldr	r2, [pc, #80]	; (80003f4 <fsm_automatic_run+0x2a8>)
 80003a2:	fb82 1203 	smull	r1, r2, r2, r3
 80003a6:	1192      	asrs	r2, r2, #6
 80003a8:	17db      	asrs	r3, r3, #31
 80003aa:	1ad3      	subs	r3, r2, r3
 80003ac:	4a0f      	ldr	r2, [pc, #60]	; (80003ec <fsm_automatic_run+0x2a0>)
 80003ae:	6013      	str	r3, [r2, #0]
		}
		// State update
		if (timerFlag[0] == 1){
 80003b0:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <fsm_automatic_run+0x2ac>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d123      	bne.n	8000400 <fsm_automatic_run+0x2b4>
			setTimer(0, durationGREEN);
 80003b8:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <fsm_automatic_run+0x294>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4619      	mov	r1, r3
 80003be:	2000      	movs	r0, #0
 80003c0:	f001 f842 	bl	8001448 <setTimer>
			status = RED_GREEN;
 80003c4:	4b05      	ldr	r3, [pc, #20]	; (80003dc <fsm_automatic_run+0x290>)
 80003c6:	2215      	movs	r2, #21
 80003c8:	601a      	str	r2, [r3, #0]
		}
		break;
 80003ca:	e019      	b.n	8000400 <fsm_automatic_run+0x2b4>
	default:
		break;
 80003cc:	bf00      	nop
 80003ce:	e018      	b.n	8000402 <fsm_automatic_run+0x2b6>
		break;
 80003d0:	bf00      	nop
 80003d2:	e016      	b.n	8000402 <fsm_automatic_run+0x2b6>
		break;
 80003d4:	bf00      	nop
 80003d6:	e014      	b.n	8000402 <fsm_automatic_run+0x2b6>
		break;
 80003d8:	bf00      	nop
 80003da:	e012      	b.n	8000402 <fsm_automatic_run+0x2b6>
 80003dc:	20000000 	.word	0x20000000
 80003e0:	2000000c 	.word	0x2000000c
 80003e4:	200000b0 	.word	0x200000b0
 80003e8:	2000006c 	.word	0x2000006c
 80003ec:	20000070 	.word	0x20000070
 80003f0:	20000008 	.word	0x20000008
 80003f4:	10624dd3 	.word	0x10624dd3
 80003f8:	200000b8 	.word	0x200000b8
 80003fc:	20000004 	.word	0x20000004
		break;
 8000400:	bf00      	nop
	}
	// MODE BUTTON
	if (isButtonPressed(0) == 1){
 8000402:	2000      	movs	r0, #0
 8000404:	f000 fe62 	bl	80010cc <isButtonPressed>
 8000408:	4603      	mov	r3, r0
 800040a:	2b01      	cmp	r3, #1
 800040c:	d133      	bne.n	8000476 <fsm_automatic_run+0x32a>
		status = MOD_RED;
 800040e:	4b1b      	ldr	r3, [pc, #108]	; (800047c <fsm_automatic_run+0x330>)
 8000410:	220b      	movs	r2, #11
 8000412:	601a      	str	r2, [r3, #0]
		setTimer(1, 100); // timer for blinky
 8000414:	2164      	movs	r1, #100	; 0x64
 8000416:	2001      	movs	r0, #1
 8000418:	f001 f816 	bl	8001448 <setTimer>
		Traffic_setColor(1, AUTO_RED);
 800041c:	2102      	movs	r1, #2
 800041e:	2001      	movs	r0, #1
 8000420:	f000 fa0e 	bl	8000840 <Traffic_setColor>
		Traffic_setColor(2, AUTO_RED);
 8000424:	2102      	movs	r1, #2
 8000426:	2002      	movs	r0, #2
 8000428:	f000 fa0a 	bl	8000840 <Traffic_setColor>
		RED_sec = durationRED / 1000;
 800042c:	4b14      	ldr	r3, [pc, #80]	; (8000480 <fsm_automatic_run+0x334>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a14      	ldr	r2, [pc, #80]	; (8000484 <fsm_automatic_run+0x338>)
 8000432:	fb82 1203 	smull	r1, r2, r2, r3
 8000436:	1192      	asrs	r2, r2, #6
 8000438:	17db      	asrs	r3, r3, #31
 800043a:	1ad3      	subs	r3, r2, r3
 800043c:	4a12      	ldr	r2, [pc, #72]	; (8000488 <fsm_automatic_run+0x33c>)
 800043e:	6013      	str	r3, [r2, #0]
		YELLOW_sec = durationYELLOW / 1000;
 8000440:	4b12      	ldr	r3, [pc, #72]	; (800048c <fsm_automatic_run+0x340>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a0f      	ldr	r2, [pc, #60]	; (8000484 <fsm_automatic_run+0x338>)
 8000446:	fb82 1203 	smull	r1, r2, r2, r3
 800044a:	1192      	asrs	r2, r2, #6
 800044c:	17db      	asrs	r3, r3, #31
 800044e:	1ad3      	subs	r3, r2, r3
 8000450:	4a0f      	ldr	r2, [pc, #60]	; (8000490 <fsm_automatic_run+0x344>)
 8000452:	6013      	str	r3, [r2, #0]
		GREEN_sec = durationGREEN / 1000;
 8000454:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <fsm_automatic_run+0x348>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a0a      	ldr	r2, [pc, #40]	; (8000484 <fsm_automatic_run+0x338>)
 800045a:	fb82 1203 	smull	r1, r2, r2, r3
 800045e:	1192      	asrs	r2, r2, #6
 8000460:	17db      	asrs	r3, r3, #31
 8000462:	1ad3      	subs	r3, r2, r3
 8000464:	4a0c      	ldr	r2, [pc, #48]	; (8000498 <fsm_automatic_run+0x34c>)
 8000466:	6013      	str	r3, [r2, #0]
		timerTraffic1 = RED_sec;
 8000468:	4b07      	ldr	r3, [pc, #28]	; (8000488 <fsm_automatic_run+0x33c>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a0b      	ldr	r2, [pc, #44]	; (800049c <fsm_automatic_run+0x350>)
 800046e:	6013      	str	r3, [r2, #0]
		timerTraffic2 = 2;
 8000470:	4b0b      	ldr	r3, [pc, #44]	; (80004a0 <fsm_automatic_run+0x354>)
 8000472:	2202      	movs	r2, #2
 8000474:	601a      	str	r2, [r3, #0]
	}
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	20000000 	.word	0x20000000
 8000480:	20000004 	.word	0x20000004
 8000484:	10624dd3 	.word	0x10624dd3
 8000488:	200000d8 	.word	0x200000d8
 800048c:	20000008 	.word	0x20000008
 8000490:	200000d4 	.word	0x200000d4
 8000494:	2000000c 	.word	0x2000000c
 8000498:	200000d0 	.word	0x200000d0
 800049c:	2000006c 	.word	0x2000006c
 80004a0:	20000070 	.word	0x20000070

080004a4 <fsm_manual_run>:
 *      Author: olkmphy
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
	switch(status){
 80004a8:	4b95      	ldr	r3, [pc, #596]	; (8000700 <fsm_manual_run+0x25c>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	2b0d      	cmp	r3, #13
 80004ae:	f000 80aa 	beq.w	8000606 <fsm_manual_run+0x162>
 80004b2:	2b0d      	cmp	r3, #13
 80004b4:	f300 811b 	bgt.w	80006ee <fsm_manual_run+0x24a>
 80004b8:	2b0b      	cmp	r3, #11
 80004ba:	d002      	beq.n	80004c2 <fsm_manual_run+0x1e>
 80004bc:	2b0c      	cmp	r3, #12
 80004be:	d051      	beq.n	8000564 <fsm_manual_run+0xc0>
				setTimerSecond(1000);
				setTimer(0, durationGREEN);
			}
			break;
		default:
			break;
 80004c0:	e115      	b.n	80006ee <fsm_manual_run+0x24a>
			if(timerFlag[1] == 1){
 80004c2:	4b90      	ldr	r3, [pc, #576]	; (8000704 <fsm_manual_run+0x260>)
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	2b01      	cmp	r3, #1
 80004c8:	d10b      	bne.n	80004e2 <fsm_manual_run+0x3e>
				setTimer(1, 250); // blink every 0.25s
 80004ca:	21fa      	movs	r1, #250	; 0xfa
 80004cc:	2001      	movs	r0, #1
 80004ce:	f000 ffbb 	bl	8001448 <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_RED);
 80004d2:	2102      	movs	r1, #2
 80004d4:	2007      	movs	r0, #7
 80004d6:	f000 f941 	bl	800075c <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_RED);
 80004da:	2102      	movs	r1, #2
 80004dc:	2008      	movs	r0, #8
 80004de:	f000 f93d 	bl	800075c <blinkLEDs>
			if(isButtonPressed(1) == 1){
 80004e2:	2001      	movs	r0, #1
 80004e4:	f000 fdf2 	bl	80010cc <isButtonPressed>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d110      	bne.n	8000510 <fsm_manual_run+0x6c>
				RED_sec++;
 80004ee:	4b86      	ldr	r3, [pc, #536]	; (8000708 <fsm_manual_run+0x264>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	3301      	adds	r3, #1
 80004f4:	4a84      	ldr	r2, [pc, #528]	; (8000708 <fsm_manual_run+0x264>)
 80004f6:	6013      	str	r3, [r2, #0]
				timerTraffic1++;
 80004f8:	4b84      	ldr	r3, [pc, #528]	; (800070c <fsm_manual_run+0x268>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	3301      	adds	r3, #1
 80004fe:	4a83      	ldr	r2, [pc, #524]	; (800070c <fsm_manual_run+0x268>)
 8000500:	6013      	str	r3, [r2, #0]
				if(RED_sec >= 100) RED_sec = 1;
 8000502:	4b81      	ldr	r3, [pc, #516]	; (8000708 <fsm_manual_run+0x264>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	2b63      	cmp	r3, #99	; 0x63
 8000508:	dd02      	ble.n	8000510 <fsm_manual_run+0x6c>
 800050a:	4b7f      	ldr	r3, [pc, #508]	; (8000708 <fsm_manual_run+0x264>)
 800050c:	2201      	movs	r2, #1
 800050e:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(2) == 1){
 8000510:	2002      	movs	r0, #2
 8000512:	f000 fddb 	bl	80010cc <isButtonPressed>
 8000516:	4603      	mov	r3, r0
 8000518:	2b01      	cmp	r3, #1
 800051a:	d107      	bne.n	800052c <fsm_manual_run+0x88>
				durationRED = RED_sec * 1000;
 800051c:	4b7a      	ldr	r3, [pc, #488]	; (8000708 <fsm_manual_run+0x264>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000524:	fb02 f303 	mul.w	r3, r2, r3
 8000528:	4a79      	ldr	r2, [pc, #484]	; (8000710 <fsm_manual_run+0x26c>)
 800052a:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(0) == 1){
 800052c:	2000      	movs	r0, #0
 800052e:	f000 fdcd 	bl	80010cc <isButtonPressed>
 8000532:	4603      	mov	r3, r0
 8000534:	2b01      	cmp	r3, #1
 8000536:	f040 80dc 	bne.w	80006f2 <fsm_manual_run+0x24e>
				status = MOD_YELLOW;
 800053a:	4b71      	ldr	r3, [pc, #452]	; (8000700 <fsm_manual_run+0x25c>)
 800053c:	220c      	movs	r2, #12
 800053e:	601a      	str	r2, [r3, #0]
				setTimer(1, 100);
 8000540:	2164      	movs	r1, #100	; 0x64
 8000542:	2001      	movs	r0, #1
 8000544:	f000 ff80 	bl	8001448 <setTimer>
				timerTraffic1 = durationYELLOW / 1000;
 8000548:	4b72      	ldr	r3, [pc, #456]	; (8000714 <fsm_manual_run+0x270>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a72      	ldr	r2, [pc, #456]	; (8000718 <fsm_manual_run+0x274>)
 800054e:	fb82 1203 	smull	r1, r2, r2, r3
 8000552:	1192      	asrs	r2, r2, #6
 8000554:	17db      	asrs	r3, r3, #31
 8000556:	1ad3      	subs	r3, r2, r3
 8000558:	4a6c      	ldr	r2, [pc, #432]	; (800070c <fsm_manual_run+0x268>)
 800055a:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 3;
 800055c:	4b6f      	ldr	r3, [pc, #444]	; (800071c <fsm_manual_run+0x278>)
 800055e:	2203      	movs	r2, #3
 8000560:	601a      	str	r2, [r3, #0]
			break;
 8000562:	e0c6      	b.n	80006f2 <fsm_manual_run+0x24e>
			if(timerFlag[1] == 1){
 8000564:	4b67      	ldr	r3, [pc, #412]	; (8000704 <fsm_manual_run+0x260>)
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d10b      	bne.n	8000584 <fsm_manual_run+0xe0>
				setTimer(1, 250); // blink every 0.25s
 800056c:	21fa      	movs	r1, #250	; 0xfa
 800056e:	2001      	movs	r0, #1
 8000570:	f000 ff6a 	bl	8001448 <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_YELLOW);
 8000574:	2104      	movs	r1, #4
 8000576:	2007      	movs	r0, #7
 8000578:	f000 f8f0 	bl	800075c <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_YELLOW);
 800057c:	2104      	movs	r1, #4
 800057e:	2008      	movs	r0, #8
 8000580:	f000 f8ec 	bl	800075c <blinkLEDs>
			if(isButtonPressed(1)){
 8000584:	2001      	movs	r0, #1
 8000586:	f000 fda1 	bl	80010cc <isButtonPressed>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d010      	beq.n	80005b2 <fsm_manual_run+0x10e>
				YELLOW_sec++;
 8000590:	4b63      	ldr	r3, [pc, #396]	; (8000720 <fsm_manual_run+0x27c>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	3301      	adds	r3, #1
 8000596:	4a62      	ldr	r2, [pc, #392]	; (8000720 <fsm_manual_run+0x27c>)
 8000598:	6013      	str	r3, [r2, #0]
				timerTraffic1++;
 800059a:	4b5c      	ldr	r3, [pc, #368]	; (800070c <fsm_manual_run+0x268>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	3301      	adds	r3, #1
 80005a0:	4a5a      	ldr	r2, [pc, #360]	; (800070c <fsm_manual_run+0x268>)
 80005a2:	6013      	str	r3, [r2, #0]
				if(YELLOW_sec >= 100) YELLOW_sec = 1;
 80005a4:	4b5e      	ldr	r3, [pc, #376]	; (8000720 <fsm_manual_run+0x27c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b63      	cmp	r3, #99	; 0x63
 80005aa:	dd02      	ble.n	80005b2 <fsm_manual_run+0x10e>
 80005ac:	4b5c      	ldr	r3, [pc, #368]	; (8000720 <fsm_manual_run+0x27c>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(2)){
 80005b2:	2002      	movs	r0, #2
 80005b4:	f000 fd8a 	bl	80010cc <isButtonPressed>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d007      	beq.n	80005ce <fsm_manual_run+0x12a>
				durationYELLOW = YELLOW_sec * 1000;
 80005be:	4b58      	ldr	r3, [pc, #352]	; (8000720 <fsm_manual_run+0x27c>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005c6:	fb02 f303 	mul.w	r3, r2, r3
 80005ca:	4a52      	ldr	r2, [pc, #328]	; (8000714 <fsm_manual_run+0x270>)
 80005cc:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(0)){
 80005ce:	2000      	movs	r0, #0
 80005d0:	f000 fd7c 	bl	80010cc <isButtonPressed>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	f000 808d 	beq.w	80006f6 <fsm_manual_run+0x252>
				status = MOD_GREEN;
 80005dc:	4b48      	ldr	r3, [pc, #288]	; (8000700 <fsm_manual_run+0x25c>)
 80005de:	220d      	movs	r2, #13
 80005e0:	601a      	str	r2, [r3, #0]
				setTimer(1, 100);
 80005e2:	2164      	movs	r1, #100	; 0x64
 80005e4:	2001      	movs	r0, #1
 80005e6:	f000 ff2f 	bl	8001448 <setTimer>
				timerTraffic1 = durationGREEN / 1000;
 80005ea:	4b4e      	ldr	r3, [pc, #312]	; (8000724 <fsm_manual_run+0x280>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a4a      	ldr	r2, [pc, #296]	; (8000718 <fsm_manual_run+0x274>)
 80005f0:	fb82 1203 	smull	r1, r2, r2, r3
 80005f4:	1192      	asrs	r2, r2, #6
 80005f6:	17db      	asrs	r3, r3, #31
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	4a44      	ldr	r2, [pc, #272]	; (800070c <fsm_manual_run+0x268>)
 80005fc:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 4;
 80005fe:	4b47      	ldr	r3, [pc, #284]	; (800071c <fsm_manual_run+0x278>)
 8000600:	2204      	movs	r2, #4
 8000602:	601a      	str	r2, [r3, #0]
			break;
 8000604:	e077      	b.n	80006f6 <fsm_manual_run+0x252>
			if(timerFlag[1] == 1){
 8000606:	4b3f      	ldr	r3, [pc, #252]	; (8000704 <fsm_manual_run+0x260>)
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d10b      	bne.n	8000626 <fsm_manual_run+0x182>
				setTimer(1, 250); // blink every 0.25s
 800060e:	21fa      	movs	r1, #250	; 0xfa
 8000610:	2001      	movs	r0, #1
 8000612:	f000 ff19 	bl	8001448 <setTimer>
				blinkLEDs(TRAFFIC_1, AUTO_GREEN);
 8000616:	2103      	movs	r1, #3
 8000618:	2007      	movs	r0, #7
 800061a:	f000 f89f 	bl	800075c <blinkLEDs>
				blinkLEDs(TRAFFIC_2, AUTO_GREEN);
 800061e:	2103      	movs	r1, #3
 8000620:	2008      	movs	r0, #8
 8000622:	f000 f89b 	bl	800075c <blinkLEDs>
			if(isButtonPressed(1)){
 8000626:	2001      	movs	r0, #1
 8000628:	f000 fd50 	bl	80010cc <isButtonPressed>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d010      	beq.n	8000654 <fsm_manual_run+0x1b0>
				GREEN_sec++;
 8000632:	4b3d      	ldr	r3, [pc, #244]	; (8000728 <fsm_manual_run+0x284>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	3301      	adds	r3, #1
 8000638:	4a3b      	ldr	r2, [pc, #236]	; (8000728 <fsm_manual_run+0x284>)
 800063a:	6013      	str	r3, [r2, #0]
				timerTraffic1++;
 800063c:	4b33      	ldr	r3, [pc, #204]	; (800070c <fsm_manual_run+0x268>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a32      	ldr	r2, [pc, #200]	; (800070c <fsm_manual_run+0x268>)
 8000644:	6013      	str	r3, [r2, #0]
				if(GREEN_sec >= 100) GREEN_sec = 1;
 8000646:	4b38      	ldr	r3, [pc, #224]	; (8000728 <fsm_manual_run+0x284>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b63      	cmp	r3, #99	; 0x63
 800064c:	dd02      	ble.n	8000654 <fsm_manual_run+0x1b0>
 800064e:	4b36      	ldr	r3, [pc, #216]	; (8000728 <fsm_manual_run+0x284>)
 8000650:	2201      	movs	r2, #1
 8000652:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(2)){
 8000654:	2002      	movs	r0, #2
 8000656:	f000 fd39 	bl	80010cc <isButtonPressed>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d007      	beq.n	8000670 <fsm_manual_run+0x1cc>
				durationGREEN = GREEN_sec * 1000;
 8000660:	4b31      	ldr	r3, [pc, #196]	; (8000728 <fsm_manual_run+0x284>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000668:	fb02 f303 	mul.w	r3, r2, r3
 800066c:	4a2d      	ldr	r2, [pc, #180]	; (8000724 <fsm_manual_run+0x280>)
 800066e:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(0)){
 8000670:	2000      	movs	r0, #0
 8000672:	f000 fd2b 	bl	80010cc <isButtonPressed>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d03e      	beq.n	80006fa <fsm_manual_run+0x256>
				status = RED_GREEN;
 800067c:	4b20      	ldr	r3, [pc, #128]	; (8000700 <fsm_manual_run+0x25c>)
 800067e:	2215      	movs	r2, #21
 8000680:	601a      	str	r2, [r3, #0]
				setTimer(1, 100);
 8000682:	2164      	movs	r1, #100	; 0x64
 8000684:	2001      	movs	r0, #1
 8000686:	f000 fedf 	bl	8001448 <setTimer>
				clearAllLEDs();
 800068a:	f000 f85b 	bl	8000744 <clearAllLEDs>
				clear7SEGs();
 800068e:	f000 f84d 	bl	800072c <clear7SEGs>
				durationGREEN = durationRED - durationYELLOW;
 8000692:	4b1f      	ldr	r3, [pc, #124]	; (8000710 <fsm_manual_run+0x26c>)
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <fsm_manual_run+0x270>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	4a21      	ldr	r2, [pc, #132]	; (8000724 <fsm_manual_run+0x280>)
 800069e:	6013      	str	r3, [r2, #0]
				timerTraffic1 = durationRED / 1000;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	; (8000710 <fsm_manual_run+0x26c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a1c      	ldr	r2, [pc, #112]	; (8000718 <fsm_manual_run+0x274>)
 80006a6:	fb82 1203 	smull	r1, r2, r2, r3
 80006aa:	1192      	asrs	r2, r2, #6
 80006ac:	17db      	asrs	r3, r3, #31
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	4a16      	ldr	r2, [pc, #88]	; (800070c <fsm_manual_run+0x268>)
 80006b2:	6013      	str	r3, [r2, #0]
				timerTraffic2 = durationGREEN / 1000;
 80006b4:	4b1b      	ldr	r3, [pc, #108]	; (8000724 <fsm_manual_run+0x280>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a17      	ldr	r2, [pc, #92]	; (8000718 <fsm_manual_run+0x274>)
 80006ba:	fb82 1203 	smull	r1, r2, r2, r3
 80006be:	1192      	asrs	r2, r2, #6
 80006c0:	17db      	asrs	r3, r3, #31
 80006c2:	1ad3      	subs	r3, r2, r3
 80006c4:	4a15      	ldr	r2, [pc, #84]	; (800071c <fsm_manual_run+0x278>)
 80006c6:	6013      	str	r3, [r2, #0]
				updateBuffer(timerTraffic1, timerTraffic2);
 80006c8:	4b10      	ldr	r3, [pc, #64]	; (800070c <fsm_manual_run+0x268>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a13      	ldr	r2, [pc, #76]	; (800071c <fsm_manual_run+0x278>)
 80006ce:	6812      	ldr	r2, [r2, #0]
 80006d0:	4611      	mov	r1, r2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fc40 	bl	8000f58 <updateBuffer>
				setTimerSecond(1000);
 80006d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006dc:	f000 fe98 	bl	8001410 <setTimerSecond>
				setTimer(0, durationGREEN);
 80006e0:	4b10      	ldr	r3, [pc, #64]	; (8000724 <fsm_manual_run+0x280>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4619      	mov	r1, r3
 80006e6:	2000      	movs	r0, #0
 80006e8:	f000 feae 	bl	8001448 <setTimer>
			break;
 80006ec:	e005      	b.n	80006fa <fsm_manual_run+0x256>
			break;
 80006ee:	bf00      	nop
 80006f0:	e004      	b.n	80006fc <fsm_manual_run+0x258>
			break;
 80006f2:	bf00      	nop
 80006f4:	e002      	b.n	80006fc <fsm_manual_run+0x258>
			break;
 80006f6:	bf00      	nop
 80006f8:	e000      	b.n	80006fc <fsm_manual_run+0x258>
			break;
 80006fa:	bf00      	nop
	}
}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000000 	.word	0x20000000
 8000704:	200000b8 	.word	0x200000b8
 8000708:	200000d8 	.word	0x200000d8
 800070c:	2000006c 	.word	0x2000006c
 8000710:	20000004 	.word	0x20000004
 8000714:	20000008 	.word	0x20000008
 8000718:	10624dd3 	.word	0x10624dd3
 800071c:	20000070 	.word	0x20000070
 8000720:	200000d4 	.word	0x200000d4
 8000724:	2000000c 	.word	0x2000000c
 8000728:	200000d0 	.word	0x200000d0

0800072c <clear7SEGs>:


#include <handle_leds.h>

int led_buffer[4] = {0, 0, 0, 0};
void clear7SEGs(){
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin | SEG1_1_Pin | SEG1_2_Pin | SEG1_3_Pin | SEG1_4_Pin | SEG1_5_Pin |
 8000730:	2210      	movs	r2, #16
 8000732:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000736:	4802      	ldr	r0, [pc, #8]	; (8000740 <clear7SEGs+0x14>)
 8000738:	f001 fabf 	bl	8001cba <HAL_GPIO_WritePin>
							SEG1_6_Pin | SEG2_0_Pin | SEG2_1_Pin | SEG2_2_Pin | SEG2_3_Pin | SEG2_4_Pin | SEG2_5_Pin | SEG2_6_Pin, SET);
}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40010c00 	.word	0x40010c00

08000744 <clearAllLEDs>:
//void clearEN();
void clearAllLEDs(){
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin | LED_RED_2_Pin | LED_YELLOW_1_Pin | LED_YELLOW_2_Pin | LED_GREEN_1_Pin | LED_GREEN_2_Pin, RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f240 710e 	movw	r1, #1806	; 0x70e
 800074e:	4802      	ldr	r0, [pc, #8]	; (8000758 <clearAllLEDs+0x14>)
 8000750:	f001 fab3 	bl	8001cba <HAL_GPIO_WritePin>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40010800 	.word	0x40010800

0800075c <blinkLEDs>:
//void openAllLEDs();
void blinkLEDs(int traffic, int color){
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
	if(traffic == TRAFFIC_1){
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2b07      	cmp	r3, #7
 800076a:	d12a      	bne.n	80007c2 <blinkLEDs+0x66>
		switch(color){
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	2b04      	cmp	r3, #4
 8000770:	d013      	beq.n	800079a <blinkLEDs+0x3e>
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	2b04      	cmp	r3, #4
 8000776:	dc58      	bgt.n	800082a <blinkLEDs+0xce>
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	2b02      	cmp	r3, #2
 800077c:	d003      	beq.n	8000786 <blinkLEDs+0x2a>
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	2b03      	cmp	r3, #3
 8000782:	d014      	beq.n	80007ae <blinkLEDs+0x52>
			case AUTO_GREEN:
				HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_1_Pin | LED_RED_1_Pin, RESET);
				break;
			default:
				break;
 8000784:	e051      	b.n	800082a <blinkLEDs+0xce>
				HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 8000786:	2102      	movs	r1, #2
 8000788:	482c      	ldr	r0, [pc, #176]	; (800083c <blinkLEDs+0xe0>)
 800078a:	f001 faae 	bl	8001cea <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_1_Pin | LED_GREEN_1_Pin, RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	210c      	movs	r1, #12
 8000792:	482a      	ldr	r0, [pc, #168]	; (800083c <blinkLEDs+0xe0>)
 8000794:	f001 fa91 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 8000798:	e04c      	b.n	8000834 <blinkLEDs+0xd8>
				HAL_GPIO_TogglePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin);
 800079a:	2104      	movs	r1, #4
 800079c:	4827      	ldr	r0, [pc, #156]	; (800083c <blinkLEDs+0xe0>)
 800079e:	f001 faa4 	bl	8001cea <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin | LED_GREEN_1_Pin, RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	210a      	movs	r1, #10
 80007a6:	4825      	ldr	r0, [pc, #148]	; (800083c <blinkLEDs+0xe0>)
 80007a8:	f001 fa87 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 80007ac:	e042      	b.n	8000834 <blinkLEDs+0xd8>
				HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 80007ae:	2108      	movs	r1, #8
 80007b0:	4822      	ldr	r0, [pc, #136]	; (800083c <blinkLEDs+0xe0>)
 80007b2:	f001 fa9a 	bl	8001cea <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_1_Pin | LED_RED_1_Pin, RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2106      	movs	r1, #6
 80007ba:	4820      	ldr	r0, [pc, #128]	; (800083c <blinkLEDs+0xe0>)
 80007bc:	f001 fa7d 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 80007c0:	e038      	b.n	8000834 <blinkLEDs+0xd8>
		}
	}
	else if(traffic == TRAFFIC_2){
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2b08      	cmp	r3, #8
 80007c6:	d132      	bne.n	800082e <blinkLEDs+0xd2>
		switch(color){
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	2b04      	cmp	r3, #4
 80007cc:	d015      	beq.n	80007fa <blinkLEDs+0x9e>
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	dc2e      	bgt.n	8000832 <blinkLEDs+0xd6>
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d003      	beq.n	80007e2 <blinkLEDs+0x86>
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	2b03      	cmp	r3, #3
 80007de:	d018      	beq.n	8000812 <blinkLEDs+0xb6>
			case AUTO_GREEN:
				HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_2_Pin | LED_RED_2_Pin, RESET);
				break;
			default:
				break;
 80007e0:	e027      	b.n	8000832 <blinkLEDs+0xd6>
				HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 80007e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007e6:	4815      	ldr	r0, [pc, #84]	; (800083c <blinkLEDs+0xe0>)
 80007e8:	f001 fa7f 	bl	8001cea <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_2_Pin | LED_GREEN_2_Pin, RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80007f2:	4812      	ldr	r0, [pc, #72]	; (800083c <blinkLEDs+0xe0>)
 80007f4:	f001 fa61 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 80007f8:	e01c      	b.n	8000834 <blinkLEDs+0xd8>
				HAL_GPIO_TogglePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin);
 80007fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007fe:	480f      	ldr	r0, [pc, #60]	; (800083c <blinkLEDs+0xe0>)
 8000800:	f001 fa73 	bl	8001cea <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, LED_RED_2_Pin | LED_GREEN_2_Pin, RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 800080a:	480c      	ldr	r0, [pc, #48]	; (800083c <blinkLEDs+0xe0>)
 800080c:	f001 fa55 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 8000810:	e010      	b.n	8000834 <blinkLEDs+0xd8>
				HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 8000812:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000816:	4809      	ldr	r0, [pc, #36]	; (800083c <blinkLEDs+0xe0>)
 8000818:	f001 fa67 	bl	8001cea <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_2_Pin | LED_RED_2_Pin, RESET);
 800081c:	2200      	movs	r2, #0
 800081e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000822:	4806      	ldr	r0, [pc, #24]	; (800083c <blinkLEDs+0xe0>)
 8000824:	f001 fa49 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 8000828:	e004      	b.n	8000834 <blinkLEDs+0xd8>
				break;
 800082a:	bf00      	nop
 800082c:	e002      	b.n	8000834 <blinkLEDs+0xd8>
		}
	}
 800082e:	bf00      	nop
 8000830:	e000      	b.n	8000834 <blinkLEDs+0xd8>
				break;
 8000832:	bf00      	nop
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40010800 	.word	0x40010800

08000840 <Traffic_setColor>:

void Traffic_setColor(int option, int color){
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	6039      	str	r1, [r7, #0]
	if(option == 1){
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d12d      	bne.n	80008ac <Traffic_setColor+0x6c>
		switch(color){
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	2b04      	cmp	r3, #4
 8000854:	d014      	beq.n	8000880 <Traffic_setColor+0x40>
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	2b04      	cmp	r3, #4
 800085a:	dc5e      	bgt.n	800091a <Traffic_setColor+0xda>
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	2b02      	cmp	r3, #2
 8000860:	d003      	beq.n	800086a <Traffic_setColor+0x2a>
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	2b03      	cmp	r3, #3
 8000866:	d016      	beq.n	8000896 <Traffic_setColor+0x56>
			case AUTO_GREEN:
				HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_1_Pin | LED_RED_1_Pin, RESET);
				break;
			default:
				break;
 8000868:	e057      	b.n	800091a <Traffic_setColor+0xda>
				HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 800086a:	2210      	movs	r2, #16
 800086c:	2102      	movs	r1, #2
 800086e:	482f      	ldr	r0, [pc, #188]	; (800092c <Traffic_setColor+0xec>)
 8000870:	f001 fa23 	bl	8001cba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_1_Pin | LED_GREEN_1_Pin, RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	210c      	movs	r1, #12
 8000878:	482c      	ldr	r0, [pc, #176]	; (800092c <Traffic_setColor+0xec>)
 800087a:	f001 fa1e 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 800087e:	e051      	b.n	8000924 <Traffic_setColor+0xe4>
				HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000880:	2210      	movs	r2, #16
 8000882:	2104      	movs	r1, #4
 8000884:	4829      	ldr	r0, [pc, #164]	; (800092c <Traffic_setColor+0xec>)
 8000886:	f001 fa18 	bl	8001cba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin | LED_GREEN_1_Pin, RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	210a      	movs	r1, #10
 800088e:	4827      	ldr	r0, [pc, #156]	; (800092c <Traffic_setColor+0xec>)
 8000890:	f001 fa13 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 8000894:	e046      	b.n	8000924 <Traffic_setColor+0xe4>
				HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000896:	2210      	movs	r2, #16
 8000898:	2108      	movs	r1, #8
 800089a:	4824      	ldr	r0, [pc, #144]	; (800092c <Traffic_setColor+0xec>)
 800089c:	f001 fa0d 	bl	8001cba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_1_Pin | LED_RED_1_Pin, RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2106      	movs	r1, #6
 80008a4:	4821      	ldr	r0, [pc, #132]	; (800092c <Traffic_setColor+0xec>)
 80008a6:	f001 fa08 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 80008aa:	e03b      	b.n	8000924 <Traffic_setColor+0xe4>
		}
	}
	else if(option == 2){
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2b02      	cmp	r3, #2
 80008b0:	d135      	bne.n	800091e <Traffic_setColor+0xde>
		switch(color){
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	2b04      	cmp	r3, #4
 80008b6:	d016      	beq.n	80008e6 <Traffic_setColor+0xa6>
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	2b04      	cmp	r3, #4
 80008bc:	dc31      	bgt.n	8000922 <Traffic_setColor+0xe2>
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	d003      	beq.n	80008cc <Traffic_setColor+0x8c>
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d01a      	beq.n	8000900 <Traffic_setColor+0xc0>
			case AUTO_GREEN:
				HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_2_Pin | LED_RED_2_Pin, RESET);
				break;
			default:
				break;
 80008ca:	e02a      	b.n	8000922 <Traffic_setColor+0xe2>
				HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 80008cc:	2210      	movs	r2, #16
 80008ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d2:	4816      	ldr	r0, [pc, #88]	; (800092c <Traffic_setColor+0xec>)
 80008d4:	f001 f9f1 	bl	8001cba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_2_Pin | LED_GREEN_2_Pin, RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80008de:	4813      	ldr	r0, [pc, #76]	; (800092c <Traffic_setColor+0xec>)
 80008e0:	f001 f9eb 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 80008e4:	e01e      	b.n	8000924 <Traffic_setColor+0xe4>
				HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 80008e6:	2210      	movs	r2, #16
 80008e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008ec:	480f      	ldr	r0, [pc, #60]	; (800092c <Traffic_setColor+0xec>)
 80008ee:	f001 f9e4 	bl	8001cba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LED_RED_2_Pin | LED_GREEN_2_Pin, RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80008f8:	480c      	ldr	r0, [pc, #48]	; (800092c <Traffic_setColor+0xec>)
 80008fa:	f001 f9de 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 80008fe:	e011      	b.n	8000924 <Traffic_setColor+0xe4>
				HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000900:	2210      	movs	r2, #16
 8000902:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000906:	4809      	ldr	r0, [pc, #36]	; (800092c <Traffic_setColor+0xec>)
 8000908:	f001 f9d7 	bl	8001cba <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, LED_YELLOW_2_Pin | LED_RED_2_Pin, RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000912:	4806      	ldr	r0, [pc, #24]	; (800092c <Traffic_setColor+0xec>)
 8000914:	f001 f9d1 	bl	8001cba <HAL_GPIO_WritePin>
				break;
 8000918:	e004      	b.n	8000924 <Traffic_setColor+0xe4>
				break;
 800091a:	bf00      	nop
 800091c:	e002      	b.n	8000924 <Traffic_setColor+0xe4>
		}
	}
 800091e:	bf00      	nop
 8000920:	e000      	b.n	8000924 <Traffic_setColor+0xe4>
				break;
 8000922:	bf00      	nop
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40010800 	.word	0x40010800

08000930 <display7SEG>:

int SEG[7] = {SEG1_0_Pin, SEG1_1_Pin, SEG1_2_Pin, SEG1_3_Pin,  SEG1_4_Pin,  SEG1_5_Pin,  SEG1_6_Pin};
void display7SEG(int num){
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2b09      	cmp	r3, #9
 800093c:	f200 82a6 	bhi.w	8000e8c <display7SEG+0x55c>
 8000940:	a201      	add	r2, pc, #4	; (adr r2, 8000948 <display7SEG+0x18>)
 8000942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000946:	bf00      	nop
 8000948:	08000971 	.word	0x08000971
 800094c:	08000a05 	.word	0x08000a05
 8000950:	08000a71 	.word	0x08000a71
 8000954:	08000afb 	.word	0x08000afb
 8000958:	08000b8d 	.word	0x08000b8d
 800095c:	08000c0d 	.word	0x08000c0d
 8000960:	08000c97 	.word	0x08000c97
 8000964:	08000d2b 	.word	0x08000d2b
 8000968:	08000da9 	.word	0x08000da9
 800096c:	08000df9 	.word	0x08000df9
	switch(num){
	case 0:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000970:	4b84      	ldr	r3, [pc, #528]	; (8000b84 <display7SEG+0x254>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	b21a      	sxth	r2, r3
 8000976:	4b83      	ldr	r3, [pc, #524]	; (8000b84 <display7SEG+0x254>)
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	b21b      	sxth	r3, r3
 800097c:	4313      	orrs	r3, r2
 800097e:	b21a      	sxth	r2, r3
 8000980:	4b80      	ldr	r3, [pc, #512]	; (8000b84 <display7SEG+0x254>)
 8000982:	689b      	ldr	r3, [r3, #8]
 8000984:	b21b      	sxth	r3, r3
 8000986:	4313      	orrs	r3, r2
 8000988:	b21a      	sxth	r2, r3
 800098a:	4b7e      	ldr	r3, [pc, #504]	; (8000b84 <display7SEG+0x254>)
 800098c:	68db      	ldr	r3, [r3, #12]
 800098e:	b21b      	sxth	r3, r3
 8000990:	4313      	orrs	r3, r2
 8000992:	b21a      	sxth	r2, r3
 8000994:	4b7b      	ldr	r3, [pc, #492]	; (8000b84 <display7SEG+0x254>)
 8000996:	691b      	ldr	r3, [r3, #16]
 8000998:	b21b      	sxth	r3, r3
 800099a:	4313      	orrs	r3, r2
 800099c:	b21a      	sxth	r2, r3
 800099e:	4b79      	ldr	r3, [pc, #484]	; (8000b84 <display7SEG+0x254>)
 80009a0:	695b      	ldr	r3, [r3, #20]
 80009a2:	b21b      	sxth	r3, r3
 80009a4:	4313      	orrs	r3, r2
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	4b76      	ldr	r3, [pc, #472]	; (8000b84 <display7SEG+0x254>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	b21b      	sxth	r3, r3
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b21b      	sxth	r3, r3
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	2210      	movs	r2, #16
 80009b6:	4619      	mov	r1, r3
 80009b8:	4873      	ldr	r0, [pc, #460]	; (8000b88 <display7SEG+0x258>)
 80009ba:	f001 f97e 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5], RESET);
 80009be:	4b71      	ldr	r3, [pc, #452]	; (8000b84 <display7SEG+0x254>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	b21a      	sxth	r2, r3
 80009c4:	4b6f      	ldr	r3, [pc, #444]	; (8000b84 <display7SEG+0x254>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	4313      	orrs	r3, r2
 80009cc:	b21a      	sxth	r2, r3
 80009ce:	4b6d      	ldr	r3, [pc, #436]	; (8000b84 <display7SEG+0x254>)
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	b21b      	sxth	r3, r3
 80009d4:	4313      	orrs	r3, r2
 80009d6:	b21a      	sxth	r2, r3
 80009d8:	4b6a      	ldr	r3, [pc, #424]	; (8000b84 <display7SEG+0x254>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	b21b      	sxth	r3, r3
 80009de:	4313      	orrs	r3, r2
 80009e0:	b21a      	sxth	r2, r3
 80009e2:	4b68      	ldr	r3, [pc, #416]	; (8000b84 <display7SEG+0x254>)
 80009e4:	691b      	ldr	r3, [r3, #16]
 80009e6:	b21b      	sxth	r3, r3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	b21a      	sxth	r2, r3
 80009ec:	4b65      	ldr	r3, [pc, #404]	; (8000b84 <display7SEG+0x254>)
 80009ee:	695b      	ldr	r3, [r3, #20]
 80009f0:	b21b      	sxth	r3, r3
 80009f2:	4313      	orrs	r3, r2
 80009f4:	b21b      	sxth	r3, r3
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	2200      	movs	r2, #0
 80009fa:	4619      	mov	r1, r3
 80009fc:	4862      	ldr	r0, [pc, #392]	; (8000b88 <display7SEG+0x258>)
 80009fe:	f001 f95c 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000a02:	e244      	b.n	8000e8e <display7SEG+0x55e>
	case 1:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000a04:	4b5f      	ldr	r3, [pc, #380]	; (8000b84 <display7SEG+0x254>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	b21a      	sxth	r2, r3
 8000a0a:	4b5e      	ldr	r3, [pc, #376]	; (8000b84 <display7SEG+0x254>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	b21b      	sxth	r3, r3
 8000a10:	4313      	orrs	r3, r2
 8000a12:	b21a      	sxth	r2, r3
 8000a14:	4b5b      	ldr	r3, [pc, #364]	; (8000b84 <display7SEG+0x254>)
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	b21b      	sxth	r3, r3
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	b21a      	sxth	r2, r3
 8000a1e:	4b59      	ldr	r3, [pc, #356]	; (8000b84 <display7SEG+0x254>)
 8000a20:	68db      	ldr	r3, [r3, #12]
 8000a22:	b21b      	sxth	r3, r3
 8000a24:	4313      	orrs	r3, r2
 8000a26:	b21a      	sxth	r2, r3
 8000a28:	4b56      	ldr	r3, [pc, #344]	; (8000b84 <display7SEG+0x254>)
 8000a2a:	691b      	ldr	r3, [r3, #16]
 8000a2c:	b21b      	sxth	r3, r3
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	b21a      	sxth	r2, r3
 8000a32:	4b54      	ldr	r3, [pc, #336]	; (8000b84 <display7SEG+0x254>)
 8000a34:	695b      	ldr	r3, [r3, #20]
 8000a36:	b21b      	sxth	r3, r3
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	b21a      	sxth	r2, r3
 8000a3c:	4b51      	ldr	r3, [pc, #324]	; (8000b84 <display7SEG+0x254>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	b21b      	sxth	r3, r3
 8000a42:	4313      	orrs	r3, r2
 8000a44:	b21b      	sxth	r3, r3
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	2210      	movs	r2, #16
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	484e      	ldr	r0, [pc, #312]	; (8000b88 <display7SEG+0x258>)
 8000a4e:	f001 f934 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[1] | SEG[2], RESET);
 8000a52:	4b4c      	ldr	r3, [pc, #304]	; (8000b84 <display7SEG+0x254>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	b21a      	sxth	r2, r3
 8000a58:	4b4a      	ldr	r3, [pc, #296]	; (8000b84 <display7SEG+0x254>)
 8000a5a:	689b      	ldr	r3, [r3, #8]
 8000a5c:	b21b      	sxth	r3, r3
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	b21b      	sxth	r3, r3
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	2200      	movs	r2, #0
 8000a66:	4619      	mov	r1, r3
 8000a68:	4847      	ldr	r0, [pc, #284]	; (8000b88 <display7SEG+0x258>)
 8000a6a:	f001 f926 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000a6e:	e20e      	b.n	8000e8e <display7SEG+0x55e>
	case 2:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000a70:	4b44      	ldr	r3, [pc, #272]	; (8000b84 <display7SEG+0x254>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	b21a      	sxth	r2, r3
 8000a76:	4b43      	ldr	r3, [pc, #268]	; (8000b84 <display7SEG+0x254>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	b21a      	sxth	r2, r3
 8000a80:	4b40      	ldr	r3, [pc, #256]	; (8000b84 <display7SEG+0x254>)
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	4313      	orrs	r3, r2
 8000a88:	b21a      	sxth	r2, r3
 8000a8a:	4b3e      	ldr	r3, [pc, #248]	; (8000b84 <display7SEG+0x254>)
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	b21b      	sxth	r3, r3
 8000a90:	4313      	orrs	r3, r2
 8000a92:	b21a      	sxth	r2, r3
 8000a94:	4b3b      	ldr	r3, [pc, #236]	; (8000b84 <display7SEG+0x254>)
 8000a96:	691b      	ldr	r3, [r3, #16]
 8000a98:	b21b      	sxth	r3, r3
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	b21a      	sxth	r2, r3
 8000a9e:	4b39      	ldr	r3, [pc, #228]	; (8000b84 <display7SEG+0x254>)
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	b21b      	sxth	r3, r3
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	b21a      	sxth	r2, r3
 8000aa8:	4b36      	ldr	r3, [pc, #216]	; (8000b84 <display7SEG+0x254>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	b21b      	sxth	r3, r3
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	2210      	movs	r2, #16
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4833      	ldr	r0, [pc, #204]	; (8000b88 <display7SEG+0x258>)
 8000aba:	f001 f8fe 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[3] | SEG[4]| SEG[6], RESET);
 8000abe:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <display7SEG+0x254>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	b21a      	sxth	r2, r3
 8000ac4:	4b2f      	ldr	r3, [pc, #188]	; (8000b84 <display7SEG+0x254>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	4313      	orrs	r3, r2
 8000acc:	b21a      	sxth	r2, r3
 8000ace:	4b2d      	ldr	r3, [pc, #180]	; (8000b84 <display7SEG+0x254>)
 8000ad0:	68db      	ldr	r3, [r3, #12]
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	b21a      	sxth	r2, r3
 8000ad8:	4b2a      	ldr	r3, [pc, #168]	; (8000b84 <display7SEG+0x254>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	b21b      	sxth	r3, r3
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	b21a      	sxth	r2, r3
 8000ae2:	4b28      	ldr	r3, [pc, #160]	; (8000b84 <display7SEG+0x254>)
 8000ae4:	699b      	ldr	r3, [r3, #24]
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	b21b      	sxth	r3, r3
 8000aec:	b29b      	uxth	r3, r3
 8000aee:	2200      	movs	r2, #0
 8000af0:	4619      	mov	r1, r3
 8000af2:	4825      	ldr	r0, [pc, #148]	; (8000b88 <display7SEG+0x258>)
 8000af4:	f001 f8e1 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000af8:	e1c9      	b.n	8000e8e <display7SEG+0x55e>
	case 3:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000afa:	4b22      	ldr	r3, [pc, #136]	; (8000b84 <display7SEG+0x254>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	b21a      	sxth	r2, r3
 8000b00:	4b20      	ldr	r3, [pc, #128]	; (8000b84 <display7SEG+0x254>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	b21b      	sxth	r3, r3
 8000b06:	4313      	orrs	r3, r2
 8000b08:	b21a      	sxth	r2, r3
 8000b0a:	4b1e      	ldr	r3, [pc, #120]	; (8000b84 <display7SEG+0x254>)
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	b21b      	sxth	r3, r3
 8000b10:	4313      	orrs	r3, r2
 8000b12:	b21a      	sxth	r2, r3
 8000b14:	4b1b      	ldr	r3, [pc, #108]	; (8000b84 <display7SEG+0x254>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	b21b      	sxth	r3, r3
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	b21a      	sxth	r2, r3
 8000b1e:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <display7SEG+0x254>)
 8000b20:	691b      	ldr	r3, [r3, #16]
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	4313      	orrs	r3, r2
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	4b16      	ldr	r3, [pc, #88]	; (8000b84 <display7SEG+0x254>)
 8000b2a:	695b      	ldr	r3, [r3, #20]
 8000b2c:	b21b      	sxth	r3, r3
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	b21a      	sxth	r2, r3
 8000b32:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <display7SEG+0x254>)
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	b21b      	sxth	r3, r3
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	2210      	movs	r2, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	4811      	ldr	r0, [pc, #68]	; (8000b88 <display7SEG+0x258>)
 8000b44:	f001 f8b9 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[6], RESET);
 8000b48:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <display7SEG+0x254>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	b21a      	sxth	r2, r3
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	; (8000b84 <display7SEG+0x254>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	b21b      	sxth	r3, r3
 8000b54:	4313      	orrs	r3, r2
 8000b56:	b21a      	sxth	r2, r3
 8000b58:	4b0a      	ldr	r3, [pc, #40]	; (8000b84 <display7SEG+0x254>)
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	b21a      	sxth	r2, r3
 8000b62:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <display7SEG+0x254>)
 8000b64:	68db      	ldr	r3, [r3, #12]
 8000b66:	b21b      	sxth	r3, r3
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	b21a      	sxth	r2, r3
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <display7SEG+0x254>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	b21b      	sxth	r3, r3
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	2200      	movs	r2, #0
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4802      	ldr	r0, [pc, #8]	; (8000b88 <display7SEG+0x258>)
 8000b7e:	f001 f89c 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000b82:	e184      	b.n	8000e8e <display7SEG+0x55e>
 8000b84:	20000010 	.word	0x20000010
 8000b88:	40010c00 	.word	0x40010c00
	case 4:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000b8c:	4b84      	ldr	r3, [pc, #528]	; (8000da0 <display7SEG+0x470>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	b21a      	sxth	r2, r3
 8000b92:	4b83      	ldr	r3, [pc, #524]	; (8000da0 <display7SEG+0x470>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	b21b      	sxth	r3, r3
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	b21a      	sxth	r2, r3
 8000b9c:	4b80      	ldr	r3, [pc, #512]	; (8000da0 <display7SEG+0x470>)
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	b21b      	sxth	r3, r3
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	b21a      	sxth	r2, r3
 8000ba6:	4b7e      	ldr	r3, [pc, #504]	; (8000da0 <display7SEG+0x470>)
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	b21b      	sxth	r3, r3
 8000bac:	4313      	orrs	r3, r2
 8000bae:	b21a      	sxth	r2, r3
 8000bb0:	4b7b      	ldr	r3, [pc, #492]	; (8000da0 <display7SEG+0x470>)
 8000bb2:	691b      	ldr	r3, [r3, #16]
 8000bb4:	b21b      	sxth	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b21a      	sxth	r2, r3
 8000bba:	4b79      	ldr	r3, [pc, #484]	; (8000da0 <display7SEG+0x470>)
 8000bbc:	695b      	ldr	r3, [r3, #20]
 8000bbe:	b21b      	sxth	r3, r3
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b21a      	sxth	r2, r3
 8000bc4:	4b76      	ldr	r3, [pc, #472]	; (8000da0 <display7SEG+0x470>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	b21b      	sxth	r3, r3
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	b29b      	uxth	r3, r3
 8000bd0:	2210      	movs	r2, #16
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4873      	ldr	r0, [pc, #460]	; (8000da4 <display7SEG+0x474>)
 8000bd6:	f001 f870 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[1] | SEG[2] | SEG[5] | SEG[6], RESET);
 8000bda:	4b71      	ldr	r3, [pc, #452]	; (8000da0 <display7SEG+0x470>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	b21a      	sxth	r2, r3
 8000be0:	4b6f      	ldr	r3, [pc, #444]	; (8000da0 <display7SEG+0x470>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	4313      	orrs	r3, r2
 8000be8:	b21a      	sxth	r2, r3
 8000bea:	4b6d      	ldr	r3, [pc, #436]	; (8000da0 <display7SEG+0x470>)
 8000bec:	695b      	ldr	r3, [r3, #20]
 8000bee:	b21b      	sxth	r3, r3
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b21a      	sxth	r2, r3
 8000bf4:	4b6a      	ldr	r3, [pc, #424]	; (8000da0 <display7SEG+0x470>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	b21b      	sxth	r3, r3
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	b21b      	sxth	r3, r3
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	2200      	movs	r2, #0
 8000c02:	4619      	mov	r1, r3
 8000c04:	4867      	ldr	r0, [pc, #412]	; (8000da4 <display7SEG+0x474>)
 8000c06:	f001 f858 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000c0a:	e140      	b.n	8000e8e <display7SEG+0x55e>
	case 5:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000c0c:	4b64      	ldr	r3, [pc, #400]	; (8000da0 <display7SEG+0x470>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	b21a      	sxth	r2, r3
 8000c12:	4b63      	ldr	r3, [pc, #396]	; (8000da0 <display7SEG+0x470>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	b21a      	sxth	r2, r3
 8000c1c:	4b60      	ldr	r3, [pc, #384]	; (8000da0 <display7SEG+0x470>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	b21b      	sxth	r3, r3
 8000c22:	4313      	orrs	r3, r2
 8000c24:	b21a      	sxth	r2, r3
 8000c26:	4b5e      	ldr	r3, [pc, #376]	; (8000da0 <display7SEG+0x470>)
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	b21b      	sxth	r3, r3
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	4b5b      	ldr	r3, [pc, #364]	; (8000da0 <display7SEG+0x470>)
 8000c32:	691b      	ldr	r3, [r3, #16]
 8000c34:	b21b      	sxth	r3, r3
 8000c36:	4313      	orrs	r3, r2
 8000c38:	b21a      	sxth	r2, r3
 8000c3a:	4b59      	ldr	r3, [pc, #356]	; (8000da0 <display7SEG+0x470>)
 8000c3c:	695b      	ldr	r3, [r3, #20]
 8000c3e:	b21b      	sxth	r3, r3
 8000c40:	4313      	orrs	r3, r2
 8000c42:	b21a      	sxth	r2, r3
 8000c44:	4b56      	ldr	r3, [pc, #344]	; (8000da0 <display7SEG+0x470>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	b21b      	sxth	r3, r3
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	b21b      	sxth	r3, r3
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	2210      	movs	r2, #16
 8000c52:	4619      	mov	r1, r3
 8000c54:	4853      	ldr	r0, [pc, #332]	; (8000da4 <display7SEG+0x474>)
 8000c56:	f001 f830 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[2] | SEG[3] | SEG[5] | SEG[6], RESET);
 8000c5a:	4b51      	ldr	r3, [pc, #324]	; (8000da0 <display7SEG+0x470>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	b21a      	sxth	r2, r3
 8000c60:	4b4f      	ldr	r3, [pc, #316]	; (8000da0 <display7SEG+0x470>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	4313      	orrs	r3, r2
 8000c68:	b21a      	sxth	r2, r3
 8000c6a:	4b4d      	ldr	r3, [pc, #308]	; (8000da0 <display7SEG+0x470>)
 8000c6c:	68db      	ldr	r3, [r3, #12]
 8000c6e:	b21b      	sxth	r3, r3
 8000c70:	4313      	orrs	r3, r2
 8000c72:	b21a      	sxth	r2, r3
 8000c74:	4b4a      	ldr	r3, [pc, #296]	; (8000da0 <display7SEG+0x470>)
 8000c76:	695b      	ldr	r3, [r3, #20]
 8000c78:	b21b      	sxth	r3, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b21a      	sxth	r2, r3
 8000c7e:	4b48      	ldr	r3, [pc, #288]	; (8000da0 <display7SEG+0x470>)
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	b21b      	sxth	r3, r3
 8000c84:	4313      	orrs	r3, r2
 8000c86:	b21b      	sxth	r3, r3
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4845      	ldr	r0, [pc, #276]	; (8000da4 <display7SEG+0x474>)
 8000c90:	f001 f813 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000c94:	e0fb      	b.n	8000e8e <display7SEG+0x55e>
	case 6:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000c96:	4b42      	ldr	r3, [pc, #264]	; (8000da0 <display7SEG+0x470>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	b21a      	sxth	r2, r3
 8000c9c:	4b40      	ldr	r3, [pc, #256]	; (8000da0 <display7SEG+0x470>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	b21a      	sxth	r2, r3
 8000ca6:	4b3e      	ldr	r3, [pc, #248]	; (8000da0 <display7SEG+0x470>)
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	b21b      	sxth	r3, r3
 8000cac:	4313      	orrs	r3, r2
 8000cae:	b21a      	sxth	r2, r3
 8000cb0:	4b3b      	ldr	r3, [pc, #236]	; (8000da0 <display7SEG+0x470>)
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b21a      	sxth	r2, r3
 8000cba:	4b39      	ldr	r3, [pc, #228]	; (8000da0 <display7SEG+0x470>)
 8000cbc:	691b      	ldr	r3, [r3, #16]
 8000cbe:	b21b      	sxth	r3, r3
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	b21a      	sxth	r2, r3
 8000cc4:	4b36      	ldr	r3, [pc, #216]	; (8000da0 <display7SEG+0x470>)
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	b21b      	sxth	r3, r3
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	b21a      	sxth	r2, r3
 8000cce:	4b34      	ldr	r3, [pc, #208]	; (8000da0 <display7SEG+0x470>)
 8000cd0:	699b      	ldr	r3, [r3, #24]
 8000cd2:	b21b      	sxth	r3, r3
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	b21b      	sxth	r3, r3
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	2210      	movs	r2, #16
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4831      	ldr	r0, [pc, #196]	; (8000da4 <display7SEG+0x474>)
 8000ce0:	f000 ffeb 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], RESET);
 8000ce4:	4b2e      	ldr	r3, [pc, #184]	; (8000da0 <display7SEG+0x470>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	b21a      	sxth	r2, r3
 8000cea:	4b2d      	ldr	r3, [pc, #180]	; (8000da0 <display7SEG+0x470>)
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	b21b      	sxth	r3, r3
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	; (8000da0 <display7SEG+0x470>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	b21b      	sxth	r3, r3
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	b21a      	sxth	r2, r3
 8000cfe:	4b28      	ldr	r3, [pc, #160]	; (8000da0 <display7SEG+0x470>)
 8000d00:	691b      	ldr	r3, [r3, #16]
 8000d02:	b21b      	sxth	r3, r3
 8000d04:	4313      	orrs	r3, r2
 8000d06:	b21a      	sxth	r2, r3
 8000d08:	4b25      	ldr	r3, [pc, #148]	; (8000da0 <display7SEG+0x470>)
 8000d0a:	695b      	ldr	r3, [r3, #20]
 8000d0c:	b21b      	sxth	r3, r3
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	b21a      	sxth	r2, r3
 8000d12:	4b23      	ldr	r3, [pc, #140]	; (8000da0 <display7SEG+0x470>)
 8000d14:	699b      	ldr	r3, [r3, #24]
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	b29b      	uxth	r3, r3
 8000d1e:	2200      	movs	r2, #0
 8000d20:	4619      	mov	r1, r3
 8000d22:	4820      	ldr	r0, [pc, #128]	; (8000da4 <display7SEG+0x474>)
 8000d24:	f000 ffc9 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000d28:	e0b1      	b.n	8000e8e <display7SEG+0x55e>
	case 7:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000d2a:	4b1d      	ldr	r3, [pc, #116]	; (8000da0 <display7SEG+0x470>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	4b1b      	ldr	r3, [pc, #108]	; (8000da0 <display7SEG+0x470>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	b21b      	sxth	r3, r3
 8000d36:	4313      	orrs	r3, r2
 8000d38:	b21a      	sxth	r2, r3
 8000d3a:	4b19      	ldr	r3, [pc, #100]	; (8000da0 <display7SEG+0x470>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	b21b      	sxth	r3, r3
 8000d40:	4313      	orrs	r3, r2
 8000d42:	b21a      	sxth	r2, r3
 8000d44:	4b16      	ldr	r3, [pc, #88]	; (8000da0 <display7SEG+0x470>)
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	b21b      	sxth	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	4b14      	ldr	r3, [pc, #80]	; (8000da0 <display7SEG+0x470>)
 8000d50:	691b      	ldr	r3, [r3, #16]
 8000d52:	b21b      	sxth	r3, r3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	4b11      	ldr	r3, [pc, #68]	; (8000da0 <display7SEG+0x470>)
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	b21b      	sxth	r3, r3
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	b21a      	sxth	r2, r3
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <display7SEG+0x470>)
 8000d64:	699b      	ldr	r3, [r3, #24]
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	b21b      	sxth	r3, r3
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	2210      	movs	r2, #16
 8000d70:	4619      	mov	r1, r3
 8000d72:	480c      	ldr	r0, [pc, #48]	; (8000da4 <display7SEG+0x474>)
 8000d74:	f000 ffa1 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2], RESET);
 8000d78:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <display7SEG+0x470>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	b21a      	sxth	r2, r3
 8000d7e:	4b08      	ldr	r3, [pc, #32]	; (8000da0 <display7SEG+0x470>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	b21b      	sxth	r3, r3
 8000d84:	4313      	orrs	r3, r2
 8000d86:	b21a      	sxth	r2, r3
 8000d88:	4b05      	ldr	r3, [pc, #20]	; (8000da0 <display7SEG+0x470>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	b21b      	sxth	r3, r3
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	b21b      	sxth	r3, r3
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	2200      	movs	r2, #0
 8000d96:	4619      	mov	r1, r3
 8000d98:	4802      	ldr	r0, [pc, #8]	; (8000da4 <display7SEG+0x474>)
 8000d9a:	f000 ff8e 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000d9e:	e076      	b.n	8000e8e <display7SEG+0x55e>
 8000da0:	20000010 	.word	0x20000010
 8000da4:	40010c00 	.word	0x40010c00
	case 8:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], RESET);
 8000da8:	4b3b      	ldr	r3, [pc, #236]	; (8000e98 <display7SEG+0x568>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	b21a      	sxth	r2, r3
 8000dae:	4b3a      	ldr	r3, [pc, #232]	; (8000e98 <display7SEG+0x568>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b21a      	sxth	r2, r3
 8000db8:	4b37      	ldr	r3, [pc, #220]	; (8000e98 <display7SEG+0x568>)
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	b21b      	sxth	r3, r3
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	b21a      	sxth	r2, r3
 8000dc2:	4b35      	ldr	r3, [pc, #212]	; (8000e98 <display7SEG+0x568>)
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b21a      	sxth	r2, r3
 8000dcc:	4b32      	ldr	r3, [pc, #200]	; (8000e98 <display7SEG+0x568>)
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	b21b      	sxth	r3, r3
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	b21a      	sxth	r2, r3
 8000dd6:	4b30      	ldr	r3, [pc, #192]	; (8000e98 <display7SEG+0x568>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	b21a      	sxth	r2, r3
 8000de0:	4b2d      	ldr	r3, [pc, #180]	; (8000e98 <display7SEG+0x568>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	b21b      	sxth	r3, r3
 8000de6:	4313      	orrs	r3, r2
 8000de8:	b21b      	sxth	r3, r3
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	2200      	movs	r2, #0
 8000dee:	4619      	mov	r1, r3
 8000df0:	482a      	ldr	r0, [pc, #168]	; (8000e9c <display7SEG+0x56c>)
 8000df2:	f000 ff62 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000df6:	e04a      	b.n	8000e8e <display7SEG+0x55e>
	case 9:
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[4] | SEG[5] | SEG[6], SET);
 8000df8:	4b27      	ldr	r3, [pc, #156]	; (8000e98 <display7SEG+0x568>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	b21a      	sxth	r2, r3
 8000dfe:	4b26      	ldr	r3, [pc, #152]	; (8000e98 <display7SEG+0x568>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	b21b      	sxth	r3, r3
 8000e04:	4313      	orrs	r3, r2
 8000e06:	b21a      	sxth	r2, r3
 8000e08:	4b23      	ldr	r3, [pc, #140]	; (8000e98 <display7SEG+0x568>)
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	b21b      	sxth	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b21a      	sxth	r2, r3
 8000e12:	4b21      	ldr	r3, [pc, #132]	; (8000e98 <display7SEG+0x568>)
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	b21b      	sxth	r3, r3
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	b21a      	sxth	r2, r3
 8000e1c:	4b1e      	ldr	r3, [pc, #120]	; (8000e98 <display7SEG+0x568>)
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	4313      	orrs	r3, r2
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	4b1c      	ldr	r3, [pc, #112]	; (8000e98 <display7SEG+0x568>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	b21a      	sxth	r2, r3
 8000e30:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <display7SEG+0x568>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	2210      	movs	r2, #16
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4816      	ldr	r0, [pc, #88]	; (8000e9c <display7SEG+0x56c>)
 8000e42:	f000 ff3a 	bl	8001cba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG[0] | SEG[1] | SEG[2] | SEG[3] | SEG[5] | SEG[6], RESET);
 8000e46:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <display7SEG+0x568>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	b21a      	sxth	r2, r3
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <display7SEG+0x568>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	4313      	orrs	r3, r2
 8000e54:	b21a      	sxth	r2, r3
 8000e56:	4b10      	ldr	r3, [pc, #64]	; (8000e98 <display7SEG+0x568>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	b21b      	sxth	r3, r3
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	b21a      	sxth	r2, r3
 8000e60:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <display7SEG+0x568>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	4313      	orrs	r3, r2
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	; (8000e98 <display7SEG+0x568>)
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	b21b      	sxth	r3, r3
 8000e70:	4313      	orrs	r3, r2
 8000e72:	b21a      	sxth	r2, r3
 8000e74:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <display7SEG+0x568>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	b21b      	sxth	r3, r3
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	b21b      	sxth	r3, r3
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	2200      	movs	r2, #0
 8000e82:	4619      	mov	r1, r3
 8000e84:	4805      	ldr	r0, [pc, #20]	; (8000e9c <display7SEG+0x56c>)
 8000e86:	f000 ff18 	bl	8001cba <HAL_GPIO_WritePin>
		break;
 8000e8a:	e000      	b.n	8000e8e <display7SEG+0x55e>
	default:
		break;
 8000e8c:	bf00      	nop
	}
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000010 	.word	0x20000010
 8000e9c:	40010c00 	.word	0x40010c00

08000ea0 <update7SEG>:

void update7SEG(int index){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d84a      	bhi.n	8000f44 <update7SEG+0xa4>
 8000eae:	a201      	add	r2, pc, #4	; (adr r2, 8000eb4 <update7SEG+0x14>)
 8000eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb4:	08000ec5 	.word	0x08000ec5
 8000eb8:	08000ee5 	.word	0x08000ee5
 8000ebc:	08000f05 	.word	0x08000f05
 8000ec0:	08000f25 	.word	0x08000f25
	switch(index){
		case 0:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 8000ec4:	2210      	movs	r2, #16
 8000ec6:	21e0      	movs	r1, #224	; 0xe0
 8000ec8:	4821      	ldr	r0, [pc, #132]	; (8000f50 <update7SEG+0xb0>)
 8000eca:	f000 fef6 	bl	8001cba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2110      	movs	r1, #16
 8000ed2:	481f      	ldr	r0, [pc, #124]	; (8000f50 <update7SEG+0xb0>)
 8000ed4:	f000 fef1 	bl	8001cba <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 8000ed8:	4b1e      	ldr	r3, [pc, #120]	; (8000f54 <update7SEG+0xb4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fd27 	bl	8000930 <display7SEG>
			break;
 8000ee2:	e030      	b.n	8000f46 <update7SEG+0xa6>
		case 1:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 8000ee4:	2210      	movs	r2, #16
 8000ee6:	21d0      	movs	r1, #208	; 0xd0
 8000ee8:	4819      	ldr	r0, [pc, #100]	; (8000f50 <update7SEG+0xb0>)
 8000eea:	f000 fee6 	bl	8001cba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2120      	movs	r1, #32
 8000ef2:	4817      	ldr	r0, [pc, #92]	; (8000f50 <update7SEG+0xb0>)
 8000ef4:	f000 fee1 	bl	8001cba <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 8000ef8:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <update7SEG+0xb4>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fd17 	bl	8000930 <display7SEG>
			break;
 8000f02:	e020      	b.n	8000f46 <update7SEG+0xa6>
		case 2:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN0_Pin | EN3_Pin, SET);
 8000f04:	2210      	movs	r2, #16
 8000f06:	21b0      	movs	r1, #176	; 0xb0
 8000f08:	4811      	ldr	r0, [pc, #68]	; (8000f50 <update7SEG+0xb0>)
 8000f0a:	f000 fed6 	bl	8001cba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2140      	movs	r1, #64	; 0x40
 8000f12:	480f      	ldr	r0, [pc, #60]	; (8000f50 <update7SEG+0xb0>)
 8000f14:	f000 fed1 	bl	8001cba <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <update7SEG+0xb4>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fd07 	bl	8000930 <display7SEG>
			break;
 8000f22:	e010      	b.n	8000f46 <update7SEG+0xa6>
		case 3:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN0_Pin, SET);
 8000f24:	2210      	movs	r2, #16
 8000f26:	2170      	movs	r1, #112	; 0x70
 8000f28:	4809      	ldr	r0, [pc, #36]	; (8000f50 <update7SEG+0xb0>)
 8000f2a:	f000 fec6 	bl	8001cba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2180      	movs	r1, #128	; 0x80
 8000f32:	4807      	ldr	r0, [pc, #28]	; (8000f50 <update7SEG+0xb0>)
 8000f34:	f000 fec1 	bl	8001cba <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <update7SEG+0xb4>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fcf7 	bl	8000930 <display7SEG>
			break;
 8000f42:	e000      	b.n	8000f46 <update7SEG+0xa6>
		default:
			break;
 8000f44:	bf00      	nop
	}
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40010800 	.word	0x40010800
 8000f54:	20000074 	.word	0x20000074

08000f58 <updateBuffer>:

void updateBuffer(int duration, int modeNUM){
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	led_buffer[0] = duration / 10;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a18      	ldr	r2, [pc, #96]	; (8000fc8 <updateBuffer+0x70>)
 8000f66:	fb82 1203 	smull	r1, r2, r2, r3
 8000f6a:	1092      	asrs	r2, r2, #2
 8000f6c:	17db      	asrs	r3, r3, #31
 8000f6e:	1ad3      	subs	r3, r2, r3
 8000f70:	4a16      	ldr	r2, [pc, #88]	; (8000fcc <updateBuffer+0x74>)
 8000f72:	6013      	str	r3, [r2, #0]
	led_buffer[1] = duration % 10;
 8000f74:	6879      	ldr	r1, [r7, #4]
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <updateBuffer+0x70>)
 8000f78:	fb83 2301 	smull	r2, r3, r3, r1
 8000f7c:	109a      	asrs	r2, r3, #2
 8000f7e:	17cb      	asrs	r3, r1, #31
 8000f80:	1ad2      	subs	r2, r2, r3
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	1aca      	subs	r2, r1, r3
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <updateBuffer+0x74>)
 8000f8e:	605a      	str	r2, [r3, #4]
	led_buffer[2] = modeNUM / 10;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <updateBuffer+0x70>)
 8000f94:	fb82 1203 	smull	r1, r2, r2, r3
 8000f98:	1092      	asrs	r2, r2, #2
 8000f9a:	17db      	asrs	r3, r3, #31
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	4a0b      	ldr	r2, [pc, #44]	; (8000fcc <updateBuffer+0x74>)
 8000fa0:	6093      	str	r3, [r2, #8]
	led_buffer[3] = modeNUM % 10;
 8000fa2:	6839      	ldr	r1, [r7, #0]
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <updateBuffer+0x70>)
 8000fa6:	fb83 2301 	smull	r2, r3, r3, r1
 8000faa:	109a      	asrs	r2, r3, #2
 8000fac:	17cb      	asrs	r3, r1, #31
 8000fae:	1ad2      	subs	r2, r2, r3
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	4413      	add	r3, r2
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	1aca      	subs	r2, r1, r3
 8000fba:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <updateBuffer+0x74>)
 8000fbc:	60da      	str	r2, [r3, #12]
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	66666667 	.word	0x66666667
 8000fcc:	20000074 	.word	0x20000074

08000fd0 <button_reading>:
int buttonTimeOut[NO_OF_BUTTONS] = {0};

uint16_t pins[NO_OF_BUTTONS] = {BUTTON_MODE_Pin, BUTTON_ADD_Pin, BUTTON_SET_Pin};
GPIO_TypeDef* ports[NO_OF_BUTTONS] = {BUTTON_MODE_GPIO_Port, BUTTON_ADD_GPIO_Port, BUTTON_SET_GPIO_Port};

void button_reading(){
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
	for(char i = 0; i < NO_OF_BUTTONS; i++){
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	71fb      	strb	r3, [r7, #7]
 8000fda:	e05f      	b.n	800109c <button_reading+0xcc>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000fdc:	79fa      	ldrb	r2, [r7, #7]
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4932      	ldr	r1, [pc, #200]	; (80010ac <button_reading+0xdc>)
 8000fe2:	5c89      	ldrb	r1, [r1, r2]
 8000fe4:	4a32      	ldr	r2, [pc, #200]	; (80010b0 <button_reading+0xe0>)
 8000fe6:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000fe8:	79fa      	ldrb	r2, [r7, #7]
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	4931      	ldr	r1, [pc, #196]	; (80010b4 <button_reading+0xe4>)
 8000fee:	5c89      	ldrb	r1, [r1, r2]
 8000ff0:	4a2e      	ldr	r2, [pc, #184]	; (80010ac <button_reading+0xdc>)
 8000ff2:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(ports[i], pins[i]);
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	4a30      	ldr	r2, [pc, #192]	; (80010b8 <button_reading+0xe8>)
 8000ff8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	492f      	ldr	r1, [pc, #188]	; (80010bc <button_reading+0xec>)
 8001000:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001004:	79fc      	ldrb	r4, [r7, #7]
 8001006:	4619      	mov	r1, r3
 8001008:	4610      	mov	r0, r2
 800100a:	f000 fe3f 	bl	8001c8c <HAL_GPIO_ReadPin>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <button_reading+0xe4>)
 8001014:	551a      	strb	r2, [r3, r4]
		if((debounceButtonBuffer3[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer2[i] == debounceButtonBuffer1[i])){
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	4a25      	ldr	r2, [pc, #148]	; (80010b0 <button_reading+0xe0>)
 800101a:	5cd2      	ldrb	r2, [r2, r3]
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	4923      	ldr	r1, [pc, #140]	; (80010ac <button_reading+0xdc>)
 8001020:	5ccb      	ldrb	r3, [r1, r3]
 8001022:	429a      	cmp	r2, r3
 8001024:	d137      	bne.n	8001096 <button_reading+0xc6>
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	4a20      	ldr	r2, [pc, #128]	; (80010ac <button_reading+0xdc>)
 800102a:	5cd2      	ldrb	r2, [r2, r3]
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	4921      	ldr	r1, [pc, #132]	; (80010b4 <button_reading+0xe4>)
 8001030:	5ccb      	ldrb	r3, [r1, r3]
 8001032:	429a      	cmp	r2, r3
 8001034:	d12f      	bne.n	8001096 <button_reading+0xc6>
			if(debounceButtonBuffer1[i] != buttonBuffer[i]){
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	4a1e      	ldr	r2, [pc, #120]	; (80010b4 <button_reading+0xe4>)
 800103a:	5cd2      	ldrb	r2, [r2, r3]
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4920      	ldr	r1, [pc, #128]	; (80010c0 <button_reading+0xf0>)
 8001040:	5ccb      	ldrb	r3, [r1, r3]
 8001042:	429a      	cmp	r2, r3
 8001044:	d015      	beq.n	8001072 <button_reading+0xa2>
				buttonBuffer[i] = debounceButtonBuffer1[i];
 8001046:	79fa      	ldrb	r2, [r7, #7]
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	491a      	ldr	r1, [pc, #104]	; (80010b4 <button_reading+0xe4>)
 800104c:	5c89      	ldrb	r1, [r1, r2]
 800104e:	4a1c      	ldr	r2, [pc, #112]	; (80010c0 <button_reading+0xf0>)
 8001050:	54d1      	strb	r1, [r2, r3]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	4a1a      	ldr	r2, [pc, #104]	; (80010c0 <button_reading+0xf0>)
 8001056:	5cd3      	ldrb	r3, [r2, r3]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d11c      	bne.n	8001096 <button_reading+0xc6>
					buttonFlag[i] = 1;
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	4a19      	ldr	r2, [pc, #100]	; (80010c4 <button_reading+0xf4>)
 8001060:	2101      	movs	r1, #1
 8001062:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					buttonTimeOut[i] = 100;
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	4a17      	ldr	r2, [pc, #92]	; (80010c8 <button_reading+0xf8>)
 800106a:	2164      	movs	r1, #100	; 0x64
 800106c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001070:	e011      	b.n	8001096 <button_reading+0xc6>
				}
			}
			else{
				buttonTimeOut[i]--;
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <button_reading+0xf8>)
 8001076:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800107a:	3a01      	subs	r2, #1
 800107c:	4912      	ldr	r1, [pc, #72]	; (80010c8 <button_reading+0xf8>)
 800107e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(buttonTimeOut[i] <= 0){
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4a10      	ldr	r2, [pc, #64]	; (80010c8 <button_reading+0xf8>)
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	2b00      	cmp	r3, #0
 800108c:	dc03      	bgt.n	8001096 <button_reading+0xc6>
					buttonBuffer[i] = BUTTON_IS_RELEASED;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <button_reading+0xf0>)
 8001092:	2110      	movs	r1, #16
 8001094:	54d1      	strb	r1, [r2, r3]
	for(char i = 0; i < NO_OF_BUTTONS; i++){
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	3301      	adds	r3, #1
 800109a:	71fb      	strb	r3, [r7, #7]
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d99c      	bls.n	8000fdc <button_reading+0xc>
				}
			}
		}
	}
}
 80010a2:	bf00      	nop
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd90      	pop	{r4, r7, pc}
 80010ac:	20000088 	.word	0x20000088
 80010b0:	2000008c 	.word	0x2000008c
 80010b4:	20000084 	.word	0x20000084
 80010b8:	20000038 	.word	0x20000038
 80010bc:	20000030 	.word	0x20000030
 80010c0:	2000002c 	.word	0x2000002c
 80010c4:	20000090 	.word	0x20000090
 80010c8:	2000009c 	.word	0x2000009c

080010cc <isButtonPressed>:

int isButtonPressed(int button_index){
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	if(button_index >= NO_OF_BUTTONS || button_index < 0) return 0;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	dc02      	bgt.n	80010e0 <isButtonPressed+0x14>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	da01      	bge.n	80010e4 <isButtonPressed+0x18>
 80010e0:	2300      	movs	r3, #0
 80010e2:	e00d      	b.n	8001100 <isButtonPressed+0x34>
	if(buttonFlag[button_index] == 1){
 80010e4:	4a09      	ldr	r2, [pc, #36]	; (800110c <isButtonPressed+0x40>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d106      	bne.n	80010fe <isButtonPressed+0x32>
		buttonFlag[button_index] = 0;
 80010f0:	4a06      	ldr	r2, [pc, #24]	; (800110c <isButtonPressed+0x40>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2100      	movs	r1, #0
 80010f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e000      	b.n	8001100 <isButtonPressed+0x34>
	}
	return 0;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	20000090 	.word	0x20000090

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001116:	f000 facf 	bl	80016b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111a:	f000 f85b 	bl	80011d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800111e:	f000 f8e1 	bl	80012e4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001122:	f000 f893 	bl	800124c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001126:	4823      	ldr	r0, [pc, #140]	; (80011b4 <main+0xa4>)
 8001128:	f001 fa24 	bl	8002574 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */
  int index = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
  setTimer(2, 10); // This timer will use for buffer
 8001130:	210a      	movs	r1, #10
 8001132:	2002      	movs	r0, #2
 8001134:	f000 f988 	bl	8001448 <setTimer>
  setTimer7SEG(10);
 8001138:	200a      	movs	r0, #10
 800113a:	f000 f94d 	bl	80013d8 <setTimer7SEG>
  timerTraffic1 = durationRED / 1000;
 800113e:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <main+0xa8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a1e      	ldr	r2, [pc, #120]	; (80011bc <main+0xac>)
 8001144:	fb82 1203 	smull	r1, r2, r2, r3
 8001148:	1192      	asrs	r2, r2, #6
 800114a:	17db      	asrs	r3, r3, #31
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	4a1c      	ldr	r2, [pc, #112]	; (80011c0 <main+0xb0>)
 8001150:	6013      	str	r3, [r2, #0]
  timerTraffic2 = durationGREEN / 1000;
 8001152:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <main+0xb4>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <main+0xac>)
 8001158:	fb82 1203 	smull	r1, r2, r2, r3
 800115c:	1192      	asrs	r2, r2, #6
 800115e:	17db      	asrs	r3, r3, #31
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	4a19      	ldr	r2, [pc, #100]	; (80011c8 <main+0xb8>)
 8001164:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	if(timerFlag[2] == 1){
 8001166:	4b19      	ldr	r3, [pc, #100]	; (80011cc <main+0xbc>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d10b      	bne.n	8001186 <main+0x76>
		setTimer(2, 100);
 800116e:	2164      	movs	r1, #100	; 0x64
 8001170:	2002      	movs	r0, #2
 8001172:	f000 f969 	bl	8001448 <setTimer>
		updateBuffer(timerTraffic1, timerTraffic2);
 8001176:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <main+0xb0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a13      	ldr	r2, [pc, #76]	; (80011c8 <main+0xb8>)
 800117c:	6812      	ldr	r2, [r2, #0]
 800117e:	4611      	mov	r1, r2
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fee9 	bl	8000f58 <updateBuffer>
	}
	if (timer7SEG == 1){
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <main+0xc0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d10d      	bne.n	80011aa <main+0x9a>
		setTimer7SEG(250);
 800118e:	20fa      	movs	r0, #250	; 0xfa
 8001190:	f000 f922 	bl	80013d8 <setTimer7SEG>
		if (index >= 4) index = 0;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b03      	cmp	r3, #3
 8001198:	dd01      	ble.n	800119e <main+0x8e>
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
		update7SEG(index++);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	1c5a      	adds	r2, r3, #1
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fe7b 	bl	8000ea0 <update7SEG>
	}
	fsm_automatic_run();
 80011aa:	f7fe ffcf 	bl	800014c <fsm_automatic_run>
	fsm_manual_run();
 80011ae:	f7ff f979 	bl	80004a4 <fsm_manual_run>
  {
 80011b2:	e7d8      	b.n	8001166 <main+0x56>
 80011b4:	200000dc 	.word	0x200000dc
 80011b8:	20000004 	.word	0x20000004
 80011bc:	10624dd3 	.word	0x10624dd3
 80011c0:	2000006c 	.word	0x2000006c
 80011c4:	2000000c 	.word	0x2000000c
 80011c8:	20000070 	.word	0x20000070
 80011cc:	200000b8 	.word	0x200000b8
 80011d0:	200000a8 	.word	0x200000a8

080011d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b090      	sub	sp, #64	; 0x40
 80011d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011da:	f107 0318 	add.w	r3, r7, #24
 80011de:	2228      	movs	r2, #40	; 0x28
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f001 fd82 	bl	8002cec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
 80011f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011fa:	2301      	movs	r3, #1
 80011fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011fe:	2310      	movs	r3, #16
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001202:	2300      	movs	r3, #0
 8001204:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001206:	f107 0318 	add.w	r3, r7, #24
 800120a:	4618      	mov	r0, r3
 800120c:	f000 fd86 	bl	8001d1c <HAL_RCC_OscConfig>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001216:	f000 f8d9 	bl	80013cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121a:	230f      	movs	r3, #15
 800121c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800121e:	2300      	movs	r3, #0
 8001220:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fff2 	bl	800221c <HAL_RCC_ClockConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800123e:	f000 f8c5 	bl	80013cc <Error_Handler>
  }
}
 8001242:	bf00      	nop
 8001244:	3740      	adds	r7, #64	; 0x40
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001252:	f107 0308 	add.w	r3, r7, #8
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001260:	463b      	mov	r3, r7
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001268:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <MX_TIM2_Init+0x94>)
 800126a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800126e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001270:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <MX_TIM2_Init+0x94>)
 8001272:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001276:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001278:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <MX_TIM2_Init+0x94>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800127e:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <MX_TIM2_Init+0x94>)
 8001280:	2209      	movs	r2, #9
 8001282:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001284:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <MX_TIM2_Init+0x94>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <MX_TIM2_Init+0x94>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001290:	4813      	ldr	r0, [pc, #76]	; (80012e0 <MX_TIM2_Init+0x94>)
 8001292:	f001 f91f 	bl	80024d4 <HAL_TIM_Base_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800129c:	f000 f896 	bl	80013cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	4619      	mov	r1, r3
 80012ac:	480c      	ldr	r0, [pc, #48]	; (80012e0 <MX_TIM2_Init+0x94>)
 80012ae:	f001 fab5 	bl	800281c <HAL_TIM_ConfigClockSource>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012b8:	f000 f888 	bl	80013cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012bc:	2300      	movs	r3, #0
 80012be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012c4:	463b      	mov	r3, r7
 80012c6:	4619      	mov	r1, r3
 80012c8:	4805      	ldr	r0, [pc, #20]	; (80012e0 <MX_TIM2_Init+0x94>)
 80012ca:	f001 fc81 	bl	8002bd0 <HAL_TIMEx_MasterConfigSynchronization>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012d4:	f000 f87a 	bl	80013cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012d8:	bf00      	nop
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200000dc 	.word	0x200000dc

080012e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ea:	f107 0308 	add.w	r3, r7, #8
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f8:	4b29      	ldr	r3, [pc, #164]	; (80013a0 <MX_GPIO_Init+0xbc>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	4a28      	ldr	r2, [pc, #160]	; (80013a0 <MX_GPIO_Init+0xbc>)
 80012fe:	f043 0304 	orr.w	r3, r3, #4
 8001302:	6193      	str	r3, [r2, #24]
 8001304:	4b26      	ldr	r3, [pc, #152]	; (80013a0 <MX_GPIO_Init+0xbc>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001310:	4b23      	ldr	r3, [pc, #140]	; (80013a0 <MX_GPIO_Init+0xbc>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	4a22      	ldr	r2, [pc, #136]	; (80013a0 <MX_GPIO_Init+0xbc>)
 8001316:	f043 0308 	orr.w	r3, r3, #8
 800131a:	6193      	str	r3, [r2, #24]
 800131c:	4b20      	ldr	r3, [pc, #128]	; (80013a0 <MX_GPIO_Init+0xbc>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	f003 0308 	and.w	r3, r3, #8
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|EN0_Pin
 8001328:	2200      	movs	r2, #0
 800132a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800132e:	481d      	ldr	r0, [pc, #116]	; (80013a4 <MX_GPIO_Init+0xc0>)
 8001330:	f000 fcc3 	bl	8001cba <HAL_GPIO_WritePin>
                          |EN1_Pin|EN2_Pin|EN3_Pin|LED_RED_2_Pin
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG2_3_Pin
 8001334:	2200      	movs	r2, #0
 8001336:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800133a:	481b      	ldr	r0, [pc, #108]	; (80013a8 <MX_GPIO_Init+0xc4>)
 800133c:	f000 fcbd 	bl	8001cba <HAL_GPIO_WritePin>
                          |SEG2_1_Pin|SEG2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_1_Pin LED_YELLOW_1_Pin LED_GREEN_1_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin LED_RED_2_Pin
                           LED_YELLOW_2_Pin LED_GREEN_2_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|EN0_Pin
 8001340:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001344:	60bb      	str	r3, [r7, #8]
                          |EN1_Pin|EN2_Pin|EN3_Pin|LED_RED_2_Pin
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2302      	movs	r3, #2
 8001350:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 0308 	add.w	r3, r7, #8
 8001356:	4619      	mov	r1, r3
 8001358:	4812      	ldr	r0, [pc, #72]	; (80013a4 <MX_GPIO_Init+0xc0>)
 800135a:	f000 fb1d 	bl	8001998 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG1_0_Pin SEG1_1_Pin SEG1_2_Pin SEG2_3_Pin
                           SEG2_4_Pin SEG2_5_Pin SEG2_6_Pin SEG1_3_Pin
                           SEG1_4_Pin SEG1_5_Pin SEG1_6_Pin SEG2_0_Pin
                           SEG2_1_Pin SEG2_2_Pin */
  GPIO_InitStruct.Pin = SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG2_3_Pin
 800135e:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001362:	60bb      	str	r3, [r7, #8]
                          |SEG2_4_Pin|SEG2_5_Pin|SEG2_6_Pin|SEG1_3_Pin
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG2_0_Pin
                          |SEG2_1_Pin|SEG2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001364:	2301      	movs	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2302      	movs	r3, #2
 800136e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001370:	f107 0308 	add.w	r3, r7, #8
 8001374:	4619      	mov	r1, r3
 8001376:	480c      	ldr	r0, [pc, #48]	; (80013a8 <MX_GPIO_Init+0xc4>)
 8001378:	f000 fb0e 	bl	8001998 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_MODE_Pin BUTTON_ADD_Pin BUTTON_SET_Pin */
  GPIO_InitStruct.Pin = BUTTON_MODE_Pin|BUTTON_ADD_Pin|BUTTON_SET_Pin;
 800137c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001380:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001386:	2301      	movs	r3, #1
 8001388:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	4619      	mov	r1, r3
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <MX_GPIO_Init+0xc0>)
 8001392:	f000 fb01 	bl	8001998 <HAL_GPIO_Init>

}
 8001396:	bf00      	nop
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010800 	.word	0x40010800
 80013a8:	40010c00 	.word	0x40010c00

080013ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	timerRun();
 80013b4:	f000 f868 	bl	8001488 <timerRun>
	timerRun7SEG();
 80013b8:	f000 f8b0 	bl	800151c <timerRun7SEG>
	timerRunSecond();
 80013bc:	f000 f894 	bl	80014e8 <timerRunSecond>
	button_reading();
 80013c0:	f7ff fe06 	bl	8000fd0 <button_reading>
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
}
 80013d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d4:	e7fe      	b.n	80013d4 <Error_Handler+0x8>
	...

080013d8 <setTimer7SEG>:
int counterSecond = 0;

int timerFlag[NO_OF_COUNTERS] = {0, 0, 0};
int counter[NO_OF_COUNTERS] = {0, 0, 0};

void setTimer7SEG(int duration){
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
	counter7SEG = duration/PERIOD;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4a08      	ldr	r2, [pc, #32]	; (8001404 <setTimer7SEG+0x2c>)
 80013e4:	fb82 1203 	smull	r1, r2, r2, r3
 80013e8:	1092      	asrs	r2, r2, #2
 80013ea:	17db      	asrs	r3, r3, #31
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	4a06      	ldr	r2, [pc, #24]	; (8001408 <setTimer7SEG+0x30>)
 80013f0:	6013      	str	r3, [r2, #0]
	timer7SEG = 0;
 80013f2:	4b06      	ldr	r3, [pc, #24]	; (800140c <setTimer7SEG+0x34>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	66666667 	.word	0x66666667
 8001408:	200000ac 	.word	0x200000ac
 800140c:	200000a8 	.word	0x200000a8

08001410 <setTimerSecond>:

void setTimerSecond(int duration){
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	counterSecond = duration/PERIOD;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a08      	ldr	r2, [pc, #32]	; (800143c <setTimerSecond+0x2c>)
 800141c:	fb82 1203 	smull	r1, r2, r2, r3
 8001420:	1092      	asrs	r2, r2, #2
 8001422:	17db      	asrs	r3, r3, #31
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	4a06      	ldr	r2, [pc, #24]	; (8001440 <setTimerSecond+0x30>)
 8001428:	6013      	str	r3, [r2, #0]
	timerSecond = 0;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <setTimerSecond+0x34>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	66666667 	.word	0x66666667
 8001440:	200000b4 	.word	0x200000b4
 8001444:	200000b0 	.word	0x200000b0

08001448 <setTimer>:

void setTimer(int index, int duration){
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
	counter[index] = duration/PERIOD;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	4a09      	ldr	r2, [pc, #36]	; (800147c <setTimer+0x34>)
 8001456:	fb82 1203 	smull	r1, r2, r2, r3
 800145a:	1092      	asrs	r2, r2, #2
 800145c:	17db      	asrs	r3, r3, #31
 800145e:	1ad2      	subs	r2, r2, r3
 8001460:	4907      	ldr	r1, [pc, #28]	; (8001480 <setTimer+0x38>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timerFlag[index] = 0;
 8001468:	4a06      	ldr	r2, [pc, #24]	; (8001484 <setTimer+0x3c>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2100      	movs	r1, #0
 800146e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr
 800147c:	66666667 	.word	0x66666667
 8001480:	200000c4 	.word	0x200000c4
 8001484:	200000b8 	.word	0x200000b8

08001488 <timerRun>:

void timerRun(){
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_COUNTERS; i++){
 800148e:	2300      	movs	r3, #0
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	e01c      	b.n	80014ce <timerRun+0x46>
		if (counter[i] > 0){
 8001494:	4a12      	ldr	r2, [pc, #72]	; (80014e0 <timerRun+0x58>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149c:	2b00      	cmp	r3, #0
 800149e:	dd13      	ble.n	80014c8 <timerRun+0x40>
			counter[i]--;
 80014a0:	4a0f      	ldr	r2, [pc, #60]	; (80014e0 <timerRun+0x58>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a8:	1e5a      	subs	r2, r3, #1
 80014aa:	490d      	ldr	r1, [pc, #52]	; (80014e0 <timerRun+0x58>)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (counter[i] <= 0){
 80014b2:	4a0b      	ldr	r2, [pc, #44]	; (80014e0 <timerRun+0x58>)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dc04      	bgt.n	80014c8 <timerRun+0x40>
				timerFlag[i] = 1;
 80014be:	4a09      	ldr	r2, [pc, #36]	; (80014e4 <timerRun+0x5c>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2101      	movs	r1, #1
 80014c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NO_OF_COUNTERS; i++){
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3301      	adds	r3, #1
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	dddf      	ble.n	8001494 <timerRun+0xc>
			}
		}
	}
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr
 80014e0:	200000c4 	.word	0x200000c4
 80014e4:	200000b8 	.word	0x200000b8

080014e8 <timerRunSecond>:

void timerRunSecond(){
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
	if (counterSecond > 0){
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <timerRunSecond+0x2c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	dd0b      	ble.n	800150c <timerRunSecond+0x24>
		counterSecond--;
 80014f4:	4b07      	ldr	r3, [pc, #28]	; (8001514 <timerRunSecond+0x2c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3b01      	subs	r3, #1
 80014fa:	4a06      	ldr	r2, [pc, #24]	; (8001514 <timerRunSecond+0x2c>)
 80014fc:	6013      	str	r3, [r2, #0]
		if (counterSecond <= 0){
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <timerRunSecond+0x2c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	dc02      	bgt.n	800150c <timerRunSecond+0x24>
			timerSecond = 1;
 8001506:	4b04      	ldr	r3, [pc, #16]	; (8001518 <timerRunSecond+0x30>)
 8001508:	2201      	movs	r2, #1
 800150a:	601a      	str	r2, [r3, #0]
		}
	}
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	200000b4 	.word	0x200000b4
 8001518:	200000b0 	.word	0x200000b0

0800151c <timerRun7SEG>:

void timerRun7SEG(){
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
	if (counter7SEG > 0){
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <timerRun7SEG+0x2c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	dd0b      	ble.n	8001540 <timerRun7SEG+0x24>
		counter7SEG--;
 8001528:	4b07      	ldr	r3, [pc, #28]	; (8001548 <timerRun7SEG+0x2c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	3b01      	subs	r3, #1
 800152e:	4a06      	ldr	r2, [pc, #24]	; (8001548 <timerRun7SEG+0x2c>)
 8001530:	6013      	str	r3, [r2, #0]
		if (counter7SEG <= 0){
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <timerRun7SEG+0x2c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	dc02      	bgt.n	8001540 <timerRun7SEG+0x24>
			timer7SEG = 1;
 800153a:	4b04      	ldr	r3, [pc, #16]	; (800154c <timerRun7SEG+0x30>)
 800153c:	2201      	movs	r2, #1
 800153e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	200000ac 	.word	0x200000ac
 800154c:	200000a8 	.word	0x200000a8

08001550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <HAL_MspInit+0x5c>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	4a14      	ldr	r2, [pc, #80]	; (80015ac <HAL_MspInit+0x5c>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6193      	str	r3, [r2, #24]
 8001562:	4b12      	ldr	r3, [pc, #72]	; (80015ac <HAL_MspInit+0x5c>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	60bb      	str	r3, [r7, #8]
 800156c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <HAL_MspInit+0x5c>)
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	4a0e      	ldr	r2, [pc, #56]	; (80015ac <HAL_MspInit+0x5c>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001578:	61d3      	str	r3, [r2, #28]
 800157a:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <HAL_MspInit+0x5c>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <HAL_MspInit+0x60>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <HAL_MspInit+0x60>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr
 80015ac:	40021000 	.word	0x40021000
 80015b0:	40010000 	.word	0x40010000

080015b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015c4:	d113      	bne.n	80015ee <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015c6:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <HAL_TIM_Base_MspInit+0x44>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	4a0b      	ldr	r2, [pc, #44]	; (80015f8 <HAL_TIM_Base_MspInit+0x44>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	61d3      	str	r3, [r2, #28]
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <HAL_TIM_Base_MspInit+0x44>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2100      	movs	r1, #0
 80015e2:	201c      	movs	r0, #28
 80015e4:	f000 f9a1 	bl	800192a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015e8:	201c      	movs	r0, #28
 80015ea:	f000 f9ba 	bl	8001962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000

080015fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <NMI_Handler+0x4>

08001602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <HardFault_Handler+0x4>

08001608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <MemManage_Handler+0x4>

0800160e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001612:	e7fe      	b.n	8001612 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	e7fe      	b.n	8001618 <UsageFault_Handler+0x4>

0800161a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr

08001626 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr

08001632 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr

0800163e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001642:	f000 f87f 	bl	8001744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001650:	4802      	ldr	r0, [pc, #8]	; (800165c <TIM2_IRQHandler+0x10>)
 8001652:	f000 ffdb 	bl	800260c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200000dc 	.word	0x200000dc

08001660 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr

0800166c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800166c:	f7ff fff8 	bl	8001660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001670:	480b      	ldr	r0, [pc, #44]	; (80016a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001672:	490c      	ldr	r1, [pc, #48]	; (80016a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001674:	4a0c      	ldr	r2, [pc, #48]	; (80016a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001678:	e002      	b.n	8001680 <LoopCopyDataInit>

0800167a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800167a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800167c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167e:	3304      	adds	r3, #4

08001680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001684:	d3f9      	bcc.n	800167a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001686:	4a09      	ldr	r2, [pc, #36]	; (80016ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001688:	4c09      	ldr	r4, [pc, #36]	; (80016b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800168a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800168c:	e001      	b.n	8001692 <LoopFillZerobss>

0800168e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001690:	3204      	adds	r2, #4

08001692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001694:	d3fb      	bcc.n	800168e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001696:	f001 fb05 	bl	8002ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800169a:	f7ff fd39 	bl	8001110 <main>
  bx lr
 800169e:	4770      	bx	lr
  ldr r0, =_sdata
 80016a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a4:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80016a8:	08002d40 	.word	0x08002d40
  ldr r2, =_sbss
 80016ac:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80016b0:	20000128 	.word	0x20000128

080016b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <ADC1_2_IRQHandler>
	...

080016b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <HAL_Init+0x28>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a07      	ldr	r2, [pc, #28]	; (80016e0 <HAL_Init+0x28>)
 80016c2:	f043 0310 	orr.w	r3, r3, #16
 80016c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c8:	2003      	movs	r0, #3
 80016ca:	f000 f923 	bl	8001914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ce:	200f      	movs	r0, #15
 80016d0:	f000 f808 	bl	80016e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d4:	f7ff ff3c 	bl	8001550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40022000 	.word	0x40022000

080016e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_InitTick+0x54>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <HAL_InitTick+0x58>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f93b 	bl	800197e <HAL_SYSTICK_Config>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e00e      	b.n	8001730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b0f      	cmp	r3, #15
 8001716:	d80a      	bhi.n	800172e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001718:	2200      	movs	r2, #0
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f000 f903 	bl	800192a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001724:	4a06      	ldr	r2, [pc, #24]	; (8001740 <HAL_InitTick+0x5c>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	e000      	b.n	8001730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000044 	.word	0x20000044
 800173c:	2000004c 	.word	0x2000004c
 8001740:	20000048 	.word	0x20000048

08001744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <HAL_IncTick+0x1c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	4b05      	ldr	r3, [pc, #20]	; (8001764 <HAL_IncTick+0x20>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4413      	add	r3, r2
 8001754:	4a03      	ldr	r2, [pc, #12]	; (8001764 <HAL_IncTick+0x20>)
 8001756:	6013      	str	r3, [r2, #0]
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	2000004c 	.word	0x2000004c
 8001764:	20000124 	.word	0x20000124

08001768 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  return uwTick;
 800176c:	4b02      	ldr	r3, [pc, #8]	; (8001778 <HAL_GetTick+0x10>)
 800176e:	681b      	ldr	r3, [r3, #0]
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr
 8001778:	20000124 	.word	0x20000124

0800177c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <__NVIC_SetPriorityGrouping+0x44>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001798:	4013      	ands	r3, r2
 800179a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ae:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <__NVIC_SetPriorityGrouping+0x44>)
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	60d3      	str	r3, [r2, #12]
}
 80017b4:	bf00      	nop
 80017b6:	3714      	adds	r7, #20
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c8:	4b04      	ldr	r3, [pc, #16]	; (80017dc <__NVIC_GetPriorityGrouping+0x18>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	0a1b      	lsrs	r3, r3, #8
 80017ce:	f003 0307 	and.w	r3, r3, #7
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	db0b      	blt.n	800180a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	f003 021f 	and.w	r2, r3, #31
 80017f8:	4906      	ldr	r1, [pc, #24]	; (8001814 <__NVIC_EnableIRQ+0x34>)
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	095b      	lsrs	r3, r3, #5
 8001800:	2001      	movs	r0, #1
 8001802:	fa00 f202 	lsl.w	r2, r0, r2
 8001806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	e000e100 	.word	0xe000e100

08001818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001828:	2b00      	cmp	r3, #0
 800182a:	db0a      	blt.n	8001842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	b2da      	uxtb	r2, r3
 8001830:	490c      	ldr	r1, [pc, #48]	; (8001864 <__NVIC_SetPriority+0x4c>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	0112      	lsls	r2, r2, #4
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	440b      	add	r3, r1
 800183c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001840:	e00a      	b.n	8001858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	b2da      	uxtb	r2, r3
 8001846:	4908      	ldr	r1, [pc, #32]	; (8001868 <__NVIC_SetPriority+0x50>)
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	f003 030f 	and.w	r3, r3, #15
 800184e:	3b04      	subs	r3, #4
 8001850:	0112      	lsls	r2, r2, #4
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	440b      	add	r3, r1
 8001856:	761a      	strb	r2, [r3, #24]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	e000e100 	.word	0xe000e100
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	; 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f1c3 0307 	rsb	r3, r3, #7
 8001886:	2b04      	cmp	r3, #4
 8001888:	bf28      	it	cs
 800188a:	2304      	movcs	r3, #4
 800188c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3304      	adds	r3, #4
 8001892:	2b06      	cmp	r3, #6
 8001894:	d902      	bls.n	800189c <NVIC_EncodePriority+0x30>
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3b03      	subs	r3, #3
 800189a:	e000      	b.n	800189e <NVIC_EncodePriority+0x32>
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a0:	f04f 32ff 	mov.w	r2, #4294967295
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43da      	mvns	r2, r3
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	401a      	ands	r2, r3
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
 80018be:	43d9      	mvns	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c4:	4313      	orrs	r3, r2
         );
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3724      	adds	r7, #36	; 0x24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018e0:	d301      	bcc.n	80018e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e2:	2301      	movs	r3, #1
 80018e4:	e00f      	b.n	8001906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e6:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <SysTick_Config+0x40>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ee:	210f      	movs	r1, #15
 80018f0:	f04f 30ff 	mov.w	r0, #4294967295
 80018f4:	f7ff ff90 	bl	8001818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f8:	4b05      	ldr	r3, [pc, #20]	; (8001910 <SysTick_Config+0x40>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fe:	4b04      	ldr	r3, [pc, #16]	; (8001910 <SysTick_Config+0x40>)
 8001900:	2207      	movs	r2, #7
 8001902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	e000e010 	.word	0xe000e010

08001914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ff2d 	bl	800177c <__NVIC_SetPriorityGrouping>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800192a:	b580      	push	{r7, lr}
 800192c:	b086      	sub	sp, #24
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	60b9      	str	r1, [r7, #8]
 8001934:	607a      	str	r2, [r7, #4]
 8001936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800193c:	f7ff ff42 	bl	80017c4 <__NVIC_GetPriorityGrouping>
 8001940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	68b9      	ldr	r1, [r7, #8]
 8001946:	6978      	ldr	r0, [r7, #20]
 8001948:	f7ff ff90 	bl	800186c <NVIC_EncodePriority>
 800194c:	4602      	mov	r2, r0
 800194e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001952:	4611      	mov	r1, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff5f 	bl	8001818 <__NVIC_SetPriority>
}
 800195a:	bf00      	nop
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	4603      	mov	r3, r0
 800196a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff35 	bl	80017e0 <__NVIC_EnableIRQ>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff ffa2 	bl	80018d0 <SysTick_Config>
 800198c:	4603      	mov	r3, r0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001998:	b480      	push	{r7}
 800199a:	b08b      	sub	sp, #44	; 0x2c
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019a2:	2300      	movs	r3, #0
 80019a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019a6:	2300      	movs	r3, #0
 80019a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019aa:	e148      	b.n	8001c3e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019ac:	2201      	movs	r2, #1
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	f040 8137 	bne.w	8001c38 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	4aa3      	ldr	r2, [pc, #652]	; (8001c5c <HAL_GPIO_Init+0x2c4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d05e      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019d4:	4aa1      	ldr	r2, [pc, #644]	; (8001c5c <HAL_GPIO_Init+0x2c4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d875      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019da:	4aa1      	ldr	r2, [pc, #644]	; (8001c60 <HAL_GPIO_Init+0x2c8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d058      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019e0:	4a9f      	ldr	r2, [pc, #636]	; (8001c60 <HAL_GPIO_Init+0x2c8>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d86f      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019e6:	4a9f      	ldr	r2, [pc, #636]	; (8001c64 <HAL_GPIO_Init+0x2cc>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d052      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019ec:	4a9d      	ldr	r2, [pc, #628]	; (8001c64 <HAL_GPIO_Init+0x2cc>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d869      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019f2:	4a9d      	ldr	r2, [pc, #628]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d04c      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019f8:	4a9b      	ldr	r2, [pc, #620]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d863      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019fe:	4a9b      	ldr	r2, [pc, #620]	; (8001c6c <HAL_GPIO_Init+0x2d4>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d046      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 8001a04:	4a99      	ldr	r2, [pc, #612]	; (8001c6c <HAL_GPIO_Init+0x2d4>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d85d      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 8001a0a:	2b12      	cmp	r3, #18
 8001a0c:	d82a      	bhi.n	8001a64 <HAL_GPIO_Init+0xcc>
 8001a0e:	2b12      	cmp	r3, #18
 8001a10:	d859      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 8001a12:	a201      	add	r2, pc, #4	; (adr r2, 8001a18 <HAL_GPIO_Init+0x80>)
 8001a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a18:	08001a93 	.word	0x08001a93
 8001a1c:	08001a6d 	.word	0x08001a6d
 8001a20:	08001a7f 	.word	0x08001a7f
 8001a24:	08001ac1 	.word	0x08001ac1
 8001a28:	08001ac7 	.word	0x08001ac7
 8001a2c:	08001ac7 	.word	0x08001ac7
 8001a30:	08001ac7 	.word	0x08001ac7
 8001a34:	08001ac7 	.word	0x08001ac7
 8001a38:	08001ac7 	.word	0x08001ac7
 8001a3c:	08001ac7 	.word	0x08001ac7
 8001a40:	08001ac7 	.word	0x08001ac7
 8001a44:	08001ac7 	.word	0x08001ac7
 8001a48:	08001ac7 	.word	0x08001ac7
 8001a4c:	08001ac7 	.word	0x08001ac7
 8001a50:	08001ac7 	.word	0x08001ac7
 8001a54:	08001ac7 	.word	0x08001ac7
 8001a58:	08001ac7 	.word	0x08001ac7
 8001a5c:	08001a75 	.word	0x08001a75
 8001a60:	08001a89 	.word	0x08001a89
 8001a64:	4a82      	ldr	r2, [pc, #520]	; (8001c70 <HAL_GPIO_Init+0x2d8>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d013      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a6a:	e02c      	b.n	8001ac6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	623b      	str	r3, [r7, #32]
          break;
 8001a72:	e029      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	623b      	str	r3, [r7, #32]
          break;
 8001a7c:	e024      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	3308      	adds	r3, #8
 8001a84:	623b      	str	r3, [r7, #32]
          break;
 8001a86:	e01f      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	330c      	adds	r3, #12
 8001a8e:	623b      	str	r3, [r7, #32]
          break;
 8001a90:	e01a      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d102      	bne.n	8001aa0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	623b      	str	r3, [r7, #32]
          break;
 8001a9e:	e013      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d105      	bne.n	8001ab4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	611a      	str	r2, [r3, #16]
          break;
 8001ab2:	e009      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ab4:	2308      	movs	r3, #8
 8001ab6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69fa      	ldr	r2, [r7, #28]
 8001abc:	615a      	str	r2, [r3, #20]
          break;
 8001abe:	e003      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	623b      	str	r3, [r7, #32]
          break;
 8001ac4:	e000      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          break;
 8001ac6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	2bff      	cmp	r3, #255	; 0xff
 8001acc:	d801      	bhi.n	8001ad2 <HAL_GPIO_Init+0x13a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	e001      	b.n	8001ad6 <HAL_GPIO_Init+0x13e>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	2bff      	cmp	r3, #255	; 0xff
 8001adc:	d802      	bhi.n	8001ae4 <HAL_GPIO_Init+0x14c>
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	e002      	b.n	8001aea <HAL_GPIO_Init+0x152>
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae6:	3b08      	subs	r3, #8
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	210f      	movs	r1, #15
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	fa01 f303 	lsl.w	r3, r1, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	401a      	ands	r2, r3
 8001afc:	6a39      	ldr	r1, [r7, #32]
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	fa01 f303 	lsl.w	r3, r1, r3
 8001b04:	431a      	orrs	r2, r3
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 8090 	beq.w	8001c38 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b18:	4b56      	ldr	r3, [pc, #344]	; (8001c74 <HAL_GPIO_Init+0x2dc>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	4a55      	ldr	r2, [pc, #340]	; (8001c74 <HAL_GPIO_Init+0x2dc>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6193      	str	r3, [r2, #24]
 8001b24:	4b53      	ldr	r3, [pc, #332]	; (8001c74 <HAL_GPIO_Init+0x2dc>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b30:	4a51      	ldr	r2, [pc, #324]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	089b      	lsrs	r3, r3, #2
 8001b36:	3302      	adds	r3, #2
 8001b38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	220f      	movs	r2, #15
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	4013      	ands	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a49      	ldr	r2, [pc, #292]	; (8001c7c <HAL_GPIO_Init+0x2e4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d00d      	beq.n	8001b78 <HAL_GPIO_Init+0x1e0>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a48      	ldr	r2, [pc, #288]	; (8001c80 <HAL_GPIO_Init+0x2e8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d007      	beq.n	8001b74 <HAL_GPIO_Init+0x1dc>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a47      	ldr	r2, [pc, #284]	; (8001c84 <HAL_GPIO_Init+0x2ec>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d101      	bne.n	8001b70 <HAL_GPIO_Init+0x1d8>
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	e004      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b70:	2303      	movs	r3, #3
 8001b72:	e002      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7c:	f002 0203 	and.w	r2, r2, #3
 8001b80:	0092      	lsls	r2, r2, #2
 8001b82:	4093      	lsls	r3, r2
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b8a:	493b      	ldr	r1, [pc, #236]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3302      	adds	r3, #2
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d006      	beq.n	8001bb2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ba4:	4b38      	ldr	r3, [pc, #224]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	4937      	ldr	r1, [pc, #220]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bb2:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	4933      	ldr	r1, [pc, #204]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d006      	beq.n	8001bda <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bcc:	4b2e      	ldr	r3, [pc, #184]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	492d      	ldr	r1, [pc, #180]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60cb      	str	r3, [r1, #12]
 8001bd8:	e006      	b.n	8001be8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bda:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	4929      	ldr	r1, [pc, #164]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001be4:	4013      	ands	r3, r2
 8001be6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bf4:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	4923      	ldr	r1, [pc, #140]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
 8001c00:	e006      	b.n	8001c10 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c02:	4b21      	ldr	r3, [pc, #132]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	491f      	ldr	r1, [pc, #124]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d006      	beq.n	8001c2a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c1c:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	4919      	ldr	r1, [pc, #100]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
 8001c28:	e006      	b.n	8001c38 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c2a:	4b17      	ldr	r3, [pc, #92]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	43db      	mvns	r3, r3
 8001c32:	4915      	ldr	r1, [pc, #84]	; (8001c88 <HAL_GPIO_Init+0x2f0>)
 8001c34:	4013      	ands	r3, r2
 8001c36:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	fa22 f303 	lsr.w	r3, r2, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f47f aeaf 	bne.w	80019ac <HAL_GPIO_Init+0x14>
  }
}
 8001c4e:	bf00      	nop
 8001c50:	bf00      	nop
 8001c52:	372c      	adds	r7, #44	; 0x2c
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	10320000 	.word	0x10320000
 8001c60:	10310000 	.word	0x10310000
 8001c64:	10220000 	.word	0x10220000
 8001c68:	10210000 	.word	0x10210000
 8001c6c:	10120000 	.word	0x10120000
 8001c70:	10110000 	.word	0x10110000
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40010000 	.word	0x40010000
 8001c7c:	40010800 	.word	0x40010800
 8001c80:	40010c00 	.word	0x40010c00
 8001c84:	40011000 	.word	0x40011000
 8001c88:	40010400 	.word	0x40010400

08001c8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	460b      	mov	r3, r1
 8001c96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	887b      	ldrh	r3, [r7, #2]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d002      	beq.n	8001caa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	e001      	b.n	8001cae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001caa:	2300      	movs	r3, #0
 8001cac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr

08001cba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	807b      	strh	r3, [r7, #2]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cca:	787b      	ldrb	r3, [r7, #1]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cd0:	887a      	ldrh	r2, [r7, #2]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cd6:	e003      	b.n	8001ce0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	041a      	lsls	r2, r3, #16
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	611a      	str	r2, [r3, #16]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b085      	sub	sp, #20
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cfc:	887a      	ldrh	r2, [r7, #2]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	4013      	ands	r3, r2
 8001d02:	041a      	lsls	r2, r3, #16
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	43d9      	mvns	r1, r3
 8001d08:	887b      	ldrh	r3, [r7, #2]
 8001d0a:	400b      	ands	r3, r1
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	611a      	str	r2, [r3, #16]
}
 8001d12:	bf00      	nop
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e26c      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f000 8087 	beq.w	8001e4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d3c:	4b92      	ldr	r3, [pc, #584]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	2b04      	cmp	r3, #4
 8001d46:	d00c      	beq.n	8001d62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d48:	4b8f      	ldr	r3, [pc, #572]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 030c 	and.w	r3, r3, #12
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d112      	bne.n	8001d7a <HAL_RCC_OscConfig+0x5e>
 8001d54:	4b8c      	ldr	r3, [pc, #560]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d60:	d10b      	bne.n	8001d7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d62:	4b89      	ldr	r3, [pc, #548]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d06c      	beq.n	8001e48 <HAL_RCC_OscConfig+0x12c>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d168      	bne.n	8001e48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e246      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d82:	d106      	bne.n	8001d92 <HAL_RCC_OscConfig+0x76>
 8001d84:	4b80      	ldr	r3, [pc, #512]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a7f      	ldr	r2, [pc, #508]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d8e:	6013      	str	r3, [r2, #0]
 8001d90:	e02e      	b.n	8001df0 <HAL_RCC_OscConfig+0xd4>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10c      	bne.n	8001db4 <HAL_RCC_OscConfig+0x98>
 8001d9a:	4b7b      	ldr	r3, [pc, #492]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a7a      	ldr	r2, [pc, #488]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	4b78      	ldr	r3, [pc, #480]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a77      	ldr	r2, [pc, #476]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	e01d      	b.n	8001df0 <HAL_RCC_OscConfig+0xd4>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dbc:	d10c      	bne.n	8001dd8 <HAL_RCC_OscConfig+0xbc>
 8001dbe:	4b72      	ldr	r3, [pc, #456]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a71      	ldr	r2, [pc, #452]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	4b6f      	ldr	r3, [pc, #444]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a6e      	ldr	r2, [pc, #440]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	e00b      	b.n	8001df0 <HAL_RCC_OscConfig+0xd4>
 8001dd8:	4b6b      	ldr	r3, [pc, #428]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a6a      	ldr	r2, [pc, #424]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001de2:	6013      	str	r3, [r2, #0]
 8001de4:	4b68      	ldr	r3, [pc, #416]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a67      	ldr	r2, [pc, #412]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d013      	beq.n	8001e20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df8:	f7ff fcb6 	bl	8001768 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e00:	f7ff fcb2 	bl	8001768 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b64      	cmp	r3, #100	; 0x64
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e1fa      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e12:	4b5d      	ldr	r3, [pc, #372]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f0      	beq.n	8001e00 <HAL_RCC_OscConfig+0xe4>
 8001e1e:	e014      	b.n	8001e4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e20:	f7ff fca2 	bl	8001768 <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e28:	f7ff fc9e 	bl	8001768 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b64      	cmp	r3, #100	; 0x64
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e1e6      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e3a:	4b53      	ldr	r3, [pc, #332]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1f0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x10c>
 8001e46:	e000      	b.n	8001e4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d063      	beq.n	8001f1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e56:	4b4c      	ldr	r3, [pc, #304]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00b      	beq.n	8001e7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e62:	4b49      	ldr	r3, [pc, #292]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b08      	cmp	r3, #8
 8001e6c:	d11c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x18c>
 8001e6e:	4b46      	ldr	r3, [pc, #280]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d116      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e7a:	4b43      	ldr	r3, [pc, #268]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d005      	beq.n	8001e92 <HAL_RCC_OscConfig+0x176>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d001      	beq.n	8001e92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e1ba      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e92:	4b3d      	ldr	r3, [pc, #244]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	4939      	ldr	r1, [pc, #228]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea6:	e03a      	b.n	8001f1e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d020      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb0:	4b36      	ldr	r3, [pc, #216]	; (8001f8c <HAL_RCC_OscConfig+0x270>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff fc57 	bl	8001768 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ebe:	f7ff fc53 	bl	8001768 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e19b      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed0:	4b2d      	ldr	r3, [pc, #180]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001edc:	4b2a      	ldr	r3, [pc, #168]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	695b      	ldr	r3, [r3, #20]
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	4927      	ldr	r1, [pc, #156]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	600b      	str	r3, [r1, #0]
 8001ef0:	e015      	b.n	8001f1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ef2:	4b26      	ldr	r3, [pc, #152]	; (8001f8c <HAL_RCC_OscConfig+0x270>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7ff fc36 	bl	8001768 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f00:	f7ff fc32 	bl	8001768 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e17a      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f12:	4b1d      	ldr	r3, [pc, #116]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d03a      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d019      	beq.n	8001f66 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f32:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <HAL_RCC_OscConfig+0x274>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f38:	f7ff fc16 	bl	8001768 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f40:	f7ff fc12 	bl	8001768 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e15a      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f52:	4b0d      	ldr	r3, [pc, #52]	; (8001f88 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f5e:	2001      	movs	r0, #1
 8001f60:	f000 fa9a 	bl	8002498 <RCC_Delay>
 8001f64:	e01c      	b.n	8001fa0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f66:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <HAL_RCC_OscConfig+0x274>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f6c:	f7ff fbfc 	bl	8001768 <HAL_GetTick>
 8001f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f72:	e00f      	b.n	8001f94 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f74:	f7ff fbf8 	bl	8001768 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d908      	bls.n	8001f94 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e140      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
 8001f86:	bf00      	nop
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	42420000 	.word	0x42420000
 8001f90:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f94:	4b9e      	ldr	r3, [pc, #632]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8001f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f98:	f003 0302 	and.w	r3, r3, #2
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1e9      	bne.n	8001f74 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f000 80a6 	beq.w	80020fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fb2:	4b97      	ldr	r3, [pc, #604]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10d      	bne.n	8001fda <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fbe:	4b94      	ldr	r3, [pc, #592]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4a93      	ldr	r2, [pc, #588]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8001fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc8:	61d3      	str	r3, [r2, #28]
 8001fca:	4b91      	ldr	r3, [pc, #580]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd2:	60bb      	str	r3, [r7, #8]
 8001fd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fda:	4b8e      	ldr	r3, [pc, #568]	; (8002214 <HAL_RCC_OscConfig+0x4f8>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d118      	bne.n	8002018 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fe6:	4b8b      	ldr	r3, [pc, #556]	; (8002214 <HAL_RCC_OscConfig+0x4f8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a8a      	ldr	r2, [pc, #552]	; (8002214 <HAL_RCC_OscConfig+0x4f8>)
 8001fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ff2:	f7ff fbb9 	bl	8001768 <HAL_GetTick>
 8001ff6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff8:	e008      	b.n	800200c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ffa:	f7ff fbb5 	bl	8001768 <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b64      	cmp	r3, #100	; 0x64
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e0fd      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200c:	4b81      	ldr	r3, [pc, #516]	; (8002214 <HAL_RCC_OscConfig+0x4f8>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0f0      	beq.n	8001ffa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d106      	bne.n	800202e <HAL_RCC_OscConfig+0x312>
 8002020:	4b7b      	ldr	r3, [pc, #492]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	4a7a      	ldr	r2, [pc, #488]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6213      	str	r3, [r2, #32]
 800202c:	e02d      	b.n	800208a <HAL_RCC_OscConfig+0x36e>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10c      	bne.n	8002050 <HAL_RCC_OscConfig+0x334>
 8002036:	4b76      	ldr	r3, [pc, #472]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4a75      	ldr	r2, [pc, #468]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800203c:	f023 0301 	bic.w	r3, r3, #1
 8002040:	6213      	str	r3, [r2, #32]
 8002042:	4b73      	ldr	r3, [pc, #460]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	4a72      	ldr	r2, [pc, #456]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002048:	f023 0304 	bic.w	r3, r3, #4
 800204c:	6213      	str	r3, [r2, #32]
 800204e:	e01c      	b.n	800208a <HAL_RCC_OscConfig+0x36e>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	2b05      	cmp	r3, #5
 8002056:	d10c      	bne.n	8002072 <HAL_RCC_OscConfig+0x356>
 8002058:	4b6d      	ldr	r3, [pc, #436]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	4a6c      	ldr	r2, [pc, #432]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800205e:	f043 0304 	orr.w	r3, r3, #4
 8002062:	6213      	str	r3, [r2, #32]
 8002064:	4b6a      	ldr	r3, [pc, #424]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	4a69      	ldr	r2, [pc, #420]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6213      	str	r3, [r2, #32]
 8002070:	e00b      	b.n	800208a <HAL_RCC_OscConfig+0x36e>
 8002072:	4b67      	ldr	r3, [pc, #412]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	4a66      	ldr	r2, [pc, #408]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002078:	f023 0301 	bic.w	r3, r3, #1
 800207c:	6213      	str	r3, [r2, #32]
 800207e:	4b64      	ldr	r3, [pc, #400]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	4a63      	ldr	r2, [pc, #396]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002084:	f023 0304 	bic.w	r3, r3, #4
 8002088:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d015      	beq.n	80020be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002092:	f7ff fb69 	bl	8001768 <HAL_GetTick>
 8002096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002098:	e00a      	b.n	80020b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800209a:	f7ff fb65 	bl	8001768 <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e0ab      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b0:	4b57      	ldr	r3, [pc, #348]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0ee      	beq.n	800209a <HAL_RCC_OscConfig+0x37e>
 80020bc:	e014      	b.n	80020e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020be:	f7ff fb53 	bl	8001768 <HAL_GetTick>
 80020c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c4:	e00a      	b.n	80020dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c6:	f7ff fb4f 	bl	8001768 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e095      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020dc:	4b4c      	ldr	r3, [pc, #304]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1ee      	bne.n	80020c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020e8:	7dfb      	ldrb	r3, [r7, #23]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d105      	bne.n	80020fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ee:	4b48      	ldr	r3, [pc, #288]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	4a47      	ldr	r2, [pc, #284]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 8081 	beq.w	8002206 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002104:	4b42      	ldr	r3, [pc, #264]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 030c 	and.w	r3, r3, #12
 800210c:	2b08      	cmp	r3, #8
 800210e:	d061      	beq.n	80021d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d146      	bne.n	80021a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002118:	4b3f      	ldr	r3, [pc, #252]	; (8002218 <HAL_RCC_OscConfig+0x4fc>)
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211e:	f7ff fb23 	bl	8001768 <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002124:	e008      	b.n	8002138 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002126:	f7ff fb1f 	bl	8001768 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e067      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002138:	4b35      	ldr	r3, [pc, #212]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1f0      	bne.n	8002126 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800214c:	d108      	bne.n	8002160 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800214e:	4b30      	ldr	r3, [pc, #192]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	492d      	ldr	r1, [pc, #180]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002160:	4b2b      	ldr	r3, [pc, #172]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a19      	ldr	r1, [r3, #32]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	430b      	orrs	r3, r1
 8002172:	4927      	ldr	r1, [pc, #156]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 8002174:	4313      	orrs	r3, r2
 8002176:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002178:	4b27      	ldr	r3, [pc, #156]	; (8002218 <HAL_RCC_OscConfig+0x4fc>)
 800217a:	2201      	movs	r2, #1
 800217c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217e:	f7ff faf3 	bl	8001768 <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002186:	f7ff faef 	bl	8001768 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e037      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002198:	4b1d      	ldr	r3, [pc, #116]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0f0      	beq.n	8002186 <HAL_RCC_OscConfig+0x46a>
 80021a4:	e02f      	b.n	8002206 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a6:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <HAL_RCC_OscConfig+0x4fc>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7ff fadc 	bl	8001768 <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b4:	f7ff fad8 	bl	8001768 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e020      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c6:	4b12      	ldr	r3, [pc, #72]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1f0      	bne.n	80021b4 <HAL_RCC_OscConfig+0x498>
 80021d2:	e018      	b.n	8002206 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e013      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <HAL_RCC_OscConfig+0x4f4>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d106      	bne.n	8002202 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fe:	429a      	cmp	r2, r3
 8002200:	d001      	beq.n	8002206 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3718      	adds	r7, #24
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
 8002218:	42420060 	.word	0x42420060

0800221c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0d0      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002230:	4b6a      	ldr	r3, [pc, #424]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0307 	and.w	r3, r3, #7
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d910      	bls.n	8002260 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800223e:	4b67      	ldr	r3, [pc, #412]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 0207 	bic.w	r2, r3, #7
 8002246:	4965      	ldr	r1, [pc, #404]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	4313      	orrs	r3, r2
 800224c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800224e:	4b63      	ldr	r3, [pc, #396]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	429a      	cmp	r2, r3
 800225a:	d001      	beq.n	8002260 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0b8      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d020      	beq.n	80022ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002278:	4b59      	ldr	r3, [pc, #356]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4a58      	ldr	r2, [pc, #352]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002282:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002290:	4b53      	ldr	r3, [pc, #332]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4a52      	ldr	r2, [pc, #328]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800229a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800229c:	4b50      	ldr	r3, [pc, #320]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	494d      	ldr	r1, [pc, #308]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d040      	beq.n	800233c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d107      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c2:	4b47      	ldr	r3, [pc, #284]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d115      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e07f      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d107      	bne.n	80022ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022da:	4b41      	ldr	r3, [pc, #260]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d109      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e073      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ea:	4b3d      	ldr	r3, [pc, #244]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e06b      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022fa:	4b39      	ldr	r3, [pc, #228]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f023 0203 	bic.w	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	4936      	ldr	r1, [pc, #216]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800230c:	f7ff fa2c 	bl	8001768 <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002312:	e00a      	b.n	800232a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002314:	f7ff fa28 	bl	8001768 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e053      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800232a:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 020c 	and.w	r2, r3, #12
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	429a      	cmp	r2, r3
 800233a:	d1eb      	bne.n	8002314 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800233c:	4b27      	ldr	r3, [pc, #156]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d210      	bcs.n	800236c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f023 0207 	bic.w	r2, r3, #7
 8002352:	4922      	ldr	r1, [pc, #136]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	4313      	orrs	r3, r2
 8002358:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800235a:	4b20      	ldr	r3, [pc, #128]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d001      	beq.n	800236c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e032      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002378:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	4916      	ldr	r1, [pc, #88]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	4313      	orrs	r3, r2
 8002388:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002396:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	490e      	ldr	r1, [pc, #56]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023aa:	f000 f821 	bl	80023f0 <HAL_RCC_GetSysClockFreq>
 80023ae:	4602      	mov	r2, r0
 80023b0:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	091b      	lsrs	r3, r3, #4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	490a      	ldr	r1, [pc, #40]	; (80023e4 <HAL_RCC_ClockConfig+0x1c8>)
 80023bc:	5ccb      	ldrb	r3, [r1, r3]
 80023be:	fa22 f303 	lsr.w	r3, r2, r3
 80023c2:	4a09      	ldr	r2, [pc, #36]	; (80023e8 <HAL_RCC_ClockConfig+0x1cc>)
 80023c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <HAL_RCC_ClockConfig+0x1d0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff f98a 	bl	80016e4 <HAL_InitTick>

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40022000 	.word	0x40022000
 80023e0:	40021000 	.word	0x40021000
 80023e4:	08002d14 	.word	0x08002d14
 80023e8:	20000044 	.word	0x20000044
 80023ec:	20000048 	.word	0x20000048

080023f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	2300      	movs	r3, #0
 8002404:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800240a:	4b1e      	ldr	r3, [pc, #120]	; (8002484 <HAL_RCC_GetSysClockFreq+0x94>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 030c 	and.w	r3, r3, #12
 8002416:	2b04      	cmp	r3, #4
 8002418:	d002      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0x30>
 800241a:	2b08      	cmp	r3, #8
 800241c:	d003      	beq.n	8002426 <HAL_RCC_GetSysClockFreq+0x36>
 800241e:	e027      	b.n	8002470 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002420:	4b19      	ldr	r3, [pc, #100]	; (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002422:	613b      	str	r3, [r7, #16]
      break;
 8002424:	e027      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	0c9b      	lsrs	r3, r3, #18
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	4a17      	ldr	r2, [pc, #92]	; (800248c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002430:	5cd3      	ldrb	r3, [r2, r3]
 8002432:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d010      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800243e:	4b11      	ldr	r3, [pc, #68]	; (8002484 <HAL_RCC_GetSysClockFreq+0x94>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	0c5b      	lsrs	r3, r3, #17
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	4a11      	ldr	r2, [pc, #68]	; (8002490 <HAL_RCC_GetSysClockFreq+0xa0>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a0d      	ldr	r2, [pc, #52]	; (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002452:	fb02 f203 	mul.w	r2, r2, r3
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	fbb2 f3f3 	udiv	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e004      	b.n	800246a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a0c      	ldr	r2, [pc, #48]	; (8002494 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002464:	fb02 f303 	mul.w	r3, r2, r3
 8002468:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	613b      	str	r3, [r7, #16]
      break;
 800246e:	e002      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002472:	613b      	str	r3, [r7, #16]
      break;
 8002474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002476:	693b      	ldr	r3, [r7, #16]
}
 8002478:	4618      	mov	r0, r3
 800247a:	371c      	adds	r7, #28
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40021000 	.word	0x40021000
 8002488:	007a1200 	.word	0x007a1200
 800248c:	08002d24 	.word	0x08002d24
 8002490:	08002d34 	.word	0x08002d34
 8002494:	003d0900 	.word	0x003d0900

08002498 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <RCC_Delay+0x34>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a0a      	ldr	r2, [pc, #40]	; (80024d0 <RCC_Delay+0x38>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	0a5b      	lsrs	r3, r3, #9
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	fb02 f303 	mul.w	r3, r2, r3
 80024b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024b4:	bf00      	nop
  }
  while (Delay --);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1e5a      	subs	r2, r3, #1
 80024ba:	60fa      	str	r2, [r7, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1f9      	bne.n	80024b4 <RCC_Delay+0x1c>
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr
 80024cc:	20000044 	.word	0x20000044
 80024d0:	10624dd3 	.word	0x10624dd3

080024d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e041      	b.n	800256a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d106      	bne.n	8002500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff f85a 	bl	80015b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3304      	adds	r3, #4
 8002510:	4619      	mov	r1, r3
 8002512:	4610      	mov	r0, r2
 8002514:	f000 fa6e 	bl	80029f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d001      	beq.n	800258c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e035      	b.n	80025f8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 0201 	orr.w	r2, r2, #1
 80025a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a16      	ldr	r2, [pc, #88]	; (8002604 <HAL_TIM_Base_Start_IT+0x90>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d009      	beq.n	80025c2 <HAL_TIM_Base_Start_IT+0x4e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b6:	d004      	beq.n	80025c2 <HAL_TIM_Base_Start_IT+0x4e>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a12      	ldr	r2, [pc, #72]	; (8002608 <HAL_TIM_Base_Start_IT+0x94>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d111      	bne.n	80025e6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b06      	cmp	r3, #6
 80025d2:	d010      	beq.n	80025f6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0201 	orr.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025e4:	e007      	b.n	80025f6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f042 0201 	orr.w	r2, r2, #1
 80025f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	40012c00 	.word	0x40012c00
 8002608:	40000400 	.word	0x40000400

0800260c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b02      	cmp	r3, #2
 8002620:	d122      	bne.n	8002668 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b02      	cmp	r3, #2
 800262e:	d11b      	bne.n	8002668 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f06f 0202 	mvn.w	r2, #2
 8002638:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f9b4 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 8002654:	e005      	b.n	8002662 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f9a7 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f9b6 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	f003 0304 	and.w	r3, r3, #4
 8002672:	2b04      	cmp	r3, #4
 8002674:	d122      	bne.n	80026bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b04      	cmp	r3, #4
 8002682:	d11b      	bne.n	80026bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 0204 	mvn.w	r2, #4
 800268c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2202      	movs	r2, #2
 8002692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 f98a 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 80026a8:	e005      	b.n	80026b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f97d 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 f98c 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	f003 0308 	and.w	r3, r3, #8
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	d122      	bne.n	8002710 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	2b08      	cmp	r3, #8
 80026d6:	d11b      	bne.n	8002710 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f06f 0208 	mvn.w	r2, #8
 80026e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2204      	movs	r2, #4
 80026e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f960 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 80026fc:	e005      	b.n	800270a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f953 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f962 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f003 0310 	and.w	r3, r3, #16
 800271a:	2b10      	cmp	r3, #16
 800271c:	d122      	bne.n	8002764 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	2b10      	cmp	r3, #16
 800272a:	d11b      	bne.n	8002764 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0210 	mvn.w	r2, #16
 8002734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2208      	movs	r2, #8
 800273a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f936 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 8002750:	e005      	b.n	800275e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f929 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f938 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b01      	cmp	r3, #1
 8002770:	d10e      	bne.n	8002790 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b01      	cmp	r3, #1
 800277e:	d107      	bne.n	8002790 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f06f 0201 	mvn.w	r2, #1
 8002788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7fe fe0e 	bl	80013ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279a:	2b80      	cmp	r3, #128	; 0x80
 800279c:	d10e      	bne.n	80027bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a8:	2b80      	cmp	r3, #128	; 0x80
 80027aa:	d107      	bne.n	80027bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 fa6b 	bl	8002c92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c6:	2b40      	cmp	r3, #64	; 0x40
 80027c8:	d10e      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d4:	2b40      	cmp	r3, #64	; 0x40
 80027d6:	d107      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f8fc 	bl	80029e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f003 0320 	and.w	r3, r3, #32
 80027f2:	2b20      	cmp	r3, #32
 80027f4:	d10e      	bne.n	8002814 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b20      	cmp	r3, #32
 8002802:	d107      	bne.n	8002814 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0220 	mvn.w	r2, #32
 800280c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 fa36 	bl	8002c80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <HAL_TIM_ConfigClockSource+0x1c>
 8002834:	2302      	movs	r3, #2
 8002836:	e0b4      	b.n	80029a2 <HAL_TIM_ConfigClockSource+0x186>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2202      	movs	r2, #2
 8002844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800285e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002870:	d03e      	beq.n	80028f0 <HAL_TIM_ConfigClockSource+0xd4>
 8002872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002876:	f200 8087 	bhi.w	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 800287a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800287e:	f000 8086 	beq.w	800298e <HAL_TIM_ConfigClockSource+0x172>
 8002882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002886:	d87f      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 8002888:	2b70      	cmp	r3, #112	; 0x70
 800288a:	d01a      	beq.n	80028c2 <HAL_TIM_ConfigClockSource+0xa6>
 800288c:	2b70      	cmp	r3, #112	; 0x70
 800288e:	d87b      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 8002890:	2b60      	cmp	r3, #96	; 0x60
 8002892:	d050      	beq.n	8002936 <HAL_TIM_ConfigClockSource+0x11a>
 8002894:	2b60      	cmp	r3, #96	; 0x60
 8002896:	d877      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 8002898:	2b50      	cmp	r3, #80	; 0x50
 800289a:	d03c      	beq.n	8002916 <HAL_TIM_ConfigClockSource+0xfa>
 800289c:	2b50      	cmp	r3, #80	; 0x50
 800289e:	d873      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 80028a0:	2b40      	cmp	r3, #64	; 0x40
 80028a2:	d058      	beq.n	8002956 <HAL_TIM_ConfigClockSource+0x13a>
 80028a4:	2b40      	cmp	r3, #64	; 0x40
 80028a6:	d86f      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 80028a8:	2b30      	cmp	r3, #48	; 0x30
 80028aa:	d064      	beq.n	8002976 <HAL_TIM_ConfigClockSource+0x15a>
 80028ac:	2b30      	cmp	r3, #48	; 0x30
 80028ae:	d86b      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d060      	beq.n	8002976 <HAL_TIM_ConfigClockSource+0x15a>
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	d867      	bhi.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d05c      	beq.n	8002976 <HAL_TIM_ConfigClockSource+0x15a>
 80028bc:	2b10      	cmp	r3, #16
 80028be:	d05a      	beq.n	8002976 <HAL_TIM_ConfigClockSource+0x15a>
 80028c0:	e062      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6899      	ldr	r1, [r3, #8]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	f000 f95e 	bl	8002b92 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68ba      	ldr	r2, [r7, #8]
 80028ec:	609a      	str	r2, [r3, #8]
      break;
 80028ee:	e04f      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6818      	ldr	r0, [r3, #0]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	6899      	ldr	r1, [r3, #8]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f000 f947 	bl	8002b92 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002912:	609a      	str	r2, [r3, #8]
      break;
 8002914:	e03c      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6818      	ldr	r0, [r3, #0]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	6859      	ldr	r1, [r3, #4]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	461a      	mov	r2, r3
 8002924:	f000 f8be 	bl	8002aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2150      	movs	r1, #80	; 0x50
 800292e:	4618      	mov	r0, r3
 8002930:	f000 f915 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 8002934:	e02c      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	6859      	ldr	r1, [r3, #4]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	461a      	mov	r2, r3
 8002944:	f000 f8dc 	bl	8002b00 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2160      	movs	r1, #96	; 0x60
 800294e:	4618      	mov	r0, r3
 8002950:	f000 f905 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 8002954:	e01c      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	6859      	ldr	r1, [r3, #4]
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	461a      	mov	r2, r3
 8002964:	f000 f89e 	bl	8002aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2140      	movs	r1, #64	; 0x40
 800296e:	4618      	mov	r0, r3
 8002970:	f000 f8f5 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 8002974:	e00c      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4619      	mov	r1, r3
 8002980:	4610      	mov	r0, r2
 8002982:	f000 f8ec 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 8002986:	e003      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	73fb      	strb	r3, [r7, #15]
      break;
 800298c:	e000      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800298e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr

080029bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr

080029ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr
	...

080029f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a25      	ldr	r2, [pc, #148]	; (8002a9c <TIM_Base_SetConfig+0xa8>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d007      	beq.n	8002a1c <TIM_Base_SetConfig+0x28>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a12:	d003      	beq.n	8002a1c <TIM_Base_SetConfig+0x28>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a22      	ldr	r2, [pc, #136]	; (8002aa0 <TIM_Base_SetConfig+0xac>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d108      	bne.n	8002a2e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a1a      	ldr	r2, [pc, #104]	; (8002a9c <TIM_Base_SetConfig+0xa8>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d007      	beq.n	8002a46 <TIM_Base_SetConfig+0x52>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3c:	d003      	beq.n	8002a46 <TIM_Base_SetConfig+0x52>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a17      	ldr	r2, [pc, #92]	; (8002aa0 <TIM_Base_SetConfig+0xac>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d108      	bne.n	8002a58 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68fa      	ldr	r2, [r7, #12]
 8002a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a07      	ldr	r2, [pc, #28]	; (8002a9c <TIM_Base_SetConfig+0xa8>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d103      	bne.n	8002a8c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	691a      	ldr	r2, [r3, #16]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	615a      	str	r2, [r3, #20]
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr
 8002a9c:	40012c00 	.word	0x40012c00
 8002aa0:	40000400 	.word	0x40000400

08002aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	f023 0201 	bic.w	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f023 030a 	bic.w	r3, r3, #10
 8002ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	621a      	str	r2, [r3, #32]
}
 8002af6:	bf00      	nop
 8002af8:	371c      	adds	r7, #28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	f023 0210 	bic.w	r2, r3, #16
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	031b      	lsls	r3, r3, #12
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	621a      	str	r2, [r3, #32]
}
 8002b54:	bf00      	nop
 8002b56:	371c      	adds	r7, #28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b085      	sub	sp, #20
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	f043 0307 	orr.w	r3, r3, #7
 8002b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	609a      	str	r2, [r3, #8]
}
 8002b88:	bf00      	nop
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr

08002b92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b087      	sub	sp, #28
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	60f8      	str	r0, [r7, #12]
 8002b9a:	60b9      	str	r1, [r7, #8]
 8002b9c:	607a      	str	r2, [r7, #4]
 8002b9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	021a      	lsls	r2, r3, #8
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	609a      	str	r2, [r3, #8]
}
 8002bc6:	bf00      	nop
 8002bc8:	371c      	adds	r7, #28
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr

08002bd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e041      	b.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a14      	ldr	r2, [pc, #80]	; (8002c78 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d009      	beq.n	8002c40 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c34:	d004      	beq.n	8002c40 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a10      	ldr	r2, [pc, #64]	; (8002c7c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d10c      	bne.n	8002c5a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	68ba      	ldr	r2, [r7, #8]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68ba      	ldr	r2, [r7, #8]
 8002c58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	40012c00 	.word	0x40012c00
 8002c7c:	40000400 	.word	0x40000400

08002c80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr

08002c92 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <__libc_init_array>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	2600      	movs	r6, #0
 8002ca8:	4d0c      	ldr	r5, [pc, #48]	; (8002cdc <__libc_init_array+0x38>)
 8002caa:	4c0d      	ldr	r4, [pc, #52]	; (8002ce0 <__libc_init_array+0x3c>)
 8002cac:	1b64      	subs	r4, r4, r5
 8002cae:	10a4      	asrs	r4, r4, #2
 8002cb0:	42a6      	cmp	r6, r4
 8002cb2:	d109      	bne.n	8002cc8 <__libc_init_array+0x24>
 8002cb4:	f000 f822 	bl	8002cfc <_init>
 8002cb8:	2600      	movs	r6, #0
 8002cba:	4d0a      	ldr	r5, [pc, #40]	; (8002ce4 <__libc_init_array+0x40>)
 8002cbc:	4c0a      	ldr	r4, [pc, #40]	; (8002ce8 <__libc_init_array+0x44>)
 8002cbe:	1b64      	subs	r4, r4, r5
 8002cc0:	10a4      	asrs	r4, r4, #2
 8002cc2:	42a6      	cmp	r6, r4
 8002cc4:	d105      	bne.n	8002cd2 <__libc_init_array+0x2e>
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ccc:	4798      	blx	r3
 8002cce:	3601      	adds	r6, #1
 8002cd0:	e7ee      	b.n	8002cb0 <__libc_init_array+0xc>
 8002cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd6:	4798      	blx	r3
 8002cd8:	3601      	adds	r6, #1
 8002cda:	e7f2      	b.n	8002cc2 <__libc_init_array+0x1e>
 8002cdc:	08002d38 	.word	0x08002d38
 8002ce0:	08002d38 	.word	0x08002d38
 8002ce4:	08002d38 	.word	0x08002d38
 8002ce8:	08002d3c 	.word	0x08002d3c

08002cec <memset>:
 8002cec:	4603      	mov	r3, r0
 8002cee:	4402      	add	r2, r0
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d100      	bne.n	8002cf6 <memset+0xa>
 8002cf4:	4770      	bx	lr
 8002cf6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cfa:	e7f9      	b.n	8002cf0 <memset+0x4>

08002cfc <_init>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	bf00      	nop
 8002d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d02:	bc08      	pop	{r3}
 8002d04:	469e      	mov	lr, r3
 8002d06:	4770      	bx	lr

08002d08 <_fini>:
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	bf00      	nop
 8002d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d0e:	bc08      	pop	{r3}
 8002d10:	469e      	mov	lr, r3
 8002d12:	4770      	bx	lr
