// Seed: 1976739164
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_13 = 0;
  reg id_3;
  assign id_3 = -1'b0;
  initial begin : LABEL_0
    id_3 <= id_3;
  end
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    inout wor id_11,
    input wor id_12,
    output uwire id_13,
    output tri0 id_14,
    input supply1 id_15,
    output tri id_16
);
  event id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
