HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Kart_Board
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sda_proxy (1 to 0)||Kart_Board.srr(25);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/25||Kart.vhd(456);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/456
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.kartcontroller has a width of 0||Kart_Board.srr(26);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/26||Kart.vhd(9414);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9414
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.kartcontroller has a width of 0||Kart_Board.srr(27);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/27||Kart.vhd(9414);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9414
Implementation;Synthesis|| CD638 ||@W:Signal proxysclout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(28);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/28||Kart.vhd(9162);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9162
Implementation;Synthesis|| CD638 ||@W:Signal proxysclin is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(29);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/29||Kart.vhd(9163);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9163
Implementation;Synthesis|| CD638 ||@W:Signal proxysdain is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(30);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/30||Kart.vhd(9164);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9164
Implementation;Synthesis|| CD638 ||@W:Signal proxysdaout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(31);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/31||Kart.vhd(9165);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9165
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(37);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/37||Kart.vhd(790);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/790
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(38);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/38||Kart.vhd(791);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/791
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(39);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/39||Kart.vhd(805);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/805
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(40);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/40||Kart.vhd(806);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/806
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.sensorscontroller has a width of 0||Kart_Board.srr(41);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/41||Kart.vhd(9059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9059
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.sensorscontroller has a width of 0||Kart_Board.srr(42);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/42||Kart.vhd(9059);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9059
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(69);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/69||Kart.vhd(6515);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6515
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(72);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/72||Kart.vhd(6497);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6497
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(73);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/73||Kart.vhd(6497);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6497
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(74);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/74||Kart.vhd(6497);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6497
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 2 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(75);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/75||Kart.vhd(6497);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6497
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(79);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/79||Kart.vhd(6263);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6263
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(80);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/80||Kart.vhd(6264);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6264
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(83);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/83||Kart.vhd(6263);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6263
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(84);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/84||Kart.vhd(6264);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6264
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(87);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/87||Kart.vhd(1208);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1208
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Kart_Board.srr(100);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/100||Kart.vhd(5862);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5862
Implementation;Synthesis|| CG290 ||@W:Referenced variable reset is not in sensitivity list.||Kart_Board.srr(101);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/101||Kart.vhd(5864);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5864
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(111);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/111||Kart.vhd(2031);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2031
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(112);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/112||Kart.vhd(2032);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2032
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(113);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/113||Kart.vhd(2039);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2039
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(114);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/114||Kart.vhd(2040);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2040
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisters has a width of 0||Kart_Board.srr(115);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/115||Kart.vhd(5429);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5429
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisters has a width of 0||Kart_Board.srr(116);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/116||Kart.vhd(5429);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5429
Implementation;Synthesis|| CD638 ||@W:Signal ambientlight is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(117);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/117||Kart.vhd(5256);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5256
Implementation;Synthesis|| CD638 ||@W:Signal proximity is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(118);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/118||Kart.vhd(5264);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5264
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(123);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/123||Kart.vhd(3371);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3371
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(124);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/124||Kart.vhd(3378);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3378
Implementation;Synthesis|| CD328 ||@W:Port sendproximities of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(125);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/125||Kart.vhd(4667);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4667
Implementation;Synthesis|| CD328 ||@W:Port sendambients of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(126);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/126||Kart.vhd(4667);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4667
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(127);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/127||Kart.vhd(4667);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4667
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(128);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/128||Kart.vhd(4667);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4667
Implementation;Synthesis|| CD638 ||@W:Signal sendambients is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(129);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/129||Kart.vhd(4381);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4381
Implementation;Synthesis|| CD638 ||@W:Signal sendproximities is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(130);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/130||Kart.vhd(4386);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4386
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(141);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/141||Kart.vhd(3963);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3963
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(142);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/142||Kart.vhd(3970);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3970
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendambients (-1 to 0)||Kart_Board.srr(143);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/143||Kart.vhd(3974);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3974
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendproximities (-1 to 0)||Kart_Board.srr(144);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/144||Kart.vhd(3979);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3979
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(145);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/145||Kart.vhd(4051);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4051
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(148);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/148||Kart.vhd(4032);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4032
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Kart_Board.srr(149);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/149||Kart.vhd(4032);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4032
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(153);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/153||Kart.vhd(3775);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3775
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(154);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/154||Kart.vhd(3776);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3776
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(157);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/157||Kart.vhd(3775);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3775
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(158);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/158||Kart.vhd(3776);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3776
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(161);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/161||Kart.vhd(3775);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3775
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(162);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/162||Kart.vhd(3776);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3776
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of rangerOut(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(168);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/168||Kart.vhd(3913);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3913
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(172);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/172||Kart.vhd(1208);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1208
Implementation;Synthesis|| CD638 ||@W:Signal p_ok is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(189);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/189||Kart.vhd(2326);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2326
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_curr_high_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(191);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/191||Kart.vhd(2481);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2481
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_volt_high_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(192);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/192||Kart.vhd(2481);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2481
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(195);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/195||Kart.vhd(2345);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2345
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(196);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/196||Kart.vhd(2345);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2345
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(197);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/197||Kart.vhd(2345);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2345
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(198);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/198||Kart.vhd(2345);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2345
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_volt(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(199);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/199||Kart.vhd(2345);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2345
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_curr(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(200);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/200||Kart.vhd(2345);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2345
Implementation;Synthesis|| CD434 ||@W:Signal send1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Kart_Board.srr(202);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/202||Kart.vhd(2617);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2617
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(229);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/229||Kart.vhd(1704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1704
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(232);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/232||Kart.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1687
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(233);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/233||Kart.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1687
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(234);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/234||Kart.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1687
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(235);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/235||Kart.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1687
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 1 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(236);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/236||Kart.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1687
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 0 downto 0. ||Kart_Board.srr(246);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/246||Kart.vhd(1208);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1208
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(264);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/264||Kart.vhd(1089);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1089
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(265);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/265||Kart.vhd(1156);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1156
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(266);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/266||Kart.vhd(1089);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1089
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 6 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(267);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/267||Kart.vhd(1399);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1399
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 1 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(268);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/268||Kart.vhd(1399);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1399
Implementation;Synthesis|| CL169 ||@W:Pruning unused register once. Make sure that there are no unused intermediate registers.||Kart_Board.srr(285);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/285||Kart.vhd(2958);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2958
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count(24 downto 0). Make sure that there are no unused intermediate registers.||Kart_Board.srr(286);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/286||Kart.vhd(2958);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2958
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(289);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/289||Kart.vhd(1089);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1089
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(290);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/290||Kart.vhd(1156);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1156
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(313);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/313||Kart.vhd(1089);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1089
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(314);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/314||Kart.vhd(1156);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1156
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(315);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/315||Kart.vhd(5516);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5516
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of hworientation(15 downto 0) is unused ||Kart_Board.srr(316);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/316||Kart.vhd(5516);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5516
Implementation;Synthesis|| CL246 ||@W:Input port bits 39 to 8 of frame(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(329);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/329||Kart.vhd(7477);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/7477
Implementation;Synthesis|| CL158 ||@W:Inout SDA_proxy is unused||Kart_Board.srr(340);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/340||Kart.vhd(456);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/456
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Kart_Board|clock which controls 1080 sequential elements including I_board.I_cregController.I_cregRegisters.I_registers.register_input\.p_registers_0[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(423);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/423||kart.vhd(1203);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/1203
Implementation;Synthesis|| MT530 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock which controls 4 sequential elements including I_board.I_stepperController.I_angleControl.I_phases.coil3. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(424);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/424||kart.vhd(5864);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/5864
Implementation;Synthesis|| MO160 ||@W:Register bit p_addr[4] (in view view:work.txRouter(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(552);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/552||kart.vhd(8694);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/8694
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(593);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/593||kart.vhd(7009);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7009
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/594||kart.vhd(7009);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7009
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(600);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/600||kart.vhd(7009);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7009
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(601);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/601||kart.vhd(7009);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7009
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(620);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/620||kart.vhd(3783);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3783
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(621);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/621||kart.vhd(3783);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3783
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_200(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(624);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/624||kart.vhd(3783);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3783
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_200(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(625);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/625||kart.vhd(3783);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3783
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(628);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/628||kart.vhd(3783);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3783
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(629);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/629||kart.vhd(3783);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3783
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[23] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(690);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/690||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[22] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(691);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/691||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[21] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(692);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/692||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[20] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(693);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/693||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[19] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(694);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/694||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[18] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(695);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/695||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[17] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(696);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/696||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[16] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(697);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/697||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[15] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(698);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/698||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[14] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(699);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/699||null;null
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_stepperController.I_registers.U_sender.p_addr_out[7] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(709);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/709||kart.vhd(6497);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6497
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_regs.U_sender.p_addr_out[6] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(710);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/710||kart.vhd(4032);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4032
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_battery.U_tx.sendStop (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(711);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/711||kart.vhd(2584);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/2584
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Kart_Board|clock with period 10.00ns. Please declare a user-defined clock on object "p:clock"||Kart_Board.srr(834);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/834||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:I_board.I_stepperController.I_angleControl.I_phases.stepdelayed"||Kart_Board.srr(835);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/835||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Kart_Board.srr(851);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/851||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Kart_Board.srr(853);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/853||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Kart_Board.srr(869);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/869||null;null
Implementation;Compile;RootName:Kart_Board
Implementation;Compile||(null)||Please refer to the log file for details about 24 Warning(s) , 1 Info(s)||Kart_Board_compile_log.rpt;liberoaction://open_report/file/Kart_Board_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Kart_Board
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Kart_Board_placeroute_log.rpt;liberoaction://open_report/file/Kart_Board_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Kart_Board
