<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab2e7dae7faa2d664b4903bb258dafe33"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a806e4a0836acc1d400a7b5b52f41345d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5f768ddec311f5028709545b41172fbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a5f768ddec311f5028709545b41172fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806e4a0836acc1d400a7b5b52f41345d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a806e4a0836acc1d400a7b5b52f41345d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99754f19eaf2764147fdcd9e657523d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a99754f19eaf2764147fdcd9e657523d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e7dae7faa2d664b4903bb258dafe33"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab2e7dae7faa2d664b4903bb258dafe33">EAX</a></td></tr>
<tr class="separator:ab2e7dae7faa2d664b4903bb258dafe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5309883bd3d1f1d4e03f2a3e87a05046"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae0c0bfbe2588520130f820b595ec04d4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae2a3a87cc8007e315894ed94983a92eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:ae2a3a87cc8007e315894ed94983a92eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#ae2a3a87cc8007e315894ed94983a92eb">More...</a><br /></td></tr>
<tr class="separator:ae2a3a87cc8007e315894ed94983a92eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a6b5f8b32c47dcafadee657e5b6b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a39a6b5f8b32c47dcafadee657e5b6b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a39a6b5f8b32c47dcafadee657e5b6b31">More...</a><br /></td></tr>
<tr class="separator:a39a6b5f8b32c47dcafadee657e5b6b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cf92c760d7b223c72ab79bfad28191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a90cf92c760d7b223c72ab79bfad28191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a90cf92c760d7b223c72ab79bfad28191">More...</a><br /></td></tr>
<tr class="separator:a90cf92c760d7b223c72ab79bfad28191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49514e79ee508d5a2a06e1f853cd706e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a49514e79ee508d5a2a06e1f853cd706e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a49514e79ee508d5a2a06e1f853cd706e">More...</a><br /></td></tr>
<tr class="separator:a49514e79ee508d5a2a06e1f853cd706e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a26825be61dc40c71a6958b17d0d2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:aa7a26825be61dc40c71a6958b17d0d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#aa7a26825be61dc40c71a6958b17d0d2c">More...</a><br /></td></tr>
<tr class="separator:aa7a26825be61dc40c71a6958b17d0d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064630f64a4d55a11e22fe65793d5ab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a064630f64a4d55a11e22fe65793d5ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a064630f64a4d55a11e22fe65793d5ab4">More...</a><br /></td></tr>
<tr class="separator:a064630f64a4d55a11e22fe65793d5ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a43438b531a612ff5817f950d3e75f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a8a43438b531a612ff5817f950d3e75f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a8a43438b531a612ff5817f950d3e75f1">More...</a><br /></td></tr>
<tr class="separator:a8a43438b531a612ff5817f950d3e75f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ab5d1f3f02fc480156ecf55d29422a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a45ab5d1f3f02fc480156ecf55d29422a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a45ab5d1f3f02fc480156ecf55d29422a">More...</a><br /></td></tr>
<tr class="separator:a45ab5d1f3f02fc480156ecf55d29422a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aecc688492bdd53796e8fc609646797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a3aecc688492bdd53796e8fc609646797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a3aecc688492bdd53796e8fc609646797">More...</a><br /></td></tr>
<tr class="separator:a3aecc688492bdd53796e8fc609646797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe92a1f1000df940ccb33279c9408f65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:abe92a1f1000df940ccb33279c9408f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#abe92a1f1000df940ccb33279c9408f65">More...</a><br /></td></tr>
<tr class="separator:abe92a1f1000df940ccb33279c9408f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ef542fc7fa74acb20b7d671cd26dbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a38ef542fc7fa74acb20b7d671cd26dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a38ef542fc7fa74acb20b7d671cd26dbb">More...</a><br /></td></tr>
<tr class="separator:a38ef542fc7fa74acb20b7d671cd26dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296019eab892a59435340f4c30b549ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a296019eab892a59435340f4c30b549ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a296019eab892a59435340f4c30b549ea">More...</a><br /></td></tr>
<tr class="separator:a296019eab892a59435340f4c30b549ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a3e193906cefcc8b638878042edd64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a87a3e193906cefcc8b638878042edd64"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a87a3e193906cefcc8b638878042edd64">More...</a><br /></td></tr>
<tr class="separator:a87a3e193906cefcc8b638878042edd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6601f4bc9893f8d0a6d68ee34a811058"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a6601f4bc9893f8d0a6d68ee34a811058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a6601f4bc9893f8d0a6d68ee34a811058">More...</a><br /></td></tr>
<tr class="separator:a6601f4bc9893f8d0a6d68ee34a811058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd800896d7ba266aec30a91eb7ce3410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:abd800896d7ba266aec30a91eb7ce3410"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#abd800896d7ba266aec30a91eb7ce3410">More...</a><br /></td></tr>
<tr class="separator:abd800896d7ba266aec30a91eb7ce3410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f8dba468a6b827ddb7033ed21e5358"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:aa3f8dba468a6b827ddb7033ed21e5358"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#aa3f8dba468a6b827ddb7033ed21e5358">More...</a><br /></td></tr>
<tr class="separator:aa3f8dba468a6b827ddb7033ed21e5358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac4827bfcf698cc887552c0e7c60f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:afac4827bfcf698cc887552c0e7c60f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#afac4827bfcf698cc887552c0e7c60f22">More...</a><br /></td></tr>
<tr class="separator:afac4827bfcf698cc887552c0e7c60f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926e1820aa83a906ed8a3d5928732fcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a926e1820aa83a906ed8a3d5928732fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a926e1820aa83a906ed8a3d5928732fcc">More...</a><br /></td></tr>
<tr class="separator:a926e1820aa83a906ed8a3d5928732fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb822d4f1375e441fc7e623e3015796b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:aeb822d4f1375e441fc7e623e3015796b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#aeb822d4f1375e441fc7e623e3015796b">More...</a><br /></td></tr>
<tr class="separator:aeb822d4f1375e441fc7e623e3015796b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866d2c6f74b6181b4176224305f82e82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a866d2c6f74b6181b4176224305f82e82"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a866d2c6f74b6181b4176224305f82e82">More...</a><br /></td></tr>
<tr class="separator:a866d2c6f74b6181b4176224305f82e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5169b434ddca970da839ff5caf5da6f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a5169b434ddca970da839ff5caf5da6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a5169b434ddca970da839ff5caf5da6f3">More...</a><br /></td></tr>
<tr class="separator:a5169b434ddca970da839ff5caf5da6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08dbd0c4f9f01deca1e1d6513e782eb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a08dbd0c4f9f01deca1e1d6513e782eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a08dbd0c4f9f01deca1e1d6513e782eb1">More...</a><br /></td></tr>
<tr class="separator:a08dbd0c4f9f01deca1e1d6513e782eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf84c11984d1e8665e32d6aa56a08aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:adf84c11984d1e8665e32d6aa56a08aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#adf84c11984d1e8665e32d6aa56a08aec">More...</a><br /></td></tr>
<tr class="separator:adf84c11984d1e8665e32d6aa56a08aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad05a94acefa3dc1aaf7cfe4e879535b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:aad05a94acefa3dc1aaf7cfe4e879535b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#aad05a94acefa3dc1aaf7cfe4e879535b">More...</a><br /></td></tr>
<tr class="separator:aad05a94acefa3dc1aaf7cfe4e879535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975c10318ed397b6090403835ec20c0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a975c10318ed397b6090403835ec20c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a975c10318ed397b6090403835ec20c0d">More...</a><br /></td></tr>
<tr class="separator:a975c10318ed397b6090403835ec20c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e0c6d4b852b7cad9af0a7c5a94280d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a51e0c6d4b852b7cad9af0a7c5a94280d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a51e0c6d4b852b7cad9af0a7c5a94280d">More...</a><br /></td></tr>
<tr class="separator:a51e0c6d4b852b7cad9af0a7c5a94280d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2a6bab9b0fbca5c277e816376e6788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:ada2a6bab9b0fbca5c277e816376e6788"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#ada2a6bab9b0fbca5c277e816376e6788">More...</a><br /></td></tr>
<tr class="separator:ada2a6bab9b0fbca5c277e816376e6788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94490b8257933c490b3500226cd6c350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a94490b8257933c490b3500226cd6c350"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a94490b8257933c490b3500226cd6c350">More...</a><br /></td></tr>
<tr class="separator:a94490b8257933c490b3500226cd6c350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099bf6d3213bff54a68fcefe90e390bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a099bf6d3213bff54a68fcefe90e390bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a099bf6d3213bff54a68fcefe90e390bc">More...</a><br /></td></tr>
<tr class="separator:a099bf6d3213bff54a68fcefe90e390bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403a8fa6b472263a883cb6efc4423e7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a403a8fa6b472263a883cb6efc4423e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a403a8fa6b472263a883cb6efc4423e7f">More...</a><br /></td></tr>
<tr class="separator:a403a8fa6b472263a883cb6efc4423e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d275c2dfde1400f07be8ec20b837fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a32d275c2dfde1400f07be8ec20b837fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#a32d275c2dfde1400f07be8ec20b837fc">More...</a><br /></td></tr>
<tr class="separator:a32d275c2dfde1400f07be8ec20b837fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07dfdb6a5765a46713f79b000eddae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:ad07dfdb6a5765a46713f79b000eddae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d6/d9e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d224.html#ad07dfdb6a5765a46713f79b000eddae6">More...</a><br /></td></tr>
<tr class="separator:ad07dfdb6a5765a46713f79b000eddae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c0bfbe2588520130f820b595ec04d4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae0c0bfbe2588520130f820b595ec04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5309883bd3d1f1d4e03f2a3e87a05046"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">EBX</a></td></tr>
<tr class="separator:a5309883bd3d1f1d4e03f2a3e87a05046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad10ba650ae17f177714b7e6538f2dec"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4f0b416e308783d13ab5b21f08d71b27"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a76c818f8a2b2112e68dd9ac731401fec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a76c818f8a2b2112e68dd9ac731401fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a76c818f8a2b2112e68dd9ac731401fec">More...</a><br /></td></tr>
<tr class="separator:a76c818f8a2b2112e68dd9ac731401fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a1a9a71fa68908fb8579b6932e10e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a63a1a9a71fa68908fb8579b6932e10e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a63a1a9a71fa68908fb8579b6932e10e5">More...</a><br /></td></tr>
<tr class="separator:a63a1a9a71fa68908fb8579b6932e10e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb500640504e9c2e13d96d0ce56f342"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a0eb500640504e9c2e13d96d0ce56f342"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a0eb500640504e9c2e13d96d0ce56f342">More...</a><br /></td></tr>
<tr class="separator:a0eb500640504e9c2e13d96d0ce56f342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58aa9f19334cdc799cc0a938c7aca25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ab58aa9f19334cdc799cc0a938c7aca25"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#ab58aa9f19334cdc799cc0a938c7aca25">More...</a><br /></td></tr>
<tr class="separator:ab58aa9f19334cdc799cc0a938c7aca25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c2939dd2e79ce02ea964db4f9986c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a64c2939dd2e79ce02ea964db4f9986c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a64c2939dd2e79ce02ea964db4f9986c3">More...</a><br /></td></tr>
<tr class="separator:a64c2939dd2e79ce02ea964db4f9986c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb7ccc67717099fb909498dba08bbe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a2fb7ccc67717099fb909498dba08bbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a2fb7ccc67717099fb909498dba08bbe0">More...</a><br /></td></tr>
<tr class="separator:a2fb7ccc67717099fb909498dba08bbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7cce567b17887df7adc43d9012605d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a8d7cce567b17887df7adc43d9012605d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a8d7cce567b17887df7adc43d9012605d">More...</a><br /></td></tr>
<tr class="separator:a8d7cce567b17887df7adc43d9012605d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f311e9cd8fd71cead6e736f07a2f813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a5f311e9cd8fd71cead6e736f07a2f813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a5f311e9cd8fd71cead6e736f07a2f813">More...</a><br /></td></tr>
<tr class="separator:a5f311e9cd8fd71cead6e736f07a2f813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaa0624954139218f145283e68e82f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a4eaa0624954139218f145283e68e82f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a4eaa0624954139218f145283e68e82f6">More...</a><br /></td></tr>
<tr class="separator:a4eaa0624954139218f145283e68e82f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396182bbf9dcd9d30058d8e9af44d14d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a396182bbf9dcd9d30058d8e9af44d14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a396182bbf9dcd9d30058d8e9af44d14d">More...</a><br /></td></tr>
<tr class="separator:a396182bbf9dcd9d30058d8e9af44d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53764ba9a7ec538730c862f08e1ea97d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a53764ba9a7ec538730c862f08e1ea97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a53764ba9a7ec538730c862f08e1ea97d">More...</a><br /></td></tr>
<tr class="separator:a53764ba9a7ec538730c862f08e1ea97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd47947e50a059802fe92905cabe43ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:afd47947e50a059802fe92905cabe43ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#afd47947e50a059802fe92905cabe43ba">More...</a><br /></td></tr>
<tr class="separator:afd47947e50a059802fe92905cabe43ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2b21fc84ca3827ef3442a5e7f3ca99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:adf2b21fc84ca3827ef3442a5e7f3ca99"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#adf2b21fc84ca3827ef3442a5e7f3ca99">More...</a><br /></td></tr>
<tr class="separator:adf2b21fc84ca3827ef3442a5e7f3ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241e6ed4fafa5a71d541cdf85940b461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a241e6ed4fafa5a71d541cdf85940b461"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a241e6ed4fafa5a71d541cdf85940b461">More...</a><br /></td></tr>
<tr class="separator:a241e6ed4fafa5a71d541cdf85940b461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253283c58fcac710e2b528746a3290c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a253283c58fcac710e2b528746a3290c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a253283c58fcac710e2b528746a3290c5">More...</a><br /></td></tr>
<tr class="separator:a253283c58fcac710e2b528746a3290c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a74aa9c8f8a5ba953b1cca8b3757355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a8a74aa9c8f8a5ba953b1cca8b3757355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a8a74aa9c8f8a5ba953b1cca8b3757355">More...</a><br /></td></tr>
<tr class="separator:a8a74aa9c8f8a5ba953b1cca8b3757355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be378d7aa2fbc5b6885f1e99507ff88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a4be378d7aa2fbc5b6885f1e99507ff88"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a4be378d7aa2fbc5b6885f1e99507ff88">More...</a><br /></td></tr>
<tr class="separator:a4be378d7aa2fbc5b6885f1e99507ff88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882a75a27c59ec7ace9e1ecdcb44f867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a882a75a27c59ec7ace9e1ecdcb44f867"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a882a75a27c59ec7ace9e1ecdcb44f867">More...</a><br /></td></tr>
<tr class="separator:a882a75a27c59ec7ace9e1ecdcb44f867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077051b5c8137427abcc4bc6e82276bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a077051b5c8137427abcc4bc6e82276bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a077051b5c8137427abcc4bc6e82276bb">More...</a><br /></td></tr>
<tr class="separator:a077051b5c8137427abcc4bc6e82276bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7badd26ae59e2d1263509f4d93c3d26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:af7badd26ae59e2d1263509f4d93c3d26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#af7badd26ae59e2d1263509f4d93c3d26">More...</a><br /></td></tr>
<tr class="separator:af7badd26ae59e2d1263509f4d93c3d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a0e287eecb6e705331c5cbd6dbc0c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a89a0e287eecb6e705331c5cbd6dbc0c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a89a0e287eecb6e705331c5cbd6dbc0c0">More...</a><br /></td></tr>
<tr class="separator:a89a0e287eecb6e705331c5cbd6dbc0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb34fdbfc977e480d3fc2240749e4cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a8fb34fdbfc977e480d3fc2240749e4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a8fb34fdbfc977e480d3fc2240749e4cb">More...</a><br /></td></tr>
<tr class="separator:a8fb34fdbfc977e480d3fc2240749e4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ab3a4ee043089dcf83906b85160545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a96ab3a4ee043089dcf83906b85160545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#a96ab3a4ee043089dcf83906b85160545">More...</a><br /></td></tr>
<tr class="separator:a96ab3a4ee043089dcf83906b85160545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed501cfc29b4996b0ae0473fa7632cde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:aed501cfc29b4996b0ae0473fa7632cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#aed501cfc29b4996b0ae0473fa7632cde">More...</a><br /></td></tr>
<tr class="separator:aed501cfc29b4996b0ae0473fa7632cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a2a4a67c3ab81fa6ac65b34c6e406c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ae4a2a4a67c3ab81fa6ac65b34c6e406c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#ae4a2a4a67c3ab81fa6ac65b34c6e406c">More...</a><br /></td></tr>
<tr class="separator:ae4a2a4a67c3ab81fa6ac65b34c6e406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe566dcfa2102de55e2fcc26d5f42bce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:afe566dcfa2102de55e2fcc26d5f42bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#afe566dcfa2102de55e2fcc26d5f42bce">More...</a><br /></td></tr>
<tr class="separator:afe566dcfa2102de55e2fcc26d5f42bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92328e13dac6576c02b24d4878b5592"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ac92328e13dac6576c02b24d4878b5592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d7/df0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d211_1_1_0d247.html#ac92328e13dac6576c02b24d4878b5592">More...</a><br /></td></tr>
<tr class="separator:ac92328e13dac6576c02b24d4878b5592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0b416e308783d13ab5b21f08d71b27"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4f0b416e308783d13ab5b21f08d71b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a7e25919055a65e28102f092d0023b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a22a7e25919055a65e28102f092d0023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad10ba650ae17f177714b7e6538f2dec"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad10ba650ae17f177714b7e6538f2dec">ECX</a></td></tr>
<tr class="separator:aad10ba650ae17f177714b7e6538f2dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad83cc71f5ca1102221d31f2496e2ee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6fd7c8a19de97bc63c119bc141af9e25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9c7d8827eec72190ac70a80c49432ca1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a9c7d8827eec72190ac70a80c49432ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a9c7d8827eec72190ac70a80c49432ca1">More...</a><br /></td></tr>
<tr class="separator:a9c7d8827eec72190ac70a80c49432ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8c1bf84f6d6755236597f2c36c01ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a2b8c1bf84f6d6755236597f2c36c01ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a2b8c1bf84f6d6755236597f2c36c01ca">More...</a><br /></td></tr>
<tr class="separator:a2b8c1bf84f6d6755236597f2c36c01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0835a3b9dabc7d4b29dcd9b061148dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ad0835a3b9dabc7d4b29dcd9b061148dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ad0835a3b9dabc7d4b29dcd9b061148dd">More...</a><br /></td></tr>
<tr class="separator:ad0835a3b9dabc7d4b29dcd9b061148dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cbcb8587c42ca10e25511573301396"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ad1cbcb8587c42ca10e25511573301396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ad1cbcb8587c42ca10e25511573301396">More...</a><br /></td></tr>
<tr class="separator:ad1cbcb8587c42ca10e25511573301396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0830ef554a72de5a06e956d0f7411cf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a0830ef554a72de5a06e956d0f7411cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a0830ef554a72de5a06e956d0f7411cf0">More...</a><br /></td></tr>
<tr class="separator:a0830ef554a72de5a06e956d0f7411cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf26fb6a49fc3ada5a6a34c8fdc3fcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a4cf26fb6a49fc3ada5a6a34c8fdc3fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a4cf26fb6a49fc3ada5a6a34c8fdc3fcf">More...</a><br /></td></tr>
<tr class="separator:a4cf26fb6a49fc3ada5a6a34c8fdc3fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fa8271d331211f084a0fdd69da6f65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a34fa8271d331211f084a0fdd69da6f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a34fa8271d331211f084a0fdd69da6f65">More...</a><br /></td></tr>
<tr class="separator:a34fa8271d331211f084a0fdd69da6f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b5c8ebd1a9a7ff7fccfb98f91e7b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a41b5c8ebd1a9a7ff7fccfb98f91e7b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a41b5c8ebd1a9a7ff7fccfb98f91e7b05">More...</a><br /></td></tr>
<tr class="separator:a41b5c8ebd1a9a7ff7fccfb98f91e7b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39719bbe8cfe091608e3915e05886d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:ab39719bbe8cfe091608e3915e05886d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ab39719bbe8cfe091608e3915e05886d3">More...</a><br /></td></tr>
<tr class="separator:ab39719bbe8cfe091608e3915e05886d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32e96df833d5adafc6516799a722ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ac32e96df833d5adafc6516799a722ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ac32e96df833d5adafc6516799a722ec5">More...</a><br /></td></tr>
<tr class="separator:ac32e96df833d5adafc6516799a722ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76c55300aae7991681b88059510b963"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ae76c55300aae7991681b88059510b963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ae76c55300aae7991681b88059510b963">More...</a><br /></td></tr>
<tr class="separator:ae76c55300aae7991681b88059510b963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c369b6ab044fc329675a8eea808f1e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a2c369b6ab044fc329675a8eea808f1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a2c369b6ab044fc329675a8eea808f1e9">More...</a><br /></td></tr>
<tr class="separator:a2c369b6ab044fc329675a8eea808f1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c950c855165de7c09a15ea1f3e08174"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a2c950c855165de7c09a15ea1f3e08174"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a2c950c855165de7c09a15ea1f3e08174">More...</a><br /></td></tr>
<tr class="separator:a2c950c855165de7c09a15ea1f3e08174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f01d9f127f5be2b66539a7891b1b37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a84f01d9f127f5be2b66539a7891b1b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a84f01d9f127f5be2b66539a7891b1b37">More...</a><br /></td></tr>
<tr class="separator:a84f01d9f127f5be2b66539a7891b1b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef4895386687bddb52b61d21905b80b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:abef4895386687bddb52b61d21905b80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#abef4895386687bddb52b61d21905b80b">More...</a><br /></td></tr>
<tr class="separator:abef4895386687bddb52b61d21905b80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e9a4d30b5534f4ed87a649379b7dae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a21e9a4d30b5534f4ed87a649379b7dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a21e9a4d30b5534f4ed87a649379b7dae">More...</a><br /></td></tr>
<tr class="separator:a21e9a4d30b5534f4ed87a649379b7dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2273f8f98b7bd9b514190eb62734a854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a2273f8f98b7bd9b514190eb62734a854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a2273f8f98b7bd9b514190eb62734a854">More...</a><br /></td></tr>
<tr class="separator:a2273f8f98b7bd9b514190eb62734a854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb8e7011767d346481d722ee31fe63f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a2bb8e7011767d346481d722ee31fe63f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a2bb8e7011767d346481d722ee31fe63f">More...</a><br /></td></tr>
<tr class="separator:a2bb8e7011767d346481d722ee31fe63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff75b3076c76db08823ad3d49817fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a8ff75b3076c76db08823ad3d49817fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a8ff75b3076c76db08823ad3d49817fd6">More...</a><br /></td></tr>
<tr class="separator:a8ff75b3076c76db08823ad3d49817fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7ed536e05848ed178670a110e2431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ace7ed536e05848ed178670a110e2431a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ace7ed536e05848ed178670a110e2431a">More...</a><br /></td></tr>
<tr class="separator:ace7ed536e05848ed178670a110e2431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f6dbf75d46e80d54bf94969febfc1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a14f6dbf75d46e80d54bf94969febfc1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a14f6dbf75d46e80d54bf94969febfc1c">More...</a><br /></td></tr>
<tr class="separator:a14f6dbf75d46e80d54bf94969febfc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0d0be2ea7b0a912c769e40c797f3ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a3f0d0be2ea7b0a912c769e40c797f3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a3f0d0be2ea7b0a912c769e40c797f3ca">More...</a><br /></td></tr>
<tr class="separator:a3f0d0be2ea7b0a912c769e40c797f3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c758ef5b05c7e20cbb417a1f4bcb6e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a6c758ef5b05c7e20cbb417a1f4bcb6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a6c758ef5b05c7e20cbb417a1f4bcb6e7">More...</a><br /></td></tr>
<tr class="separator:a6c758ef5b05c7e20cbb417a1f4bcb6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d008e6ce73937ce90cf6599cbe4565f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a2d008e6ce73937ce90cf6599cbe4565f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a2d008e6ce73937ce90cf6599cbe4565f">More...</a><br /></td></tr>
<tr class="separator:a2d008e6ce73937ce90cf6599cbe4565f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea02e2b3ca842b1a97af0f00147a697e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:aea02e2b3ca842b1a97af0f00147a697e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#aea02e2b3ca842b1a97af0f00147a697e">More...</a><br /></td></tr>
<tr class="separator:aea02e2b3ca842b1a97af0f00147a697e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45923adc610ab7f033abad3d9838e13b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a45923adc610ab7f033abad3d9838e13b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a45923adc610ab7f033abad3d9838e13b">More...</a><br /></td></tr>
<tr class="separator:a45923adc610ab7f033abad3d9838e13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e272e5306527860fec6437ca619eff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a10e272e5306527860fec6437ca619eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a10e272e5306527860fec6437ca619eff">More...</a><br /></td></tr>
<tr class="separator:a10e272e5306527860fec6437ca619eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac694b3e8829ecf44c8a4a1da3dcfd8fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ac694b3e8829ecf44c8a4a1da3dcfd8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#ac694b3e8829ecf44c8a4a1da3dcfd8fe">More...</a><br /></td></tr>
<tr class="separator:ac694b3e8829ecf44c8a4a1da3dcfd8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803051d163ceb5bb0dbb44b8b126fe09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a803051d163ceb5bb0dbb44b8b126fe09"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a803051d163ceb5bb0dbb44b8b126fe09">More...</a><br /></td></tr>
<tr class="separator:a803051d163ceb5bb0dbb44b8b126fe09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909eb74132443b1ed4e27cea2d0859e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a909eb74132443b1ed4e27cea2d0859e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d5/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d216_1_1_0d270.html#a909eb74132443b1ed4e27cea2d0859e7">More...</a><br /></td></tr>
<tr class="separator:a909eb74132443b1ed4e27cea2d0859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd7c8a19de97bc63c119bc141af9e25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6fd7c8a19de97bc63c119bc141af9e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e04dcfeeb4e13efae227a814e777a47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3e04dcfeeb4e13efae227a814e777a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad83cc71f5ca1102221d31f2496e2ee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">EDX</a></td></tr>
<tr class="separator:abad83cc71f5ca1102221d31f2496e2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab2e7dae7faa2d664b4903bb258dafe33">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad10ba650ae17f177714b7e6538f2dec">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5309883bd3d1f1d4e03f2a3e87a05046"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@203 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_aad10ba650ae17f177714b7e6538f2dec"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad10ba650ae17f177714b7e6538f2dec">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@211 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ab2e7dae7faa2d664b4903bb258dafe33"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab2e7dae7faa2d664b4903bb258dafe33">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@201 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abad83cc71f5ca1102221d31f2496e2ee"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@216 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab2e7dae7faa2d664b4903bb258dafe33">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5309883bd3d1f1d4e03f2a3e87a05046">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad10ba650ae17f177714b7e6538f2dec">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abad83cc71f5ca1102221d31f2496e2ee">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ab2e7dae7faa2d664b4903bb258dafe33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e7dae7faa2d664b4903bb258dafe33">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a5309883bd3d1f1d4e03f2a3e87a05046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5309883bd3d1f1d4e03f2a3e87a05046">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="aad10ba650ae17f177714b7e6538f2dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad10ba650ae17f177714b7e6538f2dec">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="abad83cc71f5ca1102221d31f2496e2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad83cc71f5ca1102221d31f2496e2ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
