--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml clocksystem.twx clocksystem.ncd -o clocksystem.twr
clocksystem.pcf -ucf DigitalClock.ucf

Design file:              clocksystem.ncd
Physical constraint file: clocksystem.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
freqsel     |    1.742(R)|    0.141(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
LEDsegments<0>|   11.499(R)|clk_BUFGP         |   0.000|
LEDsegments<1>|   12.409(R)|clk_BUFGP         |   0.000|
LEDsegments<2>|   11.766(R)|clk_BUFGP         |   0.000|
LEDsegments<3>|   12.066(R)|clk_BUFGP         |   0.000|
LEDsegments<4>|   12.200(R)|clk_BUFGP         |   0.000|
LEDsegments<5>|   11.705(R)|clk_BUFGP         |   0.000|
LEDsegments<6>|   11.628(R)|clk_BUFGP         |   0.000|
anodeCtrl<0>  |    9.007(R)|clk_BUFGP         |   0.000|
anodeCtrl<1>  |    7.984(R)|clk_BUFGP         |   0.000|
anodeCtrl<2>  |    8.851(R)|clk_BUFGP         |   0.000|
anodeCtrl<3>  |    8.892(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.484|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 29 17:01:11 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 110 MB



