// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_8_stride_HH_
#define _subconv_3x3_8_stride_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_fYi.h"

namespace ap_rtl {

struct subconv_3x3_8_stride : public sc_module {
    // Port declarations 88
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<7> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<12> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_23_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_23_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_23_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_22_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_22_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_22_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_11_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_11_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_11_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_6_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_6_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_6_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_5_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_5_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_5_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_4_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_4_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_4_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_3_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_3_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_3_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_2_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_2_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_2_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_1_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_1_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_1_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_21_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_21_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_21_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_20_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_20_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_20_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_19_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_19_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_19_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_18_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_18_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_18_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_17_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_17_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_17_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_16_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_16_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_16_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_15_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_15_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_15_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_14_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_14_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_14_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_13_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_13_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_13_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_12_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_12_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_12_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_10_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_10_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_10_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_9_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_9_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_9_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_8_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_8_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_8_q0;
    sc_out< sc_lv<9> > ShuffleConvs_2_Downs_7_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_7_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_7_q0;


    // Module declarations
    subconv_3x3_8_stride(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_8_stride);

    ~subconv_3x3_8_stride();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_fYi<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,32,8>* ShuffleNetV2_mux_fYi_x_U552;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > next_mul_fu_578_p2;
    sc_signal< sc_lv<15> > next_mul_reg_1343;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_35_cast_fu_611_p1;
    sc_signal< sc_lv<11> > tmp_35_cast_reg_1348;
    sc_signal< sc_lv<12> > tmp_38_cast_fu_645_p1;
    sc_signal< sc_lv<12> > tmp_38_cast_reg_1353;
    sc_signal< sc_lv<7> > co_1_fu_655_p2;
    sc_signal< sc_lv<7> > co_1_reg_1361;
    sc_signal< sc_lv<32> > arrayNo_cast_fu_661_p1;
    sc_signal< sc_lv<32> > arrayNo_cast_reg_1366;
    sc_signal< sc_lv<1> > exitcond1_fu_649_p2;
    sc_signal< sc_lv<11> > tmp_39_fu_699_p2;
    sc_signal< sc_lv<11> > tmp_39_reg_1371;
    sc_signal< sc_lv<7> > bias_V_addr_reg_1376;
    sc_signal< sc_lv<13> > tmp_42_fu_734_p2;
    sc_signal< sc_lv<13> > tmp_42_reg_1381;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > tmp_fu_746_p3;
    sc_signal< sc_lv<4> > tmp_reg_1389;
    sc_signal< sc_lv<1> > exitcond2_fu_740_p2;
    sc_signal< sc_lv<7> > idx_urem_fu_766_p3;
    sc_signal< sc_lv<12> > output_V_addr_reg_1399;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > tmp_2_fu_794_p3;
    sc_signal< sc_lv<4> > tmp_2_reg_1407;
    sc_signal< sc_lv<1> > exitcond3_fu_788_p2;
    sc_signal< sc_lv<3> > h_1_fu_802_p2;
    sc_signal< sc_lv<11> > tmp_47_fu_823_p2;
    sc_signal< sc_lv<11> > tmp_47_reg_1417;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > m_1_fu_835_p2;
    sc_signal< sc_lv<2> > m_1_reg_1425;
    sc_signal< sc_lv<10> > tmp_49_fu_889_p2;
    sc_signal< sc_lv<10> > tmp_49_reg_1430;
    sc_signal< sc_lv<1> > exitcond4_fu_829_p2;
    sc_signal< sc_lv<3> > w_1_fu_895_p2;
    sc_signal< sc_lv<3> > w_1_reg_1435;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > n_1_fu_921_p2;
    sc_signal< sc_lv<2> > n_1_reg_1448;
    sc_signal< sc_lv<1> > exitcond_fu_915_p2;
    sc_signal< sc_lv<8> > weight_V_load_reg_1573;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > tmp_1_fu_979_p26;
    sc_signal< sc_lv<8> > tmp_1_reg_1578;
    sc_signal< sc_lv<16> > p_Val2_5_fu_1038_p2;
    sc_signal< sc_lv<16> > p_Val2_5_reg_1583;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_55_reg_1588;
    sc_signal< sc_lv<16> > p_Val2_6_fu_1064_p2;
    sc_signal< sc_lv<16> > p_Val2_6_reg_1593;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > signbit_reg_1598;
    sc_signal< sc_lv<8> > p_Val2_8_fu_1098_p2;
    sc_signal< sc_lv<8> > p_Val2_8_reg_1605;
    sc_signal< sc_lv<1> > newsignbit_fu_1104_p3;
    sc_signal< sc_lv<1> > newsignbit_reg_1611;
    sc_signal< sc_lv<1> > carry_fu_1118_p2;
    sc_signal< sc_lv<1> > carry_reg_1617;
    sc_signal< sc_lv<2> > tmp_12_reg_1624;
    sc_signal< sc_lv<1> > p_38_i_i_fu_1176_p2;
    sc_signal< sc_lv<1> > p_38_i_i_reg_1630;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_13_fu_1192_p2;
    sc_signal< sc_lv<1> > tmp_13_reg_1635;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_1203_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_reg_1640;
    sc_signal< sc_lv<1> > underflow_fu_1220_p2;
    sc_signal< sc_lv<1> > underflow_reg_1645;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_1225_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_reg_1650;
    sc_signal< sc_lv<8> > sum_V_fu_1252_p3;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > isneg_reg_1660;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > result_V_fu_1282_p2;
    sc_signal< sc_lv<8> > result_V_reg_1667;
    sc_signal< sc_lv<1> > newsignbit_2_reg_1673;
    sc_signal< sc_lv<7> > co_reg_474;
    sc_signal< sc_lv<15> > phi_mul_reg_485;
    sc_signal< sc_lv<7> > phi_urem_reg_496;
    sc_signal< sc_lv<3> > h_reg_508;
    sc_signal< sc_lv<3> > w_reg_520;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > p_Val2_s_reg_532;
    sc_signal< sc_lv<2> > m_reg_544;
    sc_signal< sc_lv<8> > p_Val2_4_reg_555;
    sc_signal< sc_lv<2> > n_reg_567;
    sc_signal< sc_lv<32> > co_cast_fu_584_p1;
    sc_signal< sc_lv<32> > tmp_48_cast_fu_783_p1;
    sc_signal< sc_lv<32> > tmp_56_cast_fu_910_p1;
    sc_signal< sc_lv<32> > tmp_57_cast_fu_951_p1;
    sc_signal< sc_lv<9> > tmp_31_fu_593_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_fu_601_p1;
    sc_signal< sc_lv<10> > co_cast_cast_fu_589_p1;
    sc_signal< sc_lv<10> > tmp_32_fu_605_p2;
    sc_signal< sc_lv<10> > tmp_33_fu_615_p3;
    sc_signal< sc_lv<8> > tmp_34_fu_627_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_623_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_635_p1;
    sc_signal< sc_lv<11> > tmp_35_fu_639_p2;
    sc_signal< sc_lv<3> > tmp_36_fu_665_p4;
    sc_signal< sc_lv<6> > tmp_37_fu_675_p3;
    sc_signal< sc_lv<4> > tmp_38_fu_687_p3;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_683_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_695_p1;
    sc_signal< sc_lv<12> > h_cast9_cast_fu_705_p1;
    sc_signal< sc_lv<12> > tmp_40_fu_709_p2;
    sc_signal< sc_lv<10> > tmp_41_fu_714_p1;
    sc_signal< sc_lv<13> > p_shl5_cast_fu_718_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_726_p3;
    sc_signal< sc_lv<7> > next_urem_fu_754_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_760_p2;
    sc_signal< sc_lv<13> > w_cast8_cast_fu_774_p1;
    sc_signal< sc_lv<13> > tmp_44_fu_778_p2;
    sc_signal< sc_lv<11> > m_cast7_cast_fu_808_p1;
    sc_signal< sc_lv<11> > tmp_45_fu_812_p2;
    sc_signal< sc_lv<11> > tmp_46_fu_817_p2;
    sc_signal< sc_lv<2> > tmp2_fu_841_p2;
    sc_signal< sc_lv<4> > tmp2_cast_fu_847_p1;
    sc_signal< sc_lv<4> > tmp_s_fu_851_p2;
    sc_signal< sc_lv<11> > tmp_cast_cast_fu_856_p1;
    sc_signal< sc_lv<11> > tmp_48_fu_860_p2;
    sc_signal< sc_lv<7> > tmp_50_fu_865_p1;
    sc_signal< sc_lv<9> > tmp_51_fu_877_p1;
    sc_signal< sc_lv<10> > p_shl8_cast_fu_869_p3;
    sc_signal< sc_lv<10> > p_shl9_cast_fu_881_p3;
    sc_signal< sc_lv<11> > n_cast6_cast_fu_901_p1;
    sc_signal< sc_lv<11> > tmp_52_fu_905_p2;
    sc_signal< sc_lv<2> > tmp3_fu_927_p2;
    sc_signal< sc_lv<4> > tmp3_cast_fu_933_p1;
    sc_signal< sc_lv<4> > tmp_6_fu_937_p2;
    sc_signal< sc_lv<10> > tmp_6_cast_cast_fu_942_p1;
    sc_signal< sc_lv<10> > tmp_53_fu_946_p2;
    sc_signal< sc_lv<8> > p_Val2_5_fu_1038_p0;
    sc_signal< sc_lv<8> > p_Val2_5_fu_1038_p1;
    sc_signal< sc_lv<14> > tmp_7_fu_1052_p3;
    sc_signal< sc_lv<16> > tmp_11_cast_fu_1060_p1;
    sc_signal< sc_lv<8> > p_Val2_7_fu_1077_p4;
    sc_signal< sc_lv<8> > tmp_9_fu_1087_p1;
    sc_signal< sc_lv<1> > tmp_56_fu_1090_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_1112_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1141_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1146_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_1134_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_1158_p2;
    sc_signal< sc_lv<1> > p_41_i_i_fu_1164_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1151_p3;
    sc_signal< sc_lv<1> > p_not_i_i_fu_1181_p2;
    sc_signal< sc_lv<1> > brmerge_i_i1_fu_1187_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1169_p3;
    sc_signal< sc_lv<1> > tmp4_demorgan_fu_1208_p2;
    sc_signal< sc_lv<1> > tmp4_fu_1214_p2;
    sc_signal< sc_lv<1> > overflow_fu_1197_p2;
    sc_signal< sc_lv<1> > tmp5_fu_1231_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_1235_p2;
    sc_signal< sc_lv<8> > p_Val2_8_mux_fu_1240_p3;
    sc_signal< sc_lv<8> > p_Val2_8_40_fu_1246_p3;
    sc_signal< sc_lv<9> > tmp_4_fu_1264_p1;
    sc_signal< sc_lv<9> > tmp_3_fu_1260_p1;
    sc_signal< sc_lv<9> > p_Val2_2_fu_1268_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_1296_p2;
    sc_signal< sc_lv<1> > isneg_not_fu_1310_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_1306_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_1301_p2;
    sc_signal< sc_lv<1> > brmerge9_fu_1315_p2;
    sc_signal< sc_lv<8> > result_V_mux_fu_1320_p3;
    sc_signal< sc_lv<8> > p_result_V_fu_1327_p3;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_state10;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_state12;
    static const sc_lv<13> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<15> ap_const_lv15_AB;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_1141_p2();
    void thread_Range1_all_zeros_fu_1146_p2();
    void thread_ShuffleConvs_2_Downs_10_address0();
    void thread_ShuffleConvs_2_Downs_10_ce0();
    void thread_ShuffleConvs_2_Downs_11_address0();
    void thread_ShuffleConvs_2_Downs_11_ce0();
    void thread_ShuffleConvs_2_Downs_12_address0();
    void thread_ShuffleConvs_2_Downs_12_ce0();
    void thread_ShuffleConvs_2_Downs_13_address0();
    void thread_ShuffleConvs_2_Downs_13_ce0();
    void thread_ShuffleConvs_2_Downs_14_address0();
    void thread_ShuffleConvs_2_Downs_14_ce0();
    void thread_ShuffleConvs_2_Downs_15_address0();
    void thread_ShuffleConvs_2_Downs_15_ce0();
    void thread_ShuffleConvs_2_Downs_16_address0();
    void thread_ShuffleConvs_2_Downs_16_ce0();
    void thread_ShuffleConvs_2_Downs_17_address0();
    void thread_ShuffleConvs_2_Downs_17_ce0();
    void thread_ShuffleConvs_2_Downs_18_address0();
    void thread_ShuffleConvs_2_Downs_18_ce0();
    void thread_ShuffleConvs_2_Downs_19_address0();
    void thread_ShuffleConvs_2_Downs_19_ce0();
    void thread_ShuffleConvs_2_Downs_1_address0();
    void thread_ShuffleConvs_2_Downs_1_ce0();
    void thread_ShuffleConvs_2_Downs_20_address0();
    void thread_ShuffleConvs_2_Downs_20_ce0();
    void thread_ShuffleConvs_2_Downs_21_address0();
    void thread_ShuffleConvs_2_Downs_21_ce0();
    void thread_ShuffleConvs_2_Downs_22_address0();
    void thread_ShuffleConvs_2_Downs_22_ce0();
    void thread_ShuffleConvs_2_Downs_23_address0();
    void thread_ShuffleConvs_2_Downs_23_ce0();
    void thread_ShuffleConvs_2_Downs_2_address0();
    void thread_ShuffleConvs_2_Downs_2_ce0();
    void thread_ShuffleConvs_2_Downs_3_address0();
    void thread_ShuffleConvs_2_Downs_3_ce0();
    void thread_ShuffleConvs_2_Downs_4_address0();
    void thread_ShuffleConvs_2_Downs_4_ce0();
    void thread_ShuffleConvs_2_Downs_5_address0();
    void thread_ShuffleConvs_2_Downs_5_ce0();
    void thread_ShuffleConvs_2_Downs_6_address0();
    void thread_ShuffleConvs_2_Downs_6_ce0();
    void thread_ShuffleConvs_2_Downs_7_address0();
    void thread_ShuffleConvs_2_Downs_7_ce0();
    void thread_ShuffleConvs_2_Downs_8_address0();
    void thread_ShuffleConvs_2_Downs_8_ce0();
    void thread_ShuffleConvs_2_Downs_9_address0();
    void thread_ShuffleConvs_2_Downs_9_ce0();
    void thread_ShuffleConvs_2_Downs_address0();
    void thread_ShuffleConvs_2_Downs_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_661_p1();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_brmerge40_demorgan_i_fu_1203_p2();
    void thread_brmerge9_fu_1315_p2();
    void thread_brmerge_i_i1_fu_1187_p2();
    void thread_brmerge_i_i_fu_1306_p2();
    void thread_brmerge_i_i_i_fu_1225_p2();
    void thread_carry_fu_1118_p2();
    void thread_co_1_fu_655_p2();
    void thread_co_cast_cast_fu_589_p1();
    void thread_co_cast_fu_584_p1();
    void thread_deleted_ones_fu_1169_p3();
    void thread_deleted_zeros_fu_1151_p3();
    void thread_exitcond1_fu_649_p2();
    void thread_exitcond2_fu_740_p2();
    void thread_exitcond3_fu_788_p2();
    void thread_exitcond4_fu_829_p2();
    void thread_exitcond_fu_915_p2();
    void thread_h_1_fu_802_p2();
    void thread_h_cast9_cast_fu_705_p1();
    void thread_idx_urem_fu_766_p3();
    void thread_isneg_not_fu_1310_p2();
    void thread_m_1_fu_835_p2();
    void thread_m_cast7_cast_fu_808_p1();
    void thread_n_1_fu_921_p2();
    void thread_n_cast6_cast_fu_901_p1();
    void thread_newsignbit_fu_1104_p3();
    void thread_next_mul_fu_578_p2();
    void thread_next_urem_fu_754_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_overflow_fu_1197_p2();
    void thread_p_38_i_i_fu_1176_p2();
    void thread_p_41_i_i_fu_1164_p2();
    void thread_p_Val2_2_fu_1268_p2();
    void thread_p_Val2_5_fu_1038_p0();
    void thread_p_Val2_5_fu_1038_p1();
    void thread_p_Val2_5_fu_1038_p2();
    void thread_p_Val2_6_fu_1064_p2();
    void thread_p_Val2_7_fu_1077_p4();
    void thread_p_Val2_8_40_fu_1246_p3();
    void thread_p_Val2_8_fu_1098_p2();
    void thread_p_Val2_8_mux_fu_1240_p3();
    void thread_p_not_i_i_fu_1181_p2();
    void thread_p_result_V_fu_1327_p3();
    void thread_p_shl1_cast_fu_635_p1();
    void thread_p_shl2_cast_fu_601_p1();
    void thread_p_shl3_cast_fu_683_p1();
    void thread_p_shl4_cast_fu_695_p1();
    void thread_p_shl5_cast_fu_718_p3();
    void thread_p_shl6_cast_fu_726_p3();
    void thread_p_shl8_cast_fu_869_p3();
    void thread_p_shl9_cast_fu_881_p3();
    void thread_p_shl_cast_fu_623_p1();
    void thread_result_V_fu_1282_p2();
    void thread_result_V_mux_fu_1320_p3();
    void thread_sum_V_fu_1252_p3();
    void thread_tmp2_cast_fu_847_p1();
    void thread_tmp2_fu_841_p2();
    void thread_tmp3_cast_fu_933_p1();
    void thread_tmp3_fu_927_p2();
    void thread_tmp4_demorgan_fu_1208_p2();
    void thread_tmp4_fu_1214_p2();
    void thread_tmp5_fu_1231_p2();
    void thread_tmp_10_fu_1112_p2();
    void thread_tmp_11_cast_fu_1060_p1();
    void thread_tmp_11_fu_1158_p2();
    void thread_tmp_13_fu_1192_p2();
    void thread_tmp_2_fu_794_p3();
    void thread_tmp_31_fu_593_p3();
    void thread_tmp_32_fu_605_p2();
    void thread_tmp_33_fu_615_p3();
    void thread_tmp_34_fu_627_p3();
    void thread_tmp_35_cast_fu_611_p1();
    void thread_tmp_35_fu_639_p2();
    void thread_tmp_36_fu_665_p4();
    void thread_tmp_37_fu_675_p3();
    void thread_tmp_38_cast_fu_645_p1();
    void thread_tmp_38_fu_687_p3();
    void thread_tmp_39_fu_699_p2();
    void thread_tmp_3_fu_1260_p1();
    void thread_tmp_40_fu_709_p2();
    void thread_tmp_41_fu_714_p1();
    void thread_tmp_42_fu_734_p2();
    void thread_tmp_43_fu_760_p2();
    void thread_tmp_44_fu_778_p2();
    void thread_tmp_45_fu_812_p2();
    void thread_tmp_46_fu_817_p2();
    void thread_tmp_47_fu_823_p2();
    void thread_tmp_48_cast_fu_783_p1();
    void thread_tmp_48_fu_860_p2();
    void thread_tmp_49_fu_889_p2();
    void thread_tmp_4_fu_1264_p1();
    void thread_tmp_50_fu_865_p1();
    void thread_tmp_51_fu_877_p1();
    void thread_tmp_52_fu_905_p2();
    void thread_tmp_53_fu_946_p2();
    void thread_tmp_56_cast_fu_910_p1();
    void thread_tmp_56_fu_1090_p3();
    void thread_tmp_57_cast_fu_951_p1();
    void thread_tmp_58_fu_1134_p3();
    void thread_tmp_5_fu_1296_p2();
    void thread_tmp_6_cast_cast_fu_942_p1();
    void thread_tmp_6_fu_937_p2();
    void thread_tmp_7_fu_1052_p3();
    void thread_tmp_9_fu_1087_p1();
    void thread_tmp_cast_cast_fu_856_p1();
    void thread_tmp_fu_746_p3();
    void thread_tmp_s_fu_851_p2();
    void thread_underflow_2_fu_1301_p2();
    void thread_underflow_fu_1220_p2();
    void thread_underflow_not_fu_1235_p2();
    void thread_w_1_fu_895_p2();
    void thread_w_cast8_cast_fu_774_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
