name: SPI
description: Fused peripheral template for SPI (LPC54) and SPI (LPC8).
parameters:
- name: rx_req
  bits: 5
  min: 0
  max: 31
  description: DMA receive channel
- name: tx_req
  bits: 5
  min: 0
  max: 31
  description: DMA receive channel
- name: ssel_num
  bits: 3
  min: 0
  max: 4
  description: number of SSEL signals
- name: offset_B
  bits: 16
  min: -32768
  max: 32767
  description: Offset to add to variant B addresses to map to reference SPI.
  default: -1024
- name: has_fifo
  bits: 1
  min: 0
  max: 1
  description: Enable FIFO register block
  default: 1
variants:
  LPC54:
    rx_req: 0
    tx_req: 0
    ssel_num: 0
    offset_B: 0
    has_fifo: 1
  LPC8:
    rx_req: 0
    tx_req: 0
    ssel_num: 0
    offset_B: -1024
    has_fifo: 0
registers:
- name: CFG
  description: SPI Configuration register
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 4029
  fields:
  - name: ENABLE
    description: SPI enable.
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Disabled. The SPI is disabled and the internal state machine and
        counters are reset.
      value: 0
    - name: ENABLED
      description: Enabled. The SPI is enabled for operation.
      value: 1
  - name: MASTER
    description: Master mode select.
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: SLAVE_MODE
      description: Slave mode. The SPI will operate in slave mode. SCK, MOSI, and
        the SSEL signals are inputs, MISO is an output.
      value: 0
    - name: MASTER_MODE
      description: Master mode. The SPI will operate in master mode. SCK, MOSI, and
        the SSEL signals are outputs, MISO is an input.
      value: 1
  - name: LSBF
    description: LSB First mode enable.
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: STANDARD
      description: Standard. Data is transmitted and received in standard MSB first
        order.
      value: 0
    - name: REVERSE
      description: Reverse. Data is transmitted and received in reverse order (LSB
        first).
      value: 1
  - name: CPHA
    description: Clock Phase select.
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: CHANGE
      description: Change. The SPI captures serial data on the first clock transition
        of the transfer (when the clock changes away from the rest state). Data is
        changed on the following edge.
      value: 0
    - name: CAPTURE
      description: Capture. The SPI changes serial data on the first clock transition
        of the transfer (when the clock changes away from the rest state). Data is
        captured on the following edge.
      value: 1
  - name: CPOL
    description: Clock Polarity select.
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: LOW
      description: Low. The rest state of the clock (between transfers) is low.
      value: 0
    - name: HIGH
      description: High. The rest state of the clock (between transfers) is high.
      value: 1
  - name: LOOP
    description: Loopback mode enable. Loopback mode applies only to Master mode,
      and connects transmit and receive data connected together to allow simple software
      testing.
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Disabled.
      value: 0
    - name: ENABLED
      description: Enabled.
      value: 1
  - name: SPOL0
    description: SSEL0 Polarity select.
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: LOW
      description: Low. The SSEL0 pin is active low.
      value: 0
    - name: HIGH
      description: High. The SSEL0 pin is active high.
      value: 1
  - name: SPOL1
    description: SSEL1 Polarity select.
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: LOW
      description: Low. The SSEL1 pin is active low.
      value: 0
    - name: HIGH
      description: High. The SSEL1 pin is active high.
      value: 1
  - name: SPOL2
    description: SSEL2 Polarity select.
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: LOW
      description: Low. The SSEL2 pin is active low.
      value: 0
    - name: HIGH
      description: High. The SSEL2 pin is active high.
      value: 1
  - name: SPOL3
    description: SSEL3 Polarity select.
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: LOW
      description: Low. The SSEL3 pin is active low.
      value: 0
    - name: HIGH
      description: High. The SSEL3 pin is active high.
      value: 1
  addressOffset: 0
- name: DIV
  description: SPI clock Divider
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 65535
  fields:
  - name: DIVVAL
    description: Rate divider value. Specifies how the Flexcomm clock (FCLK) is divided
      to produce the SPI clock rate in master mode. DIVVAL is -1 encoded such that
      the value 0 results in FCLK/1, the value 1 results in FCLK/2, up to the maximum
      possible divide value of 0xFFFF, which results in FCLK/65536.
    bitOffset: 0
    bitWidth: 16
    access: read-write
  addressOffset: 36
- name: DLY
  description: SPI Delay register
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 65535
  fields:
  - name: PRE_DELAY
    description: Controls the amount of time between SSEL assertion and the beginning
      of a data transfer. There is always one SPI clock time between SSEL assertion
      and the first clock edge. This is not considered part of the pre-delay. 0x0
      = No additional time is inserted. 0x1 = 1 SPI clock time is inserted. 0x2 =
      2 SPI clock times are inserted. 0xF = 15 SPI clock times are inserted.
    bitOffset: 0
    bitWidth: 4
    access: read-write
  - name: POST_DELAY
    description: Controls the amount of time between the end of a data transfer and
      SSEL deassertion. 0x0 = No additional time is inserted. 0x1 = 1 SPI clock time
      is inserted. 0x2 = 2 SPI clock times are inserted. 0xF = 15 SPI clock times
      are inserted.
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: FRAME_DELAY
    description: If the EOF flag is set, controls the minimum amount of time between
      the current frame and the next frame (or SSEL deassertion if EOT). 0x0 = No
      additional time is inserted. 0x1 = 1 SPI clock time is inserted. 0x2 = 2 SPI
      clock times are inserted. 0xF = 15 SPI clock times are inserted.
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: TRANSFER_DELAY
    description: Controls the minimum amount of time that the SSEL is deasserted between
      transfers. 0x0 = The minimum time that SSEL is deasserted is 1 SPI clock time.
      (Zero added time.) 0x1 = The minimum time that SSEL is deasserted is 2 SPI clock
      times. 0x2 = The minimum time that SSEL is deasserted is 3 SPI clock times.
      0xF = The minimum time that SSEL is deasserted is 16 SPI clock times.
    bitOffset: 12
    bitWidth: 4
    access: read-write
  addressOffset: 4
- name: INTENCLR
  description: SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position
    causes the corresponding bit in INTENSET to be cleared.
  size: 32
  access: write-only
  resetValue: 0
  resetMask: 0
  fields:
  - name: SSAEN
    description: Writing 1 clears the corresponding bit in the INTENSET register.
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: SSDEN
    description: Writing 1 clears the corresponding bit in the INTENSET register.
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: MSTIDLE
    description: Writing 1 clears the corresponding bit in the INTENSET register.
    bitOffset: 8
    bitWidth: 1
    access: write-only
    present_when: has_fifo == true
  - name: RXRDYEN
    description: Writing 1 clears the corresponding bits in the INTENSET register.
    bitOffset: 0
    bitWidth: 1
    access: write-only
    present_when: has_fifo == false
  - name: TXRDYEN
    description: Writing 1 clears the corresponding bits in the INTENSET register.
    bitOffset: 1
    bitWidth: 1
    access: write-only
    present_when: has_fifo == false
  - name: RXOVEN
    description: Writing 1 clears the corresponding bits in the INTENSET register.
    bitOffset: 2
    bitWidth: 1
    access: write-only
    present_when: has_fifo == false
  - name: TXUREN
    description: Writing 1 clears the corresponding bits in the INTENSET register.
    bitOffset: 3
    bitWidth: 1
    access: write-only
    present_when: has_fifo == false
  addressOffset: 16
- name: INTENSET
  description: SPI Interrupt Enable read and Set. A complete value may be read from
    this register. Writing a 1 to any implemented bit position causes that bit to
    be set.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 304
  fields:
  - name: SSAEN
    description: Slave select assert interrupt enable. Determines whether an interrupt
      occurs when the Slave Select is asserted.
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Disabled. No interrupt will be generated when any Slave Select
        transitions from deasserted to asserted.
      value: 0
    - name: ENABLED
      description: Enabled. An interrupt will be generated when any Slave Select transitions
        from deasserted to asserted.
      value: 1
  - name: SSDEN
    description: Slave select deassert interrupt enable. Determines whether an interrupt
      occurs when the Slave Select is deasserted.
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Disabled. No interrupt will be generated when all asserted Slave
        Selects transition to deasserted.
      value: 0
    - name: ENABLED
      description: Enabled. An interrupt will be generated when all asserted Slave
        Selects transition to deasserted.
      value: 1
  - name: MSTIDLEEN
    description: Master idle interrupt enable.
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: No interrupt will be generated when the SPI master function is
        idle.
      value: 0
    - name: ENABLED
      description: An interrupt will be generated when the SPI master function is
        fully idle.
      value: 1
    present_when: has_fifo == true
  - name: RXRDYEN
    description: Determines whether an interrupt occurs when receiver data is available.
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: RXRDYEN_0
      description: No interrupt will be generated when receiver data is available.
      value: 0
    - name: RXRDYEN_1
      description: An interrupt will be generated when receiver data is available
        in the RXDAT register.
      value: 1
    present_when: has_fifo == false
  - name: TXRDYEN
    description: Determines whether an interrupt occurs when the transmitter holding
      register is available.
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: TXRDYEN_0
      description: No interrupt will be generated when the transmitter holding register
        is available.
      value: 0
    - name: TXRDYEN_1
      description: An interrupt will be generated when data may be written to TXDAT.
      value: 1
    present_when: has_fifo == false
  - name: RXOVEN
    description: Determines whether an interrupt occurs when a receiver overrun occurs.
      This happens in slave mode when there is a need for the receiver to move newly
      received data to the RXDAT register when it is already in use. The interface
      prevents receiver overrun in Master mode by not allowing a new transmission
      to begin when a receiver overrun would otherwise occur.
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: RXOVEN_0
      description: No interrupt will be generated when a receiver overrun occurs.
      value: 0
    - name: RXOVEN_1
      description: An interrupt will be generated if a receiver overrun occurs.
      value: 1
    present_when: has_fifo == false
  - name: TXUREN
    description: Determines whether an interrupt occurs when a transmitter underrun
      occurs. This happens in slave mode when there is a need to transmit data when
      none is available.
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: TXUREN_0
      description: No interrupt will be generated when the transmitter underruns.
      value: 0
    - name: TXUREN_1
      description: An interrupt will be generated if the transmitter underruns.
      value: 1
    present_when: has_fifo == false
  addressOffset: 12
- name: INTSTAT
  description: SPI Interrupt Status
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 304
  fields:
  - name: SSA
    description: Slave Select Assert.
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: SSD
    description: Slave Select Deassert.
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: MSTIDLE
    description: Master Idle status flag.
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: RXRDY
    description: Receiver Ready flag.
    bitOffset: 0
    bitWidth: 1
    access: read-only
    present_when: has_fifo == false
  - name: TXRDY
    description: Transmitter Ready flag.
    bitOffset: 1
    bitWidth: 1
    access: read-only
    present_when: has_fifo == false
  - name: RXOV
    description: Receiver Overrun interrupt flag.
    bitOffset: 2
    bitWidth: 1
    access: read-only
    present_when: has_fifo == false
  - name: TXUR
    description: Transmitter Underrun interrupt flag.
    bitOffset: 3
    bitWidth: 1
    access: read-only
    present_when: has_fifo == false
  addressOffset: 40
- name: STAT
  description: SPI Status. Some status flags can be cleared by writing a 1 to that
    bit position.
  size: 32
  access: read-write
  resetValue: 256
  resetMask: 448
  fields:
  - name: SSA
    description: Slave Select Assert. This flag is set whenever any slave select transitions
      from deasserted to asserted, in both master and slave modes. This allows determining
      when the SPI transmit/receive functions become busy, and allows waking up the
      device from reduced power modes when a slave mode access begins. This flag is
      cleared by software.
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: SSD
    description: Slave Select Deassert. This flag is set whenever any asserted slave
      selects transition to deasserted, in both master and slave modes. This allows
      determining when the SPI transmit/receive functions become idle. This flag is
      cleared by software.
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: STALLED
    description: Stalled status flag. This indicates whether the SPI is currently
      in a stall condition.
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: ENDTRANSFER
    description: End Transfer control bit. Software can set this bit to force an end
      to the current transfer when the transmitter finishes any activity already in
      progress, as if the EOT flag had been set prior to the last transmission. This
      capability is included to support cases where it is not known when transmit
      data is written that it will be the end of a transfer. The bit is cleared when
      the transmitter becomes idle as the transfer comes to an end. Forcing an end
      of transfer in this manner causes any specified FRAME_DELAY and TRANSFER_DELAY
      to be inserted.
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: MSTIDLE
    description: Master idle status flag. This bit is 1 whenever the SPI master function
      is fully idle. This means that the transmit holding register is empty and the
      transmitter is not in the process of sending data.
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: RXRDY
    description: Receiver Ready flag. When 1, indicates that data is available to
      be read from the receiver buffer. Cleared after a read of the RXDAT register.
    bitOffset: 0
    bitWidth: 1
    access: read-only
    present_when: has_fifo == false
  - name: TXRDY
    description: Transmitter Ready flag. When 1, this bit indicates that data may
      be written to the transmit buffer. Previous data may still be in the process
      of being transmitted. Cleared when data is written to TXDAT or TXDATCTL until
      the data is moved to the transmit shift register.
    bitOffset: 1
    bitWidth: 1
    access: read-only
    present_when: has_fifo == false
  - name: RXOV
    description: Receiver Overrun interrupt flag. This flag applies only to slave
      mode (Master = 0). This flag is set when the beginning of a received character
      is detected while the receiver buffer is still in use. If this occurs, the receiver
      buffer contents are preserved, and the incoming data is lost. Data received
      by the SPI should be considered undefined if RxOv is set.
    bitOffset: 2
    bitWidth: 1
    access: write-only
    present_when: has_fifo == false
  - name: TXUR
    description: Transmitter Underrun interrupt flag. This flag applies only to slave
      mode (Master = 0). In this case, the transmitter must begin sending new data
      on the next input clock if the transmitter is idle. If that data is not available
      in the transmitter holding register at that point, there is no data to transmit
      and the TXUR flag is set. Data transmitted by the SPI should be considered undefined
      if TXUR is set.
    bitOffset: 3
    bitWidth: 1
    access: write-only
    present_when: has_fifo == false
  addressOffset: 8
- name: FIFOCFG
  description: FIFO configuration and enable register.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 520243
  fields:
  - name: ENABLETX
    description: Enable the transmit FIFO.
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: The transmit FIFO is not enabled.
      value: 0
    - name: ENABLED
      description: The transmit FIFO is enabled.
      value: 1
  - name: ENABLERX
    description: Enable the receive FIFO.
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: The receive FIFO is not enabled.
      value: 0
    - name: ENABLED
      description: The receive FIFO is enabled.
      value: 1
  - name: SIZE
    description: FIFO size configuration. This is a read-only field. 0x0 = FIFO is
      configured as 16 entries of 8 bits. 0x1, 0x2, 0x3 = not applicable to USART.
    bitOffset: 4
    bitWidth: 2
    access: read-only
  - name: DMATX
    description: DMA configuration for transmit.
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: DMA is not used for the transmit function.
      value: 0
    - name: ENABLED
      description: Trigger DMA for the transmit function if the FIFO is not full.
        Generally, data interrupts would be disabled if DMA is enabled.
      value: 1
  - name: DMARX
    description: DMA configuration for receive.
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: DMA is not used for the receive function.
      value: 0
    - name: ENABLED
      description: Trigger DMA for the receive function if the FIFO is not empty.
        Generally, data interrupts would be disabled if DMA is enabled.
      value: 1
  - name: WAKETX
    description: Wake-up for transmit FIFO level. This allows the device to be woken
      from reduced power modes (up to power-down, as long as the peripheral function
      works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes
      up, processes data, and goes back to sleep. The CPU will remain stopped until
      woken by another cause, such as DMA completion. See Hardware Wake-up control
      register.
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Only enabled interrupts will wake up the device form reduced power
        modes.
      value: 0
    - name: ENABLED
      description: A device wake-up for DMA will occur if the transmit FIFO level
        reaches the value specified by TXLVL in FIFOTRIG, even when the TXLVL interrupt
        is not enabled.
      value: 1
  - name: WAKERX
    description: Wake-up for receive FIFO level. This allows the device to be woken
      from reduced power modes (up to power-down, as long as the peripheral function
      works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes
      up, processes data, and goes back to sleep. The CPU will remain stopped until
      woken by another cause, such as DMA completion. See Hardware Wake-up control
      register.
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Only enabled interrupts will wake up the device form reduced power
        modes.
      value: 0
    - name: ENABLED
      description: A device wake-up for DMA will occur if the receive FIFO level reaches
        the value specified by RXLVL in FIFOTRIG, even when the RXLVL interrupt is
        not enabled.
      value: 1
  - name: EMPTYTX
    description: Empty command for the transmit FIFO. When a 1 is written to this
      bit, the TX FIFO is emptied.
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: EMPTYRX
    description: Empty command for the receive FIFO. When a 1 is written to this bit,
      the RX FIFO is emptied.
    bitOffset: 17
    bitWidth: 1
    access: read-write
  present_when: has_fifo == true
  addressOffset: 2560
- name: FIFOINTENCLR
  description: FIFO interrupt enable clear (disable) and read register.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 15
  fields:
  - name: TXERR
    description: Writing one clears the corresponding bits in the FIFOINTENSET register.
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: RXERR
    description: Writing one clears the corresponding bits in the FIFOINTENSET register.
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: TXLVL
    description: Writing one clears the corresponding bits in the FIFOINTENSET register.
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXLVL
    description: Writing one clears the corresponding bits in the FIFOINTENSET register.
    bitOffset: 3
    bitWidth: 1
    access: read-write
  present_when: has_fifo == true
  addressOffset: 2580
- name: FIFOINTENSET
  description: FIFO interrupt enable set (enable) and read register.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 15
  fields:
  - name: TXERR
    description: Determines whether an interrupt occurs when a transmit error occurs,
      based on the TXERR flag in the FIFOSTAT register.
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: No interrupt will be generated for a transmit error.
      value: 0
    - name: ENABLED
      description: An interrupt will be generated when a transmit error occurs.
      value: 1
  - name: RXERR
    description: Determines whether an interrupt occurs when a receive error occurs,
      based on the RXERR flag in the FIFOSTAT register.
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: No interrupt will be generated for a receive error.
      value: 0
    - name: ENABLED
      description: An interrupt will be generated when a receive error occurs.
      value: 1
  - name: TXLVL
    description: Determines whether an interrupt occurs when a the transmit FIFO reaches
      the level specified by the TXLVL field in the FIFOTRIG register.
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: No interrupt will be generated based on the TX FIFO level.
      value: 0
    - name: ENABLED
      description: If TXLVLENA in the FIFOTRIG register = 1, an interrupt will be
        generated when the TX FIFO level decreases to the level specified by TXLVL
        in the FIFOTRIG register.
      value: 1
  - name: RXLVL
    description: Determines whether an interrupt occurs when a the receive FIFO reaches
      the level specified by the TXLVL field in the FIFOTRIG register.
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: No interrupt will be generated based on the RX FIFO level.
      value: 0
    - name: ENABLED
      description: If RXLVLENA in the FIFOTRIG register = 1, an interrupt will be
        generated when the when the RX FIFO level increases to the level specified
        by RXLVL in the FIFOTRIG register.
      value: 1
  present_when: has_fifo == true
  addressOffset: 2576
- name: FIFOINTSTAT
  description: FIFO interrupt status register.
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 31
  fields:
  - name: TXERR
    description: TX FIFO error.
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: RXERR
    description: RX FIFO error.
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: TXLVL
    description: Transmit FIFO level interrupt.
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: RXLVL
    description: Receive FIFO level interrupt.
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: PERINT
    description: Peripheral interrupt.
    bitOffset: 4
    bitWidth: 1
    access: read-only
  present_when: has_fifo == true
  addressOffset: 2584
- name: FIFORD
  description: FIFO read data.
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 57855
  fields:
  - name: RXDATA
    description: Received data from the FIFO.
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: RXSSEL0_N
    description: Slave Select for receive. This field allows the state of the SSEL0
      pin to be saved along with received data. The value will reflect the SSEL0 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: RXSSEL1_N
    description: Slave Select for receive. This field allows the state of the SSEL1
      pin to be saved along with received data. The value will reflect the SSEL1 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: RXSSEL2_N
    description: Slave Select for receive. This field allows the state of the SSEL2
      pin to be saved along with received data. The value will reflect the SSEL2 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: RXSSEL3_N
    description: Slave Select for receive. This field allows the state of the SSEL3
      pin to be saved along with received data. The value will reflect the SSEL3 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: SOT
    description: Start of Transfer flag. This flag will be 1 if this is the first
      data after the SSELs went from deasserted to asserted (i.e., any previous transfer
      has ended). This information can be used to identify the first piece of data
      in cases where the transfer length is greater than 16 bits.
    bitOffset: 20
    bitWidth: 1
    access: read-only
  present_when: has_fifo == true
  addressOffset: 2608
- name: FIFORDNOPOP
  description: FIFO data read with no FIFO pop.
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 57855
  fields:
  - name: RXDATA
    description: Received data from the FIFO.
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: RXSSEL0_N
    description: Slave Select for receive.
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: RXSSEL1_N
    description: Slave Select for receive.
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: RXSSEL2_N
    description: Slave Select for receive.
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: RXSSEL3_N
    description: Slave Select for receive.
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: SOT
    description: Start of transfer flag.
    bitOffset: 20
    bitWidth: 1
    access: read-only
  present_when: has_fifo == true
  addressOffset: 2624
- name: FIFOSTAT
  description: FIFO status register.
  size: 32
  access: read-write
  resetValue: 48
  resetMask: 2039803
  fields:
  - name: TXERR
    description: TX FIFO error. Will be set if a transmit FIFO error occurs. This
      could be an overflow caused by pushing data into a full FIFO, or by an underflow
      if the FIFO is empty when data is needed. Cleared by writing a 1 to this bit.
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: RXERR
    description: RX FIFO error. Will be set if a receive FIFO overflow occurs, caused
      by software or DMA not emptying the FIFO fast enough. Cleared by writing a 1
      to this bit.
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: PERINT
    description: Peripheral interrupt. When 1, this indicates that the peripheral
      function has asserted an interrupt. The details can be found by reading the
      peripheral's STAT register.
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: TXEMPTY
    description: Transmit FIFO empty. When 1, the transmit FIFO is empty. The peripheral
      may still be processing the last piece of data.
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: TXNOTFULL
    description: Transmit FIFO not full. When 1, the transmit FIFO is not full, so
      more data can be written. When 0, the transmit FIFO is full and another write
      would cause it to overflow.
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: RXNOTEMPTY
    description: Receive FIFO not empty. When 1, the receive FIFO is not empty, so
      data can be read. When 0, the receive FIFO is empty.
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: RXFULL
    description: Receive FIFO full. When 1, the receive FIFO is full. Data needs to
      be read out to prevent the peripheral from causing an overflow.
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: TXLVL
    description: Transmit FIFO current level. A 0 means the TX FIFO is currently empty,
      and the TXEMPTY and TXNOTFULL flags will be 1. Other values tell how much data
      is actually in the TX FIFO at the point where the read occurs. If the TX FIFO
      is full, the TXEMPTY and TXNOTFULL flags will be 0.
    bitOffset: 8
    bitWidth: 5
    access: read-only
  - name: RXLVL
    description: Receive FIFO current level. A 0 means the RX FIFO is currently empty,
      and the RXFULL and RXNOTEMPTY flags will be 0. Other values tell how much data
      is actually in the RX FIFO at the point where the read occurs. If the RX FIFO
      is full, the RXFULL and RXNOTEMPTY flags will be 1.
    bitOffset: 16
    bitWidth: 5
    access: read-only
  present_when: has_fifo == true
  addressOffset: 2564
- name: FIFOTRIG
  description: FIFO trigger settings for interrupt and DMA request.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 986883
  fields:
  - name: TXLVLENA
    description: Transmit FIFO level trigger enable. This trigger will become an interrupt
      if enabled in FIFOINTENSET, or a DMA trigger if DMATX in FIFOCFG is set.
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Transmit FIFO level does not generate a FIFO level trigger.
      value: 0
    - name: ENABLED
      description: An trigger will be generated if the transmit FIFO level reaches
        the value specified by the TXLVL field in this register.
      value: 1
  - name: RXLVLENA
    description: Receive FIFO level trigger enable. This trigger will become an interrupt
      if enabled in FIFOINTENSET, or a DMA trigger if DMARX in FIFOCFG is set.
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: DISABLED
      description: Receive FIFO level does not generate a FIFO level trigger.
      value: 0
    - name: ENABLED
      description: An trigger will be generated if the receive FIFO level reaches
        the value specified by the RXLVL field in this register.
      value: 1
  - name: TXLVL
    description: Transmit FIFO level trigger point. This field is used only when TXLVLENA
      = 1. If enabled to do so, the FIFO level can wake up the device just enough
      to perform DMA, then return to the reduced power mode. See Hardware Wake-up
      control register. 0 = trigger when the TX FIFO becomes empty. 1 = trigger when
      the TX FIFO level decreases to one entry. 15 = trigger when the TX FIFO level
      decreases to 15 entries (is no longer full).
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: RXLVL
    description: Receive FIFO level trigger point. The RX FIFO level is checked when
      a new piece of data is received. This field is used only when RXLVLENA = 1.
      If enabled to do so, the FIFO level can wake up the device just enough to perform
      DMA, then return to the reduced power mode. See Hardware Wake-up control register.
      0 = trigger when the RX FIFO has received one entry (is no longer empty). 1
      = trigger when the RX FIFO has received two entries. 15 = trigger when the RX
      FIFO has received 16 entries (has become full).
    bitOffset: 16
    bitWidth: 4
    access: read-write
  present_when: has_fifo == true
  addressOffset: 2568
- name: FIFOWR
  description: FIFO write data.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 0
  fields:
  - name: TXDATA
    description: Transmit data to the FIFO.
    bitOffset: 0
    bitWidth: 16
    access: write-only
  - name: TXSSEL0_N
    description: Transmit slave select. This field asserts SSEL0 in master mode. The
      output on the pin is active LOW by default.
    bitOffset: 16
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: ASSERTED
      description: SSEL0 asserted.
      value: 0
    - name: NOT_ASSERTED
      description: SSEL0 not asserted.
      value: 1
  - name: TXSSEL1_N
    description: Transmit slave select. This field asserts SSEL1 in master mode. The
      output on the pin is active LOW by default.
    bitOffset: 17
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: ASSERTED
      description: SSEL1 asserted.
      value: 0
    - name: NOT_ASSERTED
      description: SSEL1 not asserted.
      value: 1
  - name: TXSSEL2_N
    description: Transmit slave select. This field asserts SSEL2 in master mode. The
      output on the pin is active LOW by default.
    bitOffset: 18
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: ASSERTED
      description: SSEL2 asserted.
      value: 0
    - name: NOT_ASSERTED
      description: SSEL2 not asserted.
      value: 1
  - name: TXSSEL3_N
    description: Transmit slave select. This field asserts SSEL3 in master mode. The
      output on the pin is active LOW by default.
    bitOffset: 19
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: ASSERTED
      description: SSEL3 asserted.
      value: 0
    - name: NOT_ASSERTED
      description: SSEL3 not asserted.
      value: 1
  - name: EOT
    description: End of transfer. The asserted SSEL will be deasserted at the end
      of a transfer and remain so far at least the time specified by the Transfer_delay
      value in the DLY register.
    bitOffset: 20
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: NOT_DEASSERTED
      description: SSEL not deasserted. This piece of data is not treated as the end
        of a transfer. SSEL will not be deasserted at the end of this data.
      value: 0
    - name: DEASSERTED
      description: SSEL deasserted. This piece of data is treated as the end of a
        transfer. SSEL will be deasserted at the end of this piece of data.
      value: 1
  - name: EOF
    description: End of frame. Between frames, a delay may be inserted, as defined
      by the Frame_delay value in the DLY register. The end of a frame may not be
      particularly meaningful if the Frame_delay value = 0. This control can be used
      as part of the support for frame lengths greater than 16 bits.
    bitOffset: 21
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: NOT_EOF
      description: Data not EOF. This piece of data transmitted is not treated as
        the end of a frame.
      value: 0
    - name: EOF
      description: Data EOF. This piece of data is treated as the end of a frame,
        causing the Frame_delay time to be inserted before subsequent data is transmitted.
      value: 1
  - name: RXIGNORE
    description: Receive Ignore. This allows data to be transmitted using the SPI
      without the need to read unneeded data from the receiver. Setting this bit simplifies
      the transmit process and can be used with the DMA.
    bitOffset: 22
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: READ
      description: Read received data. Received data must be read in order to allow
        transmission to progress. SPI transmit will halt when the receive data FIFO
        is full. In slave mode, an overrun error will occur if received data is not
        read before new data is received.
      value: 0
    - name: IGNORE
      description: Ignore received data. Received data is ignored, allowing transmission
        without reading unneeded received data. No receiver flags are generated.
      value: 1
  - name: LEN
    description: Data Length. Specifies the data length from 4 to 16 bits. Note that
      transfer lengths greater than 16 bits are supported by implementing multiple
      sequential transmits. 0x0-2 = Reserved. 0x3 = Data transfer is 4 bits in length.
      0x4 = Data transfer is 5 bits in length. 0xF = Data transfer is 16 bits in length.
    bitOffset: 24
    bitWidth: 4
    access: write-only
  present_when: has_fifo == true
  addressOffset: 2592
- name: ID
  description: Peripheral identification register.
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: APERTURE
    description: 'Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture.'
    bitOffset: 0
    bitWidth: 8
    access: read-only
  - name: MINOR_REV
    description: Minor revision of module implementation.
    bitOffset: 8
    bitWidth: 4
    access: read-only
  - name: MAJOR_REV
    description: Major revision of module implementation.
    bitOffset: 12
    bitWidth: 4
    access: read-only
  - name: ID
    description: Module identifier for the selected function.
    bitOffset: 16
    bitWidth: 16
    access: read-only
  present_when: has_fifo == true
  addressOffset: 3068
- name: RXDAT
  description: SPI Receive Data
  size: 32
  access: read-only
  resetValue: 0
  resetMask: 0
  fields:
  - name: RXDAT
    description: Receiver Data. This contains the next piece of received data. The
      number of bits that are used depends on the LEN setting in TXCTL / TXDATCTL.
    bitOffset: 0
    bitWidth: 16
    access: read-only
  - name: RXSSEL0_N
    description: Slave Select for receive. This field allows the state of the SSEL0
      pin to be saved along with received data. The value will reflect the SSEL0 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: RXSSEL1_N
    description: Slave Select for receive. This field allows the state of the SSEL1
      pin to be saved along with received data. The value will reflect the SSEL1 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: RXSSEL2_N
    description: Slave Select for receive. This field allows the state of the SSEL2
      pin to be saved along with received data. The value will reflect the SSEL2 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: RXSSEL3_N
    description: Slave Select for receive. This field allows the state of the SSEL3
      pin to be saved along with received data. The value will reflect the SSEL3 pin
      for both master and slave operation. A zero indicates that a slave select is
      active. The actual polarity of each slave select pin is configured by the related
      SPOL bit in CFG.
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: SOT
    description: Start of Transfer flag. This flag will be 1 if this is the first
      data after the SSELs went from deasserted to asserted (i.e., any previous transfer
      has ended). This information can be used to identify the first piece of data
      in cases where the transfer length is greater than 16 bit.
    bitOffset: 20
    bitWidth: 1
    access: read-only
  present_when: has_fifo == false
  addressOffset: 20
- name: TXCTL
  description: SPI Transmit Control
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 259981312
  fields:
  - name: TXSSEL0_N
    description: Transmit Slave Select 0.
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: TXSSEL1_N
    description: Transmit Slave Select 1.
    bitOffset: 17
    bitWidth: 1
    access: read-write
  - name: TXSSEL2_N
    description: Transmit Slave Select 2.
    bitOffset: 18
    bitWidth: 1
    access: read-write
  - name: TXSSEL3_N
    description: Transmit Slave Select 3.
    bitOffset: 19
    bitWidth: 1
    access: read-write
  - name: EOT
    description: End of Transfer.
    bitOffset: 20
    bitWidth: 1
    access: read-write
  - name: EOF
    description: End of Frame.
    bitOffset: 21
    bitWidth: 1
    access: read-write
  - name: RXIGNORE
    description: Receive Ignore.
    bitOffset: 22
    bitWidth: 1
    access: read-write
  - name: LEN
    description: Data transfer Length.
    bitOffset: 24
    bitWidth: 4
    access: read-write
  present_when: has_fifo == false
  addressOffset: 32
- name: TXDAT
  description: SPI Transmit Data.
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 65535
  fields:
  - name: DATA
    description: Transmit Data. This field provides from 4 to 16 bits of data to be
      transmitted.
    bitOffset: 0
    bitWidth: 16
    access: read-write
  present_when: has_fifo == false
  addressOffset: 28
- name: TXDATCTL
  description: SPI Transmit Data with Control
  size: 32
  access: read-write
  resetValue: 0
  resetMask: 260046847
  fields:
  - name: TXDAT
    description: Transmit Data. This field provides from 1 to 16 bits of data to be
      transmitted.
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: TXSSEL0_N
    description: 'Transmit Slave Select. This field asserts SSEL0 in master mode.
      The output on the pin is active LOW by default. Remark: The active state of
      the SSEL0 pin is configured by bits in the CFG register.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: TXSSEL0_N_0
      description: SSEL0 asserted.
      value: 0
    - name: TXSSEL0_N_1
      description: SSEL0 not asserted.
      value: 1
  - name: TXSSEL1_N
    description: 'Transmit Slave Select. This field asserts SSEL1 in master mode.
      The output on the pin is active LOW by default. Remark: The active state of
      the SSEL1 pin is configured by bits in the CFG register.'
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: TXSSEL1_N_0
      description: SSEL1 asserted.
      value: 0
    - name: TXSSEL1_N_1
      description: SSEL1 not asserted.
      value: 1
  - name: TXSSEL2_N
    description: 'Transmit Slave Select. This field asserts SSEL2 in master mode.
      The output on the pin is active LOW by default. Remark: The active state of
      the SSEL2 pin is configured by bits in the CFG register.'
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: TXSSEL2_N_0
      description: SSEL2 asserted.
      value: 0
    - name: TXSSEL2_N_1
      description: SSEL2 not asserted.
      value: 1
  - name: TXSSEL3_N
    description: 'Transmit Slave Select. This field asserts SSEL3 in master mode.
      The output on the pin is active LOW by default. Remark: The active state of
      the SSEL3 pin is configured by bits in the CFG register.'
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: TXSSEL3_N_0
      description: SSEL3 asserted.
      value: 0
    - name: TXSSEL3_N_1
      description: SSEL3 not asserted.
      value: 1
  - name: EOT
    description: End of Transfer. The asserted SSEL will be deasserted at the end
      of a transfer, and remain so for at least the time specified by the Transfer_delay
      value in the DLY register.
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: SSEL_deasserted
      description: This piece of data is not treated as the end of a transfer. SSEL
        will not be deasserted at the end of this data.
      value: 0
    - name: SSEL_not_deasserted
      description: This piece of data is treated as the end of a transfer. SSEL will
        be deasserted at the end of this piece of data.
      value: 1
  - name: EOF
    description: End of Frame. Between frames, a delay may be inserted, as defined
      by the FRAME_DELAY value in the DLY register. The end of a frame may not be
      particularly meaningful if the FRAME_DELAY value = 0. This control can be used
      as part of the support for frame lengths greater than 16 bits.
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: Data_not_EOF
      description: This piece of data transmitted is not treated as the end of a frame.
      value: 0
    - name: Data_EOF
      description: This piece of data is treated as the end of a frame, causing the
        FRAME_DELAY time to be inserted before subsequent data is transmitted.
      value: 1
  - name: RXIGNORE
    description: Receive Ignore. This allows data to be transmitted using the SPI
      without the need to read unneeded data from the receiver.Setting this bit simplifies
      the transmit process and can be used with the DMA.
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: Read_received_data
      description: Received data must be read in order to allow transmission to progress.
        In slave mode, an overrun error will occur if received data is not read before
        new data is received.
      value: 0
    - name: Ignore_received_data
      description: Received data is ignored, allowing transmission without reading
        unneeded received data. No receiver flags are generated.
      value: 1
  - name: LEN
    description: Data Length. Specifies the data length from 1 to 16 bits. Note that
      transfer lengths greater than 16 bits are supported by implementing multiple
      sequential transmits. 0x0 = Data transfer is 1 bit in length. 0x1 = Data transfer
      is 2 bits in length. 0x2 = Data transfer is 3 bits in length. ... 0xF = Data
      transfer is 16 bits in length.
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: LEN_0
      description: no description available
      value: 0
    - name: LEN_1
      description: Data transfer is 1 bit in length.
      value: 1
    - name: LEN_2
      description: Data transfer is 2 bit in length.
      value: 2
    - name: LEN_3
      description: Data transfer is 3 bit in length.
      value: 3
    - name: LEN_4
      description: Data transfer is 4 bit in length.
      value: 4
    - name: LEN_5
      description: Data transfer is 5 bit in length.
      value: 5
    - name: LEN_6
      description: Data transfer is 6 bit in length.
      value: 6
    - name: LEN_7
      description: Data transfer is 7 bit in length.
      value: 7
    - name: LEN_8
      description: Data transfer is 8 bit in length.
      value: 8
    - name: LEN_9
      description: Data transfer is 9 bit in length.
      value: 9
    - name: LEN_10
      description: Data transfer is 10 bit in length.
      value: 10
    - name: LEN_11
      description: Data transfer is 11 bit in length.
      value: 11
    - name: LEN_12
      description: Data transfer is 12 bit in length.
      value: 12
    - name: LEN_13
      description: Data transfer is 13 bit in length.
      value: 13
    - name: LEN_14
      description: Data transfer is 14 bit in length.
      value: 14
    - name: LEN_15
      description: Data transfer is 15 bit in length.
      value: 15
  present_when: has_fifo == false
  addressOffset: 24
