OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/placement/uart_tx.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/cts/cts-slowest.lib
read_liberty -corner Typical /openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/cts/cts.lib
read_liberty -corner Fastest /openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/cts/cts-fastest.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/placement/9-resizer.sdc'…
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 141984.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 4896 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 141984.
[INFO CTS-0047]     Number of keys in characterization LUT: 1624.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 33 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 33.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(69725, 15020), (130835, 61140)].
[INFO CTS-0024]  Normalized sink region: [(5.36346, 1.15538), (10.0642, 4.70308)].
[INFO CTS-0025]     Width:  4.7008.
[INFO CTS-0026]     Height: 3.5477.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 17
    Sub-region size: 2.3504 X 3.5477
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 142164 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 2.3504 X 1.7738
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 142164 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 33.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 33
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 128.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 4508um.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/cts/uart_tx.odb'…
Writing layout to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/cts/uart_tx.def'…
Writing timing constraints to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/cts/uart_tx.sdc'…
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement         80.1 u
average displacement        0.2 u
max displacement           10.6 u
original HPWL            3375.1 u
legalized HPWL           3531.8 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 55 instances
[INFO DPL-0021] HPWL before            3531.8 u
[INFO DPL-0022] HPWL after             3424.8 u
[INFO DPL-0023] HPWL delta               -3.0 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/cts/uart_tx.odb'…
Writing layout to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/cts/uart_tx.def'…
Writing timing constraints to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/cts/uart_tx.sdc'…
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 5.
[INFO CTS-0005] Total number of Clock Subnets: 5.
[INFO CTS-0006] Total number of Sinks: 33.
cts_report_end
