// Seed: 3394251250
module module_0 (
    output id_1
    , id_2,
    output reg id_3,
    input id_4
);
  assign id_2 = 1'b0;
  always begin
    id_3 = 1;
    #id_5 id_5[1] <= !id_2;
    begin
      id_5 <= 1;
      id_4 = id_3;
    end
  end : id_6
  always id_1 <= id_4;
  logic id_7 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (id_4),
      .id_3 (id_6 + id_4),
      .id_4 (id_6 && 1'b0 - id_1),
      .id_5 (id_2),
      .id_6 (),
      .id_7 (1),
      .id_8 (1 !== 1),
      .id_9 (1),
      .id_10(1)
  );
  assign {id_7, id_7} = 1;
  logic id_8 = !id_6;
  type_0 id_9 (1'd0 == id_6), id_10;
endmodule
`define pp_1 0
