
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,0,offset}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.CIA=>ALU.A                                           Premise(F3)
	S6= SEXT.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= A_EX.Out=>CMPU.A                                       Premise(F11)
	S14= B_EX.Out=>CMPU.B                                       Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F33)
	S36= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F34)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F35)
	S38= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F36)
	S39= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F37)
	S40= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F38)
	S41= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F44)
	S47= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F45)
	S48= CMPU.lt=>ConditionReg_MEM.In                           Premise(F46)
	S49= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F47)
	S50= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F48)
	S51= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F49)
	S52= ICache.Hit=>FU.ICacheHit                               Premise(F50)
	S53= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F51)
	S54= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F52)
	S55= IR_EX.Out=>FU.IR_EX                                    Premise(F53)
	S56= IR_ID.Out=>FU.IR_ID                                    Premise(F54)
	S57= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F55)
	S58= IR_MEM.Out=>FU.IR_MEM                                  Premise(F56)
	S59= IR_WB.Out=>FU.IR_WB                                    Premise(F57)
	S60= GPR.Rdata1=>FU.InID1                                   Premise(F58)
	S61= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F59)
	S62= GPR.Rdata2=>FU.InID2                                   Premise(F60)
	S63= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F61)
	S64= IR_ID.Out25_21=>GPR.RReg1                              Premise(F62)
	S65= IR_ID.Out20_16=>GPR.RReg2                              Premise(F63)
	S66= IMMU.Addr=>IAddrReg.In                                 Premise(F64)
	S67= PC.Out=>ICache.IEA                                     Premise(F65)
	S68= ICache.IEA=addr                                        Path(S4,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S69,S33)
	S71= FU.ICacheHit=ICacheHit(addr)                           Path(S69,S52)
	S72= PC.Out=>ICache.IEA                                     Premise(F66)
	S73= IMem.MEM8WordOut=>ICache.WData                         Premise(F67)
	S74= ICache.Out=>ICacheReg.In                               Premise(F68)
	S75= PC.Out=>IMMU.IEA                                       Premise(F69)
	S76= IMMU.IEA=addr                                          Path(S4,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F70)
	S78= IMMU.PID=pid                                           Path(S3,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S66)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S34)
	S83= IAddrReg.Out=>IMem.RAddr                               Premise(F71)
	S84= ICacheReg.Out=>IRMux.CacheData                         Premise(F72)
	S85= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F73)
	S86= IMem.Out=>IRMux.MemData                                Premise(F74)
	S87= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F75)
	S88= IR_MEM.Out=>IR_DMMU1.In                                Premise(F76)
	S89= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F77)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F78)
	S91= ICache.Out=>IR_ID.In                                   Premise(F79)
	S92= IRMux.Out=>IR_ID.In                                    Premise(F80)
	S93= ICache.Out=>IR_IMMU.In                                 Premise(F81)
	S94= IR_EX.Out=>IR_MEM.In                                   Premise(F82)
	S95= IR_DMMU2.Out=>IR_WB.In                                 Premise(F83)
	S96= IR_MEM.Out=>IR_WB.In                                   Premise(F84)
	S97= ALUOut_MEM.Out=>PC.In                                  Premise(F85)
	S98= IR_EX.Out15_0=>SEXT.In                                 Premise(F86)
	S99= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F87)
	S100= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F88)
	S101= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F89)
	S102= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F90)
	S103= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F91)
	S104= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F92)
	S105= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F93)
	S106= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F94)
	S107= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F95)
	S108= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F96)
	S109= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S110= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F98)
	S111= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F99)
	S112= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F100)
	S113= IR_ID.Out31_26=>CU_ID.Op                              Premise(F101)
	S114= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F102)
	S115= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F103)
	S116= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F104)
	S117= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F105)
	S118= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F106)
	S119= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F107)
	S120= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F108)
	S121= IR_WB.Out31_26=>CU_WB.Op                              Premise(F109)
	S122= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F110)
	S123= CtrlPC=0                                              Premise(F111)
	S124= CtrlPCInc=0                                           Premise(F112)
	S125= PC[Out]=addr                                          PC-Hold(S1,S123,S124)
	S126= CtrlALUOut_MEM=0                                      Premise(F113)
	S127= CtrlALUOut_WB=0                                       Premise(F114)
	S128= CtrlA_EX=0                                            Premise(F115)
	S129= CtrlA_MEM=0                                           Premise(F116)
	S130= CtrlA_WB=0                                            Premise(F117)
	S131= CtrlB_EX=0                                            Premise(F118)
	S132= CtrlB_MEM=0                                           Premise(F119)
	S133= CtrlB_WB=0                                            Premise(F120)
	S134= CtrlICache=0                                          Premise(F121)
	S135= CtrlIMMU=0                                            Premise(F122)
	S136= CtrlConditionReg_MEM=0                                Premise(F123)
	S137= CtrlConditionReg_DMMU1=0                              Premise(F124)
	S138= CtrlConditionReg_DMMU2=0                              Premise(F125)
	S139= CtrlConditionReg_WB=0                                 Premise(F126)
	S140= CtrlIR_DMMU1=0                                        Premise(F127)
	S141= CtrlIR_DMMU2=0                                        Premise(F128)
	S142= CtrlIR_EX=0                                           Premise(F129)
	S143= CtrlIR_ID=0                                           Premise(F130)
	S144= CtrlIR_IMMU=1                                         Premise(F131)
	S145= CtrlIR_MEM=0                                          Premise(F132)
	S146= CtrlIR_WB=0                                           Premise(F133)
	S147= CtrlGPR=0                                             Premise(F134)
	S148= CtrlIAddrReg=1                                        Premise(F135)
	S149= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S80,S148)
	S150= CtrlIMem=0                                            Premise(F136)
	S151= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S2,S150)
	S152= CtrlICacheReg=1                                       Premise(F137)
	S153= CtrlASIDIn=0                                          Premise(F138)
	S154= CtrlCP0=0                                             Premise(F139)
	S155= CP0[ASID]=pid                                         CP0-Hold(S0,S154)
	S156= CtrlEPCIn=0                                           Premise(F140)
	S157= CtrlExCodeIn=0                                        Premise(F141)
	S158= CtrlIRMux=0                                           Premise(F142)
	S159= GPR[rS]=a                                             Premise(F143)

IMMU	S160= PC.Out=addr                                           PC-Out(S125)
	S161= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S149)
	S162= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S149)
	S163= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S149)
	S164= CP0.ASID=pid                                          CP0-Read-ASID(S155)
	S165= PC.CIA=>ALU.A                                         Premise(F144)
	S166= SEXT.Out=>ALU.B                                       Premise(F145)
	S167= ALU.Out=>ALUOut_MEM.In                                Premise(F146)
	S168= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F147)
	S169= FU.OutID1=>A_EX.In                                    Premise(F148)
	S170= A_MEM.Out=>A_WB.In                                    Premise(F149)
	S171= FU.OutID2=>B_EX.In                                    Premise(F150)
	S172= B_MEM.Out=>B_WB.In                                    Premise(F151)
	S173= A_EX.Out=>CMPU.A                                      Premise(F152)
	S174= B_EX.Out=>CMPU.B                                      Premise(F153)
	S175= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F154)
	S176= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F155)
	S177= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F156)
	S178= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F157)
	S179= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F158)
	S180= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F159)
	S181= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F160)
	S182= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F161)
	S183= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F162)
	S184= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F163)
	S185= FU.Bub_ID=>CU_ID.Bub                                  Premise(F164)
	S186= FU.Halt_ID=>CU_ID.Halt                                Premise(F165)
	S187= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F166)
	S188= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F167)
	S189= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F168)
	S190= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F169)
	S191= FU.Bub_IF=>CU_IF.Bub                                  Premise(F170)
	S192= FU.Halt_IF=>CU_IF.Halt                                Premise(F171)
	S193= ICache.Hit=>CU_IF.ICacheHit                           Premise(F172)
	S194= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F173)
	S195= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F174)
	S196= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F175)
	S197= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F176)
	S198= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F177)
	S199= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F178)
	S200= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F179)
	S201= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F180)
	S202= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F181)
	S203= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F182)
	S204= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F183)
	S205= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F184)
	S206= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F185)
	S207= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F186)
	S208= CMPU.lt=>ConditionReg_MEM.In                          Premise(F187)
	S209= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F188)
	S210= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F189)
	S211= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F190)
	S212= ICache.Hit=>FU.ICacheHit                              Premise(F191)
	S213= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F192)
	S214= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F193)
	S215= IR_EX.Out=>FU.IR_EX                                   Premise(F194)
	S216= IR_ID.Out=>FU.IR_ID                                   Premise(F195)
	S217= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F196)
	S218= IR_MEM.Out=>FU.IR_MEM                                 Premise(F197)
	S219= IR_WB.Out=>FU.IR_WB                                   Premise(F198)
	S220= GPR.Rdata1=>FU.InID1                                  Premise(F199)
	S221= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F200)
	S222= GPR.Rdata2=>FU.InID2                                  Premise(F201)
	S223= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F202)
	S224= IR_ID.Out25_21=>GPR.RReg1                             Premise(F203)
	S225= IR_ID.Out20_16=>GPR.RReg2                             Premise(F204)
	S226= IMMU.Addr=>IAddrReg.In                                Premise(F205)
	S227= PC.Out=>ICache.IEA                                    Premise(F206)
	S228= ICache.IEA=addr                                       Path(S160,S227)
	S229= ICache.Hit=ICacheHit(addr)                            ICache-Search(S228)
	S230= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S229,S193)
	S231= FU.ICacheHit=ICacheHit(addr)                          Path(S229,S212)
	S232= PC.Out=>ICache.IEA                                    Premise(F207)
	S233= IMem.MEM8WordOut=>ICache.WData                        Premise(F208)
	S234= ICache.Out=>ICacheReg.In                              Premise(F209)
	S235= PC.Out=>IMMU.IEA                                      Premise(F210)
	S236= IMMU.IEA=addr                                         Path(S160,S235)
	S237= CP0.ASID=>IMMU.PID                                    Premise(F211)
	S238= IMMU.PID=pid                                          Path(S164,S237)
	S239= IMMU.Addr={pid,addr}                                  IMMU-Search(S238,S236)
	S240= IAddrReg.In={pid,addr}                                Path(S239,S226)
	S241= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S238,S236)
	S242= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S241,S194)
	S243= IAddrReg.Out=>IMem.RAddr                              Premise(F212)
	S244= IMem.RAddr={pid,addr}                                 Path(S161,S243)
	S245= IMem.Out={1,rS,0,offset}                              IMem-Read(S244,S151)
	S246= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S244,S151)
	S247= ICache.WData=IMemGet8Word({pid,addr})                 Path(S246,S233)
	S248= ICacheReg.Out=>IRMux.CacheData                        Premise(F213)
	S249= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F214)
	S250= IMem.Out=>IRMux.MemData                               Premise(F215)
	S251= IRMux.MemData={1,rS,0,offset}                         Path(S245,S250)
	S252= IRMux.Out={1,rS,0,offset}                             IRMux-Select2(S251)
	S253= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F216)
	S254= IR_MEM.Out=>IR_DMMU1.In                               Premise(F217)
	S255= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F218)
	S256= IR_ID.Out=>IR_EX.In                                   Premise(F219)
	S257= ICache.Out=>IR_ID.In                                  Premise(F220)
	S258= IRMux.Out=>IR_ID.In                                   Premise(F221)
	S259= IR_ID.In={1,rS,0,offset}                              Path(S252,S258)
	S260= ICache.Out=>IR_IMMU.In                                Premise(F222)
	S261= IR_EX.Out=>IR_MEM.In                                  Premise(F223)
	S262= IR_DMMU2.Out=>IR_WB.In                                Premise(F224)
	S263= IR_MEM.Out=>IR_WB.In                                  Premise(F225)
	S264= ALUOut_MEM.Out=>PC.In                                 Premise(F226)
	S265= IR_EX.Out15_0=>SEXT.In                                Premise(F227)
	S266= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F228)
	S267= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F229)
	S268= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F230)
	S269= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F231)
	S270= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F232)
	S271= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F233)
	S272= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F234)
	S273= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F235)
	S274= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F236)
	S275= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F237)
	S276= IR_EX.Out31_26=>CU_EX.Op                              Premise(F238)
	S277= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F239)
	S278= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F240)
	S279= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F241)
	S280= IR_ID.Out31_26=>CU_ID.Op                              Premise(F242)
	S281= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F243)
	S282= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F244)
	S283= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F245)
	S284= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F246)
	S285= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F247)
	S286= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F248)
	S287= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F249)
	S288= IR_WB.Out31_26=>CU_WB.Op                              Premise(F250)
	S289= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F251)
	S290= CtrlPC=0                                              Premise(F252)
	S291= CtrlPCInc=1                                           Premise(F253)
	S292= PC[Out]=addr+4                                        PC-Inc(S125,S290,S291)
	S293= PC[CIA]=addr                                          PC-Inc(S125,S290,S291)
	S294= CtrlALUOut_MEM=0                                      Premise(F254)
	S295= CtrlALUOut_WB=0                                       Premise(F255)
	S296= CtrlA_EX=0                                            Premise(F256)
	S297= CtrlA_MEM=0                                           Premise(F257)
	S298= CtrlA_WB=0                                            Premise(F258)
	S299= CtrlB_EX=0                                            Premise(F259)
	S300= CtrlB_MEM=0                                           Premise(F260)
	S301= CtrlB_WB=0                                            Premise(F261)
	S302= CtrlICache=1                                          Premise(F262)
	S303= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S228,S247,S302)
	S304= CtrlIMMU=0                                            Premise(F263)
	S305= CtrlConditionReg_MEM=0                                Premise(F264)
	S306= CtrlConditionReg_DMMU1=0                              Premise(F265)
	S307= CtrlConditionReg_DMMU2=0                              Premise(F266)
	S308= CtrlConditionReg_WB=0                                 Premise(F267)
	S309= CtrlIR_DMMU1=0                                        Premise(F268)
	S310= CtrlIR_DMMU2=0                                        Premise(F269)
	S311= CtrlIR_EX=0                                           Premise(F270)
	S312= CtrlIR_ID=1                                           Premise(F271)
	S313= [IR_ID]={1,rS,0,offset}                               IR_ID-Write(S259,S312)
	S314= CtrlIR_IMMU=0                                         Premise(F272)
	S315= CtrlIR_MEM=0                                          Premise(F273)
	S316= CtrlIR_WB=0                                           Premise(F274)
	S317= CtrlGPR=0                                             Premise(F275)
	S318= GPR[rS]=a                                             GPR-Hold(S159,S317)
	S319= CtrlIAddrReg=0                                        Premise(F276)
	S320= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S149,S319)
	S321= CtrlIMem=0                                            Premise(F277)
	S322= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S151,S321)
	S323= CtrlICacheReg=0                                       Premise(F278)
	S324= CtrlASIDIn=0                                          Premise(F279)
	S325= CtrlCP0=0                                             Premise(F280)
	S326= CP0[ASID]=pid                                         CP0-Hold(S155,S325)
	S327= CtrlEPCIn=0                                           Premise(F281)
	S328= CtrlExCodeIn=0                                        Premise(F282)
	S329= CtrlIRMux=0                                           Premise(F283)

ID	S330= PC.Out=addr+4                                         PC-Out(S292)
	S331= PC.CIA=addr                                           PC-Out(S293)
	S332= PC.CIA31_28=addr[31:28]                               PC-Out(S293)
	S333= IR_ID.Out={1,rS,0,offset}                             IR-Out(S313)
	S334= IR_ID.Out31_26=1                                      IR-Out(S313)
	S335= IR_ID.Out25_21=rS                                     IR-Out(S313)
	S336= IR_ID.Out20_16=0                                      IR-Out(S313)
	S337= IR_ID.Out15_0=offset                                  IR-Out(S313)
	S338= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S320)
	S339= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S320)
	S340= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S320)
	S341= CP0.ASID=pid                                          CP0-Read-ASID(S326)
	S342= PC.CIA=>ALU.A                                         Premise(F284)
	S343= ALU.A=addr                                            Path(S331,S342)
	S344= SEXT.Out=>ALU.B                                       Premise(F285)
	S345= ALU.Out=>ALUOut_MEM.In                                Premise(F286)
	S346= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F287)
	S347= FU.OutID1=>A_EX.In                                    Premise(F288)
	S348= A_MEM.Out=>A_WB.In                                    Premise(F289)
	S349= FU.OutID2=>B_EX.In                                    Premise(F290)
	S350= B_MEM.Out=>B_WB.In                                    Premise(F291)
	S351= A_EX.Out=>CMPU.A                                      Premise(F292)
	S352= B_EX.Out=>CMPU.B                                      Premise(F293)
	S353= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F294)
	S354= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F295)
	S355= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F296)
	S356= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F297)
	S357= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F298)
	S358= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F299)
	S359= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F300)
	S360= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F301)
	S361= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F302)
	S362= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F303)
	S363= FU.Bub_ID=>CU_ID.Bub                                  Premise(F304)
	S364= FU.Halt_ID=>CU_ID.Halt                                Premise(F305)
	S365= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F306)
	S366= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F307)
	S367= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F308)
	S368= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F309)
	S369= FU.Bub_IF=>CU_IF.Bub                                  Premise(F310)
	S370= FU.Halt_IF=>CU_IF.Halt                                Premise(F311)
	S371= ICache.Hit=>CU_IF.ICacheHit                           Premise(F312)
	S372= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F313)
	S373= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F314)
	S374= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F315)
	S375= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F316)
	S376= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F317)
	S377= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F318)
	S378= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F319)
	S379= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F320)
	S380= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F321)
	S381= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F322)
	S382= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F323)
	S383= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F324)
	S384= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F325)
	S385= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F326)
	S386= CMPU.lt=>ConditionReg_MEM.In                          Premise(F327)
	S387= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F328)
	S388= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F329)
	S389= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F330)
	S390= ICache.Hit=>FU.ICacheHit                              Premise(F331)
	S391= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F332)
	S392= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F333)
	S393= IR_EX.Out=>FU.IR_EX                                   Premise(F334)
	S394= IR_ID.Out=>FU.IR_ID                                   Premise(F335)
	S395= FU.IR_ID={1,rS,0,offset}                              Path(S333,S394)
	S396= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F336)
	S397= IR_MEM.Out=>FU.IR_MEM                                 Premise(F337)
	S398= IR_WB.Out=>FU.IR_WB                                   Premise(F338)
	S399= GPR.Rdata1=>FU.InID1                                  Premise(F339)
	S400= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F340)
	S401= FU.InID1_RReg=rS                                      Path(S335,S400)
	S402= GPR.Rdata2=>FU.InID2                                  Premise(F341)
	S403= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F342)
	S404= FU.InID2_RReg=0                                       Path(S336,S403)
	S405= IR_ID.Out25_21=>GPR.RReg1                             Premise(F343)
	S406= GPR.RReg1=rS                                          Path(S335,S405)
	S407= GPR.Rdata1=a                                          GPR-Read(S406,S318)
	S408= FU.InID1=a                                            Path(S407,S399)
	S409= FU.OutID1=FU(a)                                       FU-Forward(S408)
	S410= A_EX.In=FU(a)                                         Path(S409,S347)
	S411= IR_ID.Out20_16=>GPR.RReg2                             Premise(F344)
	S412= GPR.RReg2=0                                           Path(S336,S411)
	S413= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S414= FU.InID2=32'b0                                        Path(S413,S402)
	S415= FU.OutID2=FU(32'b0)                                   FU-Forward(S414)
	S416= B_EX.In=FU(32'b0)                                     Path(S415,S349)
	S417= IMMU.Addr=>IAddrReg.In                                Premise(F345)
	S418= PC.Out=>ICache.IEA                                    Premise(F346)
	S419= ICache.IEA=addr+4                                     Path(S330,S418)
	S420= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S419)
	S421= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S420,S371)
	S422= FU.ICacheHit=ICacheHit(addr+4)                        Path(S420,S390)
	S423= PC.Out=>ICache.IEA                                    Premise(F347)
	S424= IMem.MEM8WordOut=>ICache.WData                        Premise(F348)
	S425= ICache.Out=>ICacheReg.In                              Premise(F349)
	S426= PC.Out=>IMMU.IEA                                      Premise(F350)
	S427= IMMU.IEA=addr+4                                       Path(S330,S426)
	S428= CP0.ASID=>IMMU.PID                                    Premise(F351)
	S429= IMMU.PID=pid                                          Path(S341,S428)
	S430= IMMU.Addr={pid,addr+4}                                IMMU-Search(S429,S427)
	S431= IAddrReg.In={pid,addr+4}                              Path(S430,S417)
	S432= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S429,S427)
	S433= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S432,S372)
	S434= IAddrReg.Out=>IMem.RAddr                              Premise(F352)
	S435= IMem.RAddr={pid,addr}                                 Path(S338,S434)
	S436= IMem.Out={1,rS,0,offset}                              IMem-Read(S435,S322)
	S437= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S435,S322)
	S438= ICache.WData=IMemGet8Word({pid,addr})                 Path(S437,S424)
	S439= ICacheReg.Out=>IRMux.CacheData                        Premise(F353)
	S440= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F354)
	S441= IMem.Out=>IRMux.MemData                               Premise(F355)
	S442= IRMux.MemData={1,rS,0,offset}                         Path(S436,S441)
	S443= IRMux.Out={1,rS,0,offset}                             IRMux-Select2(S442)
	S444= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F356)
	S445= IR_MEM.Out=>IR_DMMU1.In                               Premise(F357)
	S446= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F358)
	S447= IR_ID.Out=>IR_EX.In                                   Premise(F359)
	S448= IR_EX.In={1,rS,0,offset}                              Path(S333,S447)
	S449= ICache.Out=>IR_ID.In                                  Premise(F360)
	S450= IRMux.Out=>IR_ID.In                                   Premise(F361)
	S451= IR_ID.In={1,rS,0,offset}                              Path(S443,S450)
	S452= ICache.Out=>IR_IMMU.In                                Premise(F362)
	S453= IR_EX.Out=>IR_MEM.In                                  Premise(F363)
	S454= IR_DMMU2.Out=>IR_WB.In                                Premise(F364)
	S455= IR_MEM.Out=>IR_WB.In                                  Premise(F365)
	S456= ALUOut_MEM.Out=>PC.In                                 Premise(F366)
	S457= IR_EX.Out15_0=>SEXT.In                                Premise(F367)
	S458= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F368)
	S459= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F369)
	S460= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F370)
	S461= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F371)
	S462= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F372)
	S463= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F373)
	S464= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F374)
	S465= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F375)
	S466= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F376)
	S467= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F377)
	S468= IR_EX.Out31_26=>CU_EX.Op                              Premise(F378)
	S469= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F379)
	S470= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F380)
	S471= CU_ID.IRFunc1=0                                       Path(S336,S470)
	S472= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F381)
	S473= CU_ID.IRFunc2=rS                                      Path(S335,S472)
	S474= IR_ID.Out31_26=>CU_ID.Op                              Premise(F382)
	S475= CU_ID.Op=1                                            Path(S334,S474)
	S476= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F383)
	S477= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F384)
	S478= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F385)
	S479= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F386)
	S480= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F387)
	S481= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F388)
	S482= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F389)
	S483= IR_WB.Out31_26=>CU_WB.Op                              Premise(F390)
	S484= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F391)
	S485= CtrlPC=0                                              Premise(F392)
	S486= CtrlPCInc=0                                           Premise(F393)
	S487= PC[CIA]=addr                                          PC-Hold(S293,S486)
	S488= PC[Out]=addr+4                                        PC-Hold(S292,S485,S486)
	S489= CtrlALUOut_MEM=0                                      Premise(F394)
	S490= CtrlALUOut_WB=0                                       Premise(F395)
	S491= CtrlA_EX=1                                            Premise(F396)
	S492= [A_EX]=FU(a)                                          A_EX-Write(S410,S491)
	S493= CtrlA_MEM=0                                           Premise(F397)
	S494= CtrlA_WB=0                                            Premise(F398)
	S495= CtrlB_EX=1                                            Premise(F399)
	S496= [B_EX]=FU(32'b0)                                      B_EX-Write(S416,S495)
	S497= CtrlB_MEM=0                                           Premise(F400)
	S498= CtrlB_WB=0                                            Premise(F401)
	S499= CtrlICache=0                                          Premise(F402)
	S500= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S303,S499)
	S501= CtrlIMMU=0                                            Premise(F403)
	S502= CtrlConditionReg_MEM=0                                Premise(F404)
	S503= CtrlConditionReg_DMMU1=0                              Premise(F405)
	S504= CtrlConditionReg_DMMU2=0                              Premise(F406)
	S505= CtrlConditionReg_WB=0                                 Premise(F407)
	S506= CtrlIR_DMMU1=0                                        Premise(F408)
	S507= CtrlIR_DMMU2=0                                        Premise(F409)
	S508= CtrlIR_EX=1                                           Premise(F410)
	S509= [IR_EX]={1,rS,0,offset}                               IR_EX-Write(S448,S508)
	S510= CtrlIR_ID=0                                           Premise(F411)
	S511= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S313,S510)
	S512= CtrlIR_IMMU=0                                         Premise(F412)
	S513= CtrlIR_MEM=0                                          Premise(F413)
	S514= CtrlIR_WB=0                                           Premise(F414)
	S515= CtrlGPR=0                                             Premise(F415)
	S516= GPR[rS]=a                                             GPR-Hold(S318,S515)
	S517= CtrlIAddrReg=0                                        Premise(F416)
	S518= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S320,S517)
	S519= CtrlIMem=0                                            Premise(F417)
	S520= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S322,S519)
	S521= CtrlICacheReg=0                                       Premise(F418)
	S522= CtrlASIDIn=0                                          Premise(F419)
	S523= CtrlCP0=0                                             Premise(F420)
	S524= CP0[ASID]=pid                                         CP0-Hold(S326,S523)
	S525= CtrlEPCIn=0                                           Premise(F421)
	S526= CtrlExCodeIn=0                                        Premise(F422)
	S527= CtrlIRMux=0                                           Premise(F423)

EX	S528= PC.CIA=addr                                           PC-Out(S487)
	S529= PC.CIA31_28=addr[31:28]                               PC-Out(S487)
	S530= PC.Out=addr+4                                         PC-Out(S488)
	S531= A_EX.Out=FU(a)                                        A_EX-Out(S492)
	S532= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S492)
	S533= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S492)
	S534= B_EX.Out=FU(32'b0)                                    B_EX-Out(S496)
	S535= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S496)
	S536= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S496)
	S537= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S509)
	S538= IR_EX.Out31_26=1                                      IR_EX-Out(S509)
	S539= IR_EX.Out25_21=rS                                     IR_EX-Out(S509)
	S540= IR_EX.Out20_16=0                                      IR_EX-Out(S509)
	S541= IR_EX.Out15_0=offset                                  IR_EX-Out(S509)
	S542= IR_ID.Out={1,rS,0,offset}                             IR-Out(S511)
	S543= IR_ID.Out31_26=1                                      IR-Out(S511)
	S544= IR_ID.Out25_21=rS                                     IR-Out(S511)
	S545= IR_ID.Out20_16=0                                      IR-Out(S511)
	S546= IR_ID.Out15_0=offset                                  IR-Out(S511)
	S547= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S518)
	S548= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S518)
	S549= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S518)
	S550= CP0.ASID=pid                                          CP0-Read-ASID(S524)
	S551= PC.CIA=>ALU.A                                         Premise(F424)
	S552= ALU.A=addr                                            Path(S528,S551)
	S553= SEXT.Out=>ALU.B                                       Premise(F425)
	S554= ALU.Func=6'b010010                                    Premise(F426)
	S555= ALU.Out=>ALUOut_MEM.In                                Premise(F427)
	S556= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F428)
	S557= FU.OutID1=>A_EX.In                                    Premise(F429)
	S558= A_MEM.Out=>A_WB.In                                    Premise(F430)
	S559= FU.OutID2=>B_EX.In                                    Premise(F431)
	S560= B_MEM.Out=>B_WB.In                                    Premise(F432)
	S561= A_EX.Out=>CMPU.A                                      Premise(F433)
	S562= CMPU.A=FU(a)                                          Path(S531,S561)
	S563= B_EX.Out=>CMPU.B                                      Premise(F434)
	S564= CMPU.B=FU(32'b0)                                      Path(S534,S563)
	S565= CMPU.Func=6'b000011                                   Premise(F435)
	S566= CMPU.Out=CompareS(FU(a),FU(32'b0))                    CMPU-CMPS(S562,S564)
	S567= CMPU.zero=CompareS(FU(a),FU(32'b0))                   CMPU-CMPS(S562,S564)
	S568= CMPU.gt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S562,S564)
	S569= CMPU.lt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S562,S564)
	S570= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F436)
	S571= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F437)
	S572= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F438)
	S573= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F439)
	S574= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F440)
	S575= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F441)
	S576= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F442)
	S577= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F443)
	S578= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F444)
	S579= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F445)
	S580= FU.Bub_ID=>CU_ID.Bub                                  Premise(F446)
	S581= FU.Halt_ID=>CU_ID.Halt                                Premise(F447)
	S582= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F448)
	S583= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F449)
	S584= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F450)
	S585= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F451)
	S586= FU.Bub_IF=>CU_IF.Bub                                  Premise(F452)
	S587= FU.Halt_IF=>CU_IF.Halt                                Premise(F453)
	S588= ICache.Hit=>CU_IF.ICacheHit                           Premise(F454)
	S589= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F455)
	S590= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F456)
	S591= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F457)
	S592= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F458)
	S593= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F459)
	S594= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F460)
	S595= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F461)
	S596= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F462)
	S597= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F463)
	S598= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F464)
	S599= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F465)
	S600= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F466)
	S601= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F467)
	S602= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F468)
	S603= CMPU.lt=>ConditionReg_MEM.In                          Premise(F469)
	S604= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))         Path(S569,S603)
	S605= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F470)
	S606= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F471)
	S607= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F472)
	S608= ICache.Hit=>FU.ICacheHit                              Premise(F473)
	S609= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F474)
	S610= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F475)
	S611= IR_EX.Out=>FU.IR_EX                                   Premise(F476)
	S612= FU.IR_EX={1,rS,0,offset}                              Path(S537,S611)
	S613= IR_ID.Out=>FU.IR_ID                                   Premise(F477)
	S614= FU.IR_ID={1,rS,0,offset}                              Path(S542,S613)
	S615= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F478)
	S616= IR_MEM.Out=>FU.IR_MEM                                 Premise(F479)
	S617= IR_WB.Out=>FU.IR_WB                                   Premise(F480)
	S618= FU.InEX_WReg=5'b00000                                 Premise(F481)
	S619= GPR.Rdata1=>FU.InID1                                  Premise(F482)
	S620= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F483)
	S621= FU.InID1_RReg=rS                                      Path(S544,S620)
	S622= GPR.Rdata2=>FU.InID2                                  Premise(F484)
	S623= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F485)
	S624= FU.InID2_RReg=0                                       Path(S545,S623)
	S625= IR_ID.Out25_21=>GPR.RReg1                             Premise(F486)
	S626= GPR.RReg1=rS                                          Path(S544,S625)
	S627= GPR.Rdata1=a                                          GPR-Read(S626,S516)
	S628= FU.InID1=a                                            Path(S627,S619)
	S629= FU.OutID1=FU(a)                                       FU-Forward(S628)
	S630= A_EX.In=FU(a)                                         Path(S629,S557)
	S631= IR_ID.Out20_16=>GPR.RReg2                             Premise(F487)
	S632= GPR.RReg2=0                                           Path(S545,S631)
	S633= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S634= FU.InID2=32'b0                                        Path(S633,S622)
	S635= FU.OutID2=FU(32'b0)                                   FU-Forward(S634)
	S636= B_EX.In=FU(32'b0)                                     Path(S635,S559)
	S637= IMMU.Addr=>IAddrReg.In                                Premise(F488)
	S638= PC.Out=>ICache.IEA                                    Premise(F489)
	S639= ICache.IEA=addr+4                                     Path(S530,S638)
	S640= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S639)
	S641= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S640,S588)
	S642= FU.ICacheHit=ICacheHit(addr+4)                        Path(S640,S608)
	S643= PC.Out=>ICache.IEA                                    Premise(F490)
	S644= IMem.MEM8WordOut=>ICache.WData                        Premise(F491)
	S645= ICache.Out=>ICacheReg.In                              Premise(F492)
	S646= PC.Out=>IMMU.IEA                                      Premise(F493)
	S647= IMMU.IEA=addr+4                                       Path(S530,S646)
	S648= CP0.ASID=>IMMU.PID                                    Premise(F494)
	S649= IMMU.PID=pid                                          Path(S550,S648)
	S650= IMMU.Addr={pid,addr+4}                                IMMU-Search(S649,S647)
	S651= IAddrReg.In={pid,addr+4}                              Path(S650,S637)
	S652= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S649,S647)
	S653= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S652,S589)
	S654= IAddrReg.Out=>IMem.RAddr                              Premise(F495)
	S655= IMem.RAddr={pid,addr}                                 Path(S547,S654)
	S656= IMem.Out={1,rS,0,offset}                              IMem-Read(S655,S520)
	S657= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S655,S520)
	S658= ICache.WData=IMemGet8Word({pid,addr})                 Path(S657,S644)
	S659= ICacheReg.Out=>IRMux.CacheData                        Premise(F496)
	S660= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F497)
	S661= IMem.Out=>IRMux.MemData                               Premise(F498)
	S662= IRMux.MemData={1,rS,0,offset}                         Path(S656,S661)
	S663= IRMux.Out={1,rS,0,offset}                             IRMux-Select2(S662)
	S664= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F499)
	S665= IR_MEM.Out=>IR_DMMU1.In                               Premise(F500)
	S666= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F501)
	S667= IR_ID.Out=>IR_EX.In                                   Premise(F502)
	S668= IR_EX.In={1,rS,0,offset}                              Path(S542,S667)
	S669= ICache.Out=>IR_ID.In                                  Premise(F503)
	S670= IRMux.Out=>IR_ID.In                                   Premise(F504)
	S671= IR_ID.In={1,rS,0,offset}                              Path(S663,S670)
	S672= ICache.Out=>IR_IMMU.In                                Premise(F505)
	S673= IR_EX.Out=>IR_MEM.In                                  Premise(F506)
	S674= IR_MEM.In={1,rS,0,offset}                             Path(S537,S673)
	S675= IR_DMMU2.Out=>IR_WB.In                                Premise(F507)
	S676= IR_MEM.Out=>IR_WB.In                                  Premise(F508)
	S677= ALUOut_MEM.Out=>PC.In                                 Premise(F509)
	S678= IR_EX.Out15_0=>SEXT.In                                Premise(F510)
	S679= SEXT.In=offset                                        Path(S541,S678)
	S680= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S679)
	S681= ALU.B={14{offset[15]},offset,2{0}}                    Path(S680,S553)
	S682= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S552,S681)
	S683= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S682,S555)
	S684= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S552,S681)
	S685= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S552,S681)
	S686= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S552,S681)
	S687= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S552,S681)
	S688= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F511)
	S689= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F512)
	S690= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F513)
	S691= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F514)
	S692= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F515)
	S693= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F516)
	S694= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F517)
	S695= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F518)
	S696= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F519)
	S697= CU_EX.IRFunc1=0                                       Path(S540,S696)
	S698= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F520)
	S699= CU_EX.IRFunc2=rS                                      Path(S539,S698)
	S700= IR_EX.Out31_26=>CU_EX.Op                              Premise(F521)
	S701= CU_EX.Op=1                                            Path(S538,S700)
	S702= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F522)
	S703= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F523)
	S704= CU_ID.IRFunc1=0                                       Path(S545,S703)
	S705= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F524)
	S706= CU_ID.IRFunc2=rS                                      Path(S544,S705)
	S707= IR_ID.Out31_26=>CU_ID.Op                              Premise(F525)
	S708= CU_ID.Op=1                                            Path(S543,S707)
	S709= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F526)
	S710= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F527)
	S711= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F528)
	S712= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F529)
	S713= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F530)
	S714= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F531)
	S715= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F532)
	S716= IR_WB.Out31_26=>CU_WB.Op                              Premise(F533)
	S717= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F534)
	S718= CtrlPC=0                                              Premise(F535)
	S719= CtrlPCInc=0                                           Premise(F536)
	S720= PC[CIA]=addr                                          PC-Hold(S487,S719)
	S721= PC[Out]=addr+4                                        PC-Hold(S488,S718,S719)
	S722= CtrlALUOut_MEM=1                                      Premise(F537)
	S723= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S683,S722)
	S724= CtrlALUOut_WB=0                                       Premise(F538)
	S725= CtrlA_EX=0                                            Premise(F539)
	S726= [A_EX]=FU(a)                                          A_EX-Hold(S492,S725)
	S727= CtrlA_MEM=0                                           Premise(F540)
	S728= CtrlA_WB=0                                            Premise(F541)
	S729= CtrlB_EX=0                                            Premise(F542)
	S730= [B_EX]=FU(32'b0)                                      B_EX-Hold(S496,S729)
	S731= CtrlB_MEM=0                                           Premise(F543)
	S732= CtrlB_WB=0                                            Premise(F544)
	S733= CtrlICache=0                                          Premise(F545)
	S734= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S500,S733)
	S735= CtrlIMMU=0                                            Premise(F546)
	S736= CtrlConditionReg_MEM=1                                Premise(F547)
	S737= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S604,S736)
	S738= CtrlConditionReg_DMMU1=0                              Premise(F548)
	S739= CtrlConditionReg_DMMU2=0                              Premise(F549)
	S740= CtrlConditionReg_WB=0                                 Premise(F550)
	S741= CtrlIR_DMMU1=0                                        Premise(F551)
	S742= CtrlIR_DMMU2=0                                        Premise(F552)
	S743= CtrlIR_EX=0                                           Premise(F553)
	S744= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S509,S743)
	S745= CtrlIR_ID=0                                           Premise(F554)
	S746= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S511,S745)
	S747= CtrlIR_IMMU=0                                         Premise(F555)
	S748= CtrlIR_MEM=1                                          Premise(F556)
	S749= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Write(S674,S748)
	S750= CtrlIR_WB=0                                           Premise(F557)
	S751= CtrlGPR=0                                             Premise(F558)
	S752= GPR[rS]=a                                             GPR-Hold(S516,S751)
	S753= CtrlIAddrReg=0                                        Premise(F559)
	S754= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S518,S753)
	S755= CtrlIMem=0                                            Premise(F560)
	S756= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S520,S755)
	S757= CtrlICacheReg=0                                       Premise(F561)
	S758= CtrlASIDIn=0                                          Premise(F562)
	S759= CtrlCP0=0                                             Premise(F563)
	S760= CP0[ASID]=pid                                         CP0-Hold(S524,S759)
	S761= CtrlEPCIn=0                                           Premise(F564)
	S762= CtrlExCodeIn=0                                        Premise(F565)
	S763= CtrlIRMux=0                                           Premise(F566)

MEM	S764= PC.CIA=addr                                           PC-Out(S720)
	S765= PC.CIA31_28=addr[31:28]                               PC-Out(S720)
	S766= PC.Out=addr+4                                         PC-Out(S721)
	S767= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S723)
	S768= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S723)
	S769= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S723)
	S770= A_EX.Out=FU(a)                                        A_EX-Out(S726)
	S771= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S726)
	S772= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S726)
	S773= B_EX.Out=FU(32'b0)                                    B_EX-Out(S730)
	S774= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S730)
	S775= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S730)
	S776= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S737)
	S777= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S737)
	S778= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S737)
	S779= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S744)
	S780= IR_EX.Out31_26=1                                      IR_EX-Out(S744)
	S781= IR_EX.Out25_21=rS                                     IR_EX-Out(S744)
	S782= IR_EX.Out20_16=0                                      IR_EX-Out(S744)
	S783= IR_EX.Out15_0=offset                                  IR_EX-Out(S744)
	S784= IR_ID.Out={1,rS,0,offset}                             IR-Out(S746)
	S785= IR_ID.Out31_26=1                                      IR-Out(S746)
	S786= IR_ID.Out25_21=rS                                     IR-Out(S746)
	S787= IR_ID.Out20_16=0                                      IR-Out(S746)
	S788= IR_ID.Out15_0=offset                                  IR-Out(S746)
	S789= IR_MEM.Out={1,rS,0,offset}                            IR_MEM-Out(S749)
	S790= IR_MEM.Out31_26=1                                     IR_MEM-Out(S749)
	S791= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S749)
	S792= IR_MEM.Out20_16=0                                     IR_MEM-Out(S749)
	S793= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S749)
	S794= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S754)
	S795= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S754)
	S796= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S754)
	S797= CP0.ASID=pid                                          CP0-Read-ASID(S760)
	S798= PC.CIA=>ALU.A                                         Premise(F567)
	S799= ALU.A=addr                                            Path(S764,S798)
	S800= SEXT.Out=>ALU.B                                       Premise(F568)
	S801= ALU.Out=>ALUOut_MEM.In                                Premise(F569)
	S802= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F570)
	S803= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S767,S802)
	S804= FU.OutID1=>A_EX.In                                    Premise(F571)
	S805= A_MEM.Out=>A_WB.In                                    Premise(F572)
	S806= FU.OutID2=>B_EX.In                                    Premise(F573)
	S807= B_MEM.Out=>B_WB.In                                    Premise(F574)
	S808= A_EX.Out=>CMPU.A                                      Premise(F575)
	S809= CMPU.A=FU(a)                                          Path(S770,S808)
	S810= B_EX.Out=>CMPU.B                                      Premise(F576)
	S811= CMPU.B=FU(32'b0)                                      Path(S773,S810)
	S812= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F577)
	S813= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F578)
	S814= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F579)
	S815= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F580)
	S816= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F581)
	S817= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F582)
	S818= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F583)
	S819= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F584)
	S820= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F585)
	S821= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F586)
	S822= FU.Bub_ID=>CU_ID.Bub                                  Premise(F587)
	S823= FU.Halt_ID=>CU_ID.Halt                                Premise(F588)
	S824= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F589)
	S825= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F590)
	S826= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F591)
	S827= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F592)
	S828= FU.Bub_IF=>CU_IF.Bub                                  Premise(F593)
	S829= FU.Halt_IF=>CU_IF.Halt                                Premise(F594)
	S830= ICache.Hit=>CU_IF.ICacheHit                           Premise(F595)
	S831= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F596)
	S832= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F597)
	S833= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F598)
	S834= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F599)
	S835= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F600)
	S836= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F601)
	S837= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F602)
	S838= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F603)
	S839= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S776,S838)
	S840= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F604)
	S841= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F605)
	S842= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F606)
	S843= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F607)
	S844= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F608)
	S845= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S776,S844)
	S846= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F609)
	S847= CMPU.lt=>ConditionReg_MEM.In                          Premise(F610)
	S848= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F611)
	S849= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F612)
	S850= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S776,S849)
	S851= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F613)
	S852= ICache.Hit=>FU.ICacheHit                              Premise(F614)
	S853= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F615)
	S854= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F616)
	S855= IR_EX.Out=>FU.IR_EX                                   Premise(F617)
	S856= FU.IR_EX={1,rS,0,offset}                              Path(S779,S855)
	S857= IR_ID.Out=>FU.IR_ID                                   Premise(F618)
	S858= FU.IR_ID={1,rS,0,offset}                              Path(S784,S857)
	S859= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F619)
	S860= IR_MEM.Out=>FU.IR_MEM                                 Premise(F620)
	S861= FU.IR_MEM={1,rS,0,offset}                             Path(S789,S860)
	S862= IR_WB.Out=>FU.IR_WB                                   Premise(F621)
	S863= GPR.Rdata1=>FU.InID1                                  Premise(F622)
	S864= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F623)
	S865= FU.InID1_RReg=rS                                      Path(S786,S864)
	S866= GPR.Rdata2=>FU.InID2                                  Premise(F624)
	S867= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F625)
	S868= FU.InID2_RReg=0                                       Path(S787,S867)
	S869= FU.InMEM_WReg=5'b00000                                Premise(F626)
	S870= IR_ID.Out25_21=>GPR.RReg1                             Premise(F627)
	S871= GPR.RReg1=rS                                          Path(S786,S870)
	S872= GPR.Rdata1=a                                          GPR-Read(S871,S752)
	S873= FU.InID1=a                                            Path(S872,S863)
	S874= FU.OutID1=FU(a)                                       FU-Forward(S873)
	S875= A_EX.In=FU(a)                                         Path(S874,S804)
	S876= IR_ID.Out20_16=>GPR.RReg2                             Premise(F628)
	S877= GPR.RReg2=0                                           Path(S787,S876)
	S878= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S879= FU.InID2=32'b0                                        Path(S878,S866)
	S880= FU.OutID2=FU(32'b0)                                   FU-Forward(S879)
	S881= B_EX.In=FU(32'b0)                                     Path(S880,S806)
	S882= IMMU.Addr=>IAddrReg.In                                Premise(F629)
	S883= PC.Out=>ICache.IEA                                    Premise(F630)
	S884= ICache.IEA=addr+4                                     Path(S766,S883)
	S885= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S884)
	S886= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S885,S830)
	S887= FU.ICacheHit=ICacheHit(addr+4)                        Path(S885,S852)
	S888= PC.Out=>ICache.IEA                                    Premise(F631)
	S889= IMem.MEM8WordOut=>ICache.WData                        Premise(F632)
	S890= ICache.Out=>ICacheReg.In                              Premise(F633)
	S891= PC.Out=>IMMU.IEA                                      Premise(F634)
	S892= IMMU.IEA=addr+4                                       Path(S766,S891)
	S893= CP0.ASID=>IMMU.PID                                    Premise(F635)
	S894= IMMU.PID=pid                                          Path(S797,S893)
	S895= IMMU.Addr={pid,addr+4}                                IMMU-Search(S894,S892)
	S896= IAddrReg.In={pid,addr+4}                              Path(S895,S882)
	S897= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S894,S892)
	S898= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S897,S831)
	S899= IAddrReg.Out=>IMem.RAddr                              Premise(F636)
	S900= IMem.RAddr={pid,addr}                                 Path(S794,S899)
	S901= IMem.Out={1,rS,0,offset}                              IMem-Read(S900,S756)
	S902= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S900,S756)
	S903= ICache.WData=IMemGet8Word({pid,addr})                 Path(S902,S889)
	S904= ICacheReg.Out=>IRMux.CacheData                        Premise(F637)
	S905= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F638)
	S906= IMem.Out=>IRMux.MemData                               Premise(F639)
	S907= IRMux.MemData={1,rS,0,offset}                         Path(S901,S906)
	S908= IRMux.Out={1,rS,0,offset}                             IRMux-Select2(S907)
	S909= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F640)
	S910= IR_MEM.Out=>IR_DMMU1.In                               Premise(F641)
	S911= IR_DMMU1.In={1,rS,0,offset}                           Path(S789,S910)
	S912= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F642)
	S913= IR_ID.Out=>IR_EX.In                                   Premise(F643)
	S914= IR_EX.In={1,rS,0,offset}                              Path(S784,S913)
	S915= ICache.Out=>IR_ID.In                                  Premise(F644)
	S916= IRMux.Out=>IR_ID.In                                   Premise(F645)
	S917= IR_ID.In={1,rS,0,offset}                              Path(S908,S916)
	S918= ICache.Out=>IR_IMMU.In                                Premise(F646)
	S919= IR_EX.Out=>IR_MEM.In                                  Premise(F647)
	S920= IR_MEM.In={1,rS,0,offset}                             Path(S779,S919)
	S921= IR_DMMU2.Out=>IR_WB.In                                Premise(F648)
	S922= IR_MEM.Out=>IR_WB.In                                  Premise(F649)
	S923= IR_WB.In={1,rS,0,offset}                              Path(S789,S922)
	S924= ALUOut_MEM.Out=>PC.In                                 Premise(F650)
	S925= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S767,S924)
	S926= IR_EX.Out15_0=>SEXT.In                                Premise(F651)
	S927= SEXT.In=offset                                        Path(S783,S926)
	S928= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S927)
	S929= ALU.B={14{offset[15]},offset,2{0}}                    Path(S928,S800)
	S930= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F652)
	S931= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F653)
	S932= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F654)
	S933= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F655)
	S934= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F656)
	S935= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F657)
	S936= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F658)
	S937= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F659)
	S938= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F660)
	S939= CU_EX.IRFunc1=0                                       Path(S782,S938)
	S940= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F661)
	S941= CU_EX.IRFunc2=rS                                      Path(S781,S940)
	S942= IR_EX.Out31_26=>CU_EX.Op                              Premise(F662)
	S943= CU_EX.Op=1                                            Path(S780,S942)
	S944= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F663)
	S945= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F664)
	S946= CU_ID.IRFunc1=0                                       Path(S787,S945)
	S947= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F665)
	S948= CU_ID.IRFunc2=rS                                      Path(S786,S947)
	S949= IR_ID.Out31_26=>CU_ID.Op                              Premise(F666)
	S950= CU_ID.Op=1                                            Path(S785,S949)
	S951= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F667)
	S952= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F668)
	S953= CU_MEM.IRFunc1=0                                      Path(S792,S952)
	S954= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F669)
	S955= CU_MEM.IRFunc2=rS                                     Path(S791,S954)
	S956= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F670)
	S957= CU_MEM.Op=1                                           Path(S790,S956)
	S958= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F671)
	S959= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F672)
	S960= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F673)
	S961= IR_WB.Out31_26=>CU_WB.Op                              Premise(F674)
	S962= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F675)
	S963= CtrlPC=1                                              Premise(F676)
	S964= CtrlPCInc=0                                           Premise(F677)
	S965= PC[CIA]=addr                                          PC-Hold(S720,S964)
	S966= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S925,S963,S964)
	S967= CtrlALUOut_MEM=0                                      Premise(F678)
	S968= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S723,S967)
	S969= CtrlALUOut_WB=1                                       Premise(F679)
	S970= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S803,S969)
	S971= CtrlA_EX=0                                            Premise(F680)
	S972= [A_EX]=FU(a)                                          A_EX-Hold(S726,S971)
	S973= CtrlA_MEM=0                                           Premise(F681)
	S974= CtrlA_WB=1                                            Premise(F682)
	S975= CtrlB_EX=0                                            Premise(F683)
	S976= [B_EX]=FU(32'b0)                                      B_EX-Hold(S730,S975)
	S977= CtrlB_MEM=0                                           Premise(F684)
	S978= CtrlB_WB=1                                            Premise(F685)
	S979= CtrlICache=0                                          Premise(F686)
	S980= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S734,S979)
	S981= CtrlIMMU=0                                            Premise(F687)
	S982= CtrlConditionReg_MEM=0                                Premise(F688)
	S983= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S737,S982)
	S984= CtrlConditionReg_DMMU1=1                              Premise(F689)
	S985= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Write(S845,S984)
	S986= CtrlConditionReg_DMMU2=0                              Premise(F690)
	S987= CtrlConditionReg_WB=1                                 Premise(F691)
	S988= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Write(S850,S987)
	S989= CtrlIR_DMMU1=1                                        Premise(F692)
	S990= [IR_DMMU1]={1,rS,0,offset}                            IR_DMMU1-Write(S911,S989)
	S991= CtrlIR_DMMU2=0                                        Premise(F693)
	S992= CtrlIR_EX=0                                           Premise(F694)
	S993= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S744,S992)
	S994= CtrlIR_ID=0                                           Premise(F695)
	S995= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S746,S994)
	S996= CtrlIR_IMMU=0                                         Premise(F696)
	S997= CtrlIR_MEM=0                                          Premise(F697)
	S998= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Hold(S749,S997)
	S999= CtrlIR_WB=1                                           Premise(F698)
	S1000= [IR_WB]={1,rS,0,offset}                              IR_WB-Write(S923,S999)
	S1001= CtrlGPR=0                                            Premise(F699)
	S1002= GPR[rS]=a                                            GPR-Hold(S752,S1001)
	S1003= CtrlIAddrReg=0                                       Premise(F700)
	S1004= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S754,S1003)
	S1005= CtrlIMem=0                                           Premise(F701)
	S1006= IMem[{pid,addr}]={1,rS,0,offset}                     IMem-Hold(S756,S1005)
	S1007= CtrlICacheReg=0                                      Premise(F702)
	S1008= CtrlASIDIn=0                                         Premise(F703)
	S1009= CtrlCP0=0                                            Premise(F704)
	S1010= CP0[ASID]=pid                                        CP0-Hold(S760,S1009)
	S1011= CtrlEPCIn=0                                          Premise(F705)
	S1012= CtrlExCodeIn=0                                       Premise(F706)
	S1013= CtrlIRMux=0                                          Premise(F707)

WB	S1014= PC.CIA=addr                                          PC-Out(S965)
	S1015= PC.CIA31_28=addr[31:28]                              PC-Out(S965)
	S1016= PC.Out=addr+{14{offset[15]},offset,2{0}}             PC-Out(S966)
	S1017= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}     ALUOut_MEM-Out(S968)
	S1018= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S968)
	S1019= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S968)
	S1020= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_WB-Out(S970)
	S1021= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S970)
	S1022= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S970)
	S1023= A_EX.Out=FU(a)                                       A_EX-Out(S972)
	S1024= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S972)
	S1025= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S972)
	S1026= B_EX.Out=FU(32'b0)                                   B_EX-Out(S976)
	S1027= B_EX.Out1_0={FU(32'b0)}[1:0]                         B_EX-Out(S976)
	S1028= B_EX.Out4_0={FU(32'b0)}[4:0]                         B_EX-Out(S976)
	S1029= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))       ConditionReg_MEM-Out(S983)
	S1030= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S983)
	S1031= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S983)
	S1032= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(32'b0))     ConditionReg_DMMU1-Out(S985)
	S1033= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_DMMU1-Out(S985)
	S1034= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_DMMU1-Out(S985)
	S1035= ConditionReg_WB.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_WB-Out(S988)
	S1036= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_WB-Out(S988)
	S1037= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_WB-Out(S988)
	S1038= IR_DMMU1.Out={1,rS,0,offset}                         IR_DMMU1-Out(S990)
	S1039= IR_DMMU1.Out31_26=1                                  IR_DMMU1-Out(S990)
	S1040= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S990)
	S1041= IR_DMMU1.Out20_16=0                                  IR_DMMU1-Out(S990)
	S1042= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S990)
	S1043= IR_EX.Out={1,rS,0,offset}                            IR_EX-Out(S993)
	S1044= IR_EX.Out31_26=1                                     IR_EX-Out(S993)
	S1045= IR_EX.Out25_21=rS                                    IR_EX-Out(S993)
	S1046= IR_EX.Out20_16=0                                     IR_EX-Out(S993)
	S1047= IR_EX.Out15_0=offset                                 IR_EX-Out(S993)
	S1048= IR_ID.Out={1,rS,0,offset}                            IR-Out(S995)
	S1049= IR_ID.Out31_26=1                                     IR-Out(S995)
	S1050= IR_ID.Out25_21=rS                                    IR-Out(S995)
	S1051= IR_ID.Out20_16=0                                     IR-Out(S995)
	S1052= IR_ID.Out15_0=offset                                 IR-Out(S995)
	S1053= IR_MEM.Out={1,rS,0,offset}                           IR_MEM-Out(S998)
	S1054= IR_MEM.Out31_26=1                                    IR_MEM-Out(S998)
	S1055= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S998)
	S1056= IR_MEM.Out20_16=0                                    IR_MEM-Out(S998)
	S1057= IR_MEM.Out15_0=offset                                IR_MEM-Out(S998)
	S1058= IR_WB.Out={1,rS,0,offset}                            IR-Out(S1000)
	S1059= IR_WB.Out31_26=1                                     IR-Out(S1000)
	S1060= IR_WB.Out25_21=rS                                    IR-Out(S1000)
	S1061= IR_WB.Out20_16=0                                     IR-Out(S1000)
	S1062= IR_WB.Out15_0=offset                                 IR-Out(S1000)
	S1063= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1004)
	S1064= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1004)
	S1065= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1004)
	S1066= CP0.ASID=pid                                         CP0-Read-ASID(S1010)
	S1067= PC.CIA=>ALU.A                                        Premise(F990)
	S1068= ALU.A=addr                                           Path(S1014,S1067)
	S1069= SEXT.Out=>ALU.B                                      Premise(F991)
	S1070= ALU.Out=>ALUOut_MEM.In                               Premise(F992)
	S1071= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F993)
	S1072= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}       Path(S1017,S1071)
	S1073= FU.OutID1=>A_EX.In                                   Premise(F994)
	S1074= A_MEM.Out=>A_WB.In                                   Premise(F995)
	S1075= FU.OutID2=>B_EX.In                                   Premise(F996)
	S1076= B_MEM.Out=>B_WB.In                                   Premise(F997)
	S1077= A_EX.Out=>CMPU.A                                     Premise(F998)
	S1078= CMPU.A=FU(a)                                         Path(S1023,S1077)
	S1079= B_EX.Out=>CMPU.B                                     Premise(F999)
	S1080= CMPU.B=FU(32'b0)                                     Path(S1026,S1079)
	S1081= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1000)
	S1082= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1001)
	S1083= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1002)
	S1084= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1003)
	S1085= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1004)
	S1086= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1005)
	S1087= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1006)
	S1088= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1007)
	S1089= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1008)
	S1090= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1009)
	S1091= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1010)
	S1092= FU.Halt_ID=>CU_ID.Halt                               Premise(F1011)
	S1093= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1012)
	S1094= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1013)
	S1095= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1014)
	S1096= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1015)
	S1097= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1016)
	S1098= FU.Halt_IF=>CU_IF.Halt                               Premise(F1017)
	S1099= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1018)
	S1100= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1019)
	S1101= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1020)
	S1102= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1021)
	S1103= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1022)
	S1104= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1023)
	S1105= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1024)
	S1106= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1025)
	S1107= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F1026)
	S1108= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                  Path(S1029,S1107)
	S1109= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1027)
	S1110= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1028)
	S1111= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1029)
	S1112= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1030)
	S1113= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F1031)
	S1114= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))      Path(S1029,S1113)
	S1115= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F1032)
	S1116= ConditionReg_DMMU2.In=CompareS(FU(a),FU(32'b0))      Path(S1032,S1115)
	S1117= CMPU.lt=>ConditionReg_MEM.In                         Premise(F1033)
	S1118= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F1034)
	S1119= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F1035)
	S1120= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))         Path(S1029,S1119)
	S1121= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1036)
	S1122= ICache.Hit=>FU.ICacheHit                             Premise(F1037)
	S1123= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1038)
	S1124= FU.IR_DMMU1={1,rS,0,offset}                          Path(S1038,S1123)
	S1125= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1039)
	S1126= IR_EX.Out=>FU.IR_EX                                  Premise(F1040)
	S1127= FU.IR_EX={1,rS,0,offset}                             Path(S1043,S1126)
	S1128= IR_ID.Out=>FU.IR_ID                                  Premise(F1041)
	S1129= FU.IR_ID={1,rS,0,offset}                             Path(S1048,S1128)
	S1130= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1042)
	S1131= IR_MEM.Out=>FU.IR_MEM                                Premise(F1043)
	S1132= FU.IR_MEM={1,rS,0,offset}                            Path(S1053,S1131)
	S1133= IR_WB.Out=>FU.IR_WB                                  Premise(F1044)
	S1134= FU.IR_WB={1,rS,0,offset}                             Path(S1058,S1133)
	S1135= GPR.Rdata1=>FU.InID1                                 Premise(F1045)
	S1136= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1046)
	S1137= FU.InID1_RReg=rS                                     Path(S1050,S1136)
	S1138= GPR.Rdata2=>FU.InID2                                 Premise(F1047)
	S1139= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1048)
	S1140= FU.InID2_RReg=0                                      Path(S1051,S1139)
	S1141= FU.InWB_WReg=5'b00000                                Premise(F1049)
	S1142= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1050)
	S1143= GPR.RReg1=rS                                         Path(S1050,S1142)
	S1144= GPR.Rdata1=a                                         GPR-Read(S1143,S1002)
	S1145= FU.InID1=a                                           Path(S1144,S1135)
	S1146= FU.OutID1=FU(a)                                      FU-Forward(S1145)
	S1147= A_EX.In=FU(a)                                        Path(S1146,S1073)
	S1148= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1051)
	S1149= GPR.RReg2=0                                          Path(S1051,S1148)
	S1150= GPR.Rdata2=32'b0                                     GPR-ReadGPR0()
	S1151= FU.InID2=32'b0                                       Path(S1150,S1138)
	S1152= FU.OutID2=FU(32'b0)                                  FU-Forward(S1151)
	S1153= B_EX.In=FU(32'b0)                                    Path(S1152,S1075)
	S1154= IMMU.Addr=>IAddrReg.In                               Premise(F1052)
	S1155= PC.Out=>ICache.IEA                                   Premise(F1053)
	S1156= ICache.IEA=addr+{14{offset[15]},offset,2{0}}         Path(S1016,S1155)
	S1157= ICache.Hit=ICacheHit(addr+{14{offset[15]},offset,2{0}})ICache-Search(S1156)
	S1158= CU_IF.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1157,S1099)
	S1159= FU.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1157,S1122)
	S1160= PC.Out=>ICache.IEA                                   Premise(F1054)
	S1161= IMem.MEM8WordOut=>ICache.WData                       Premise(F1055)
	S1162= ICache.Out=>ICacheReg.In                             Premise(F1056)
	S1163= PC.Out=>IMMU.IEA                                     Premise(F1057)
	S1164= IMMU.IEA=addr+{14{offset[15]},offset,2{0}}           Path(S1016,S1163)
	S1165= CP0.ASID=>IMMU.PID                                   Premise(F1058)
	S1166= IMMU.PID=pid                                         Path(S1066,S1165)
	S1167= IMMU.Addr={pid,addr+{14{offset[15]},offset,2{0}}}    IMMU-Search(S1166,S1164)
	S1168= IAddrReg.In={pid,addr+{14{offset[15]},offset,2{0}}}  Path(S1167,S1154)
	S1169= IMMU.Hit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})IMMU-Search(S1166,S1164)
	S1170= CU_IF.IMMUHit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})Path(S1169,S1100)
	S1171= IAddrReg.Out=>IMem.RAddr                             Premise(F1059)
	S1172= IMem.RAddr={pid,addr}                                Path(S1063,S1171)
	S1173= IMem.Out={1,rS,0,offset}                             IMem-Read(S1172,S1006)
	S1174= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1172,S1006)
	S1175= ICache.WData=IMemGet8Word({pid,addr})                Path(S1174,S1161)
	S1176= ICacheReg.Out=>IRMux.CacheData                       Premise(F1060)
	S1177= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1061)
	S1178= IMem.Out=>IRMux.MemData                              Premise(F1062)
	S1179= IRMux.MemData={1,rS,0,offset}                        Path(S1173,S1178)
	S1180= IRMux.Out={1,rS,0,offset}                            IRMux-Select2(S1179)
	S1181= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1063)
	S1182= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1064)
	S1183= IR_DMMU1.In={1,rS,0,offset}                          Path(S1053,S1182)
	S1184= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1065)
	S1185= IR_DMMU2.In={1,rS,0,offset}                          Path(S1038,S1184)
	S1186= IR_ID.Out=>IR_EX.In                                  Premise(F1066)
	S1187= IR_EX.In={1,rS,0,offset}                             Path(S1048,S1186)
	S1188= ICache.Out=>IR_ID.In                                 Premise(F1067)
	S1189= IRMux.Out=>IR_ID.In                                  Premise(F1068)
	S1190= IR_ID.In={1,rS,0,offset}                             Path(S1180,S1189)
	S1191= ICache.Out=>IR_IMMU.In                               Premise(F1069)
	S1192= IR_EX.Out=>IR_MEM.In                                 Premise(F1070)
	S1193= IR_MEM.In={1,rS,0,offset}                            Path(S1043,S1192)
	S1194= IR_DMMU2.Out=>IR_WB.In                               Premise(F1071)
	S1195= IR_MEM.Out=>IR_WB.In                                 Premise(F1072)
	S1196= IR_WB.In={1,rS,0,offset}                             Path(S1053,S1195)
	S1197= ALUOut_MEM.Out=>PC.In                                Premise(F1073)
	S1198= PC.In=addr+{14{offset[15]},offset,2{0}}              Path(S1017,S1197)
	S1199= IR_EX.Out15_0=>SEXT.In                               Premise(F1074)
	S1200= SEXT.In=offset                                       Path(S1047,S1199)
	S1201= SEXT.Out={14{offset[15]},offset,2{0}}                SEXT(S1200)
	S1202= ALU.B={14{offset[15]},offset,2{0}}                   Path(S1201,S1069)
	S1203= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1075)
	S1204= CU_DMMU1.IRFunc1=0                                   Path(S1041,S1203)
	S1205= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1076)
	S1206= CU_DMMU1.IRFunc2=rS                                  Path(S1040,S1205)
	S1207= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1077)
	S1208= CU_DMMU1.Op=1                                        Path(S1039,S1207)
	S1209= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1078)
	S1210= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1079)
	S1211= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1080)
	S1212= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1081)
	S1213= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1082)
	S1214= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1083)
	S1215= CU_EX.IRFunc1=0                                      Path(S1046,S1214)
	S1216= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1084)
	S1217= CU_EX.IRFunc2=rS                                     Path(S1045,S1216)
	S1218= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1085)
	S1219= CU_EX.Op=1                                           Path(S1044,S1218)
	S1220= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1086)
	S1221= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1087)
	S1222= CU_ID.IRFunc1=0                                      Path(S1051,S1221)
	S1223= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1088)
	S1224= CU_ID.IRFunc2=rS                                     Path(S1050,S1223)
	S1225= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1089)
	S1226= CU_ID.Op=1                                           Path(S1049,S1225)
	S1227= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1090)
	S1228= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1091)
	S1229= CU_MEM.IRFunc1=0                                     Path(S1056,S1228)
	S1230= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1092)
	S1231= CU_MEM.IRFunc2=rS                                    Path(S1055,S1230)
	S1232= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1093)
	S1233= CU_MEM.Op=1                                          Path(S1054,S1232)
	S1234= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1094)
	S1235= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1095)
	S1236= CU_WB.IRFunc1=0                                      Path(S1061,S1235)
	S1237= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1096)
	S1238= CU_WB.IRFunc2=rS                                     Path(S1060,S1237)
	S1239= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1097)
	S1240= CU_WB.Op=1                                           Path(S1059,S1239)
	S1241= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1098)
	S1242= CtrlPC=0                                             Premise(F1099)
	S1243= CtrlPCInc=0                                          Premise(F1100)
	S1244= PC[CIA]=addr                                         PC-Hold(S965,S1243)
	S1245= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S966,S1242,S1243)
	S1246= CtrlALUOut_MEM=0                                     Premise(F1101)
	S1247= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S968,S1246)
	S1248= CtrlALUOut_WB=0                                      Premise(F1102)
	S1249= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S970,S1248)
	S1250= CtrlA_EX=0                                           Premise(F1103)
	S1251= [A_EX]=FU(a)                                         A_EX-Hold(S972,S1250)
	S1252= CtrlA_MEM=0                                          Premise(F1104)
	S1253= CtrlA_WB=0                                           Premise(F1105)
	S1254= CtrlB_EX=0                                           Premise(F1106)
	S1255= [B_EX]=FU(32'b0)                                     B_EX-Hold(S976,S1254)
	S1256= CtrlB_MEM=0                                          Premise(F1107)
	S1257= CtrlB_WB=0                                           Premise(F1108)
	S1258= CtrlICache=0                                         Premise(F1109)
	S1259= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S980,S1258)
	S1260= CtrlIMMU=0                                           Premise(F1110)
	S1261= CtrlConditionReg_MEM=0                               Premise(F1111)
	S1262= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S983,S1261)
	S1263= CtrlConditionReg_DMMU1=0                             Premise(F1112)
	S1264= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Hold(S985,S1263)
	S1265= CtrlConditionReg_DMMU2=0                             Premise(F1113)
	S1266= CtrlConditionReg_WB=0                                Premise(F1114)
	S1267= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Hold(S988,S1266)
	S1268= CtrlIR_DMMU1=0                                       Premise(F1115)
	S1269= [IR_DMMU1]={1,rS,0,offset}                           IR_DMMU1-Hold(S990,S1268)
	S1270= CtrlIR_DMMU2=0                                       Premise(F1116)
	S1271= CtrlIR_EX=0                                          Premise(F1117)
	S1272= [IR_EX]={1,rS,0,offset}                              IR_EX-Hold(S993,S1271)
	S1273= CtrlIR_ID=0                                          Premise(F1118)
	S1274= [IR_ID]={1,rS,0,offset}                              IR_ID-Hold(S995,S1273)
	S1275= CtrlIR_IMMU=0                                        Premise(F1119)
	S1276= CtrlIR_MEM=0                                         Premise(F1120)
	S1277= [IR_MEM]={1,rS,0,offset}                             IR_MEM-Hold(S998,S1276)
	S1278= CtrlIR_WB=0                                          Premise(F1121)
	S1279= [IR_WB]={1,rS,0,offset}                              IR_WB-Hold(S1000,S1278)
	S1280= CtrlGPR=0                                            Premise(F1122)
	S1281= GPR[rS]=a                                            GPR-Hold(S1002,S1280)
	S1282= CtrlIAddrReg=0                                       Premise(F1123)
	S1283= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1004,S1282)
	S1284= CtrlIMem=0                                           Premise(F1124)
	S1285= IMem[{pid,addr}]={1,rS,0,offset}                     IMem-Hold(S1006,S1284)
	S1286= CtrlICacheReg=0                                      Premise(F1125)
	S1287= CtrlASIDIn=0                                         Premise(F1126)
	S1288= CtrlCP0=0                                            Premise(F1127)
	S1289= CP0[ASID]=pid                                        CP0-Hold(S1010,S1288)
	S1290= CtrlEPCIn=0                                          Premise(F1128)
	S1291= CtrlExCodeIn=0                                       Premise(F1129)
	S1292= CtrlIRMux=0                                          Premise(F1130)

POST	S1244= PC[CIA]=addr                                         PC-Hold(S965,S1243)
	S1245= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S966,S1242,S1243)
	S1247= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S968,S1246)
	S1249= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S970,S1248)
	S1251= [A_EX]=FU(a)                                         A_EX-Hold(S972,S1250)
	S1255= [B_EX]=FU(32'b0)                                     B_EX-Hold(S976,S1254)
	S1259= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S980,S1258)
	S1262= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S983,S1261)
	S1264= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Hold(S985,S1263)
	S1267= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Hold(S988,S1266)
	S1269= [IR_DMMU1]={1,rS,0,offset}                           IR_DMMU1-Hold(S990,S1268)
	S1272= [IR_EX]={1,rS,0,offset}                              IR_EX-Hold(S993,S1271)
	S1274= [IR_ID]={1,rS,0,offset}                              IR_ID-Hold(S995,S1273)
	S1277= [IR_MEM]={1,rS,0,offset}                             IR_MEM-Hold(S998,S1276)
	S1279= [IR_WB]={1,rS,0,offset}                              IR_WB-Hold(S1000,S1278)
	S1281= GPR[rS]=a                                            GPR-Hold(S1002,S1280)
	S1283= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1004,S1282)
	S1285= IMem[{pid,addr}]={1,rS,0,offset}                     IMem-Hold(S1006,S1284)
	S1289= CP0[ASID]=pid                                        CP0-Hold(S1010,S1288)

