#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Important\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Important\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Important\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Important\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Important\iverilog\lib\ivl\va_math.vpi";
S_00000209324c0c20 .scope module, "ripple_adder_tb" "ripple_adder_tb" 2 1;
 .timescale 0 0;
v000002093251f300_0 .var "Cin", 0 0;
v000002093251e540_0 .var "a", 3 0;
v000002093251f940_0 .var "b", 3 0;
v000002093251fb20_0 .net "carry", 0 0, L_00000209325232f0;  1 drivers
v000002093251fc60_0 .net "result", 3 0, L_00000209325237f0;  1 drivers
S_00000209324c2050 .scope module, "DUT" "ripple_adder" 2 7, 3 16 0, S_00000209324c0c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carry";
    .port_info 1 /OUTPUT 4 "result";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "Cin";
v000002093251fbc0_0 .net "Cin", 0 0, v000002093251f300_0;  1 drivers
v000002093251f800_0 .net "a", 3 0, v000002093251e540_0;  1 drivers
v000002093251f6c0_0 .net "b", 3 0, v000002093251f940_0;  1 drivers
v000002093251f760_0 .net "carry", 0 0, L_00000209325232f0;  alias, 1 drivers
v000002093251e360_0 .net "result", 3 0, L_00000209325237f0;  alias, 1 drivers
v000002093251e2c0_0 .net "w", 3 0, L_0000020932524830;  1 drivers
L_000002093251ee00 .part v000002093251e540_0, 0, 1;
L_000002093251fd00 .part v000002093251f940_0, 0, 1;
L_000002093251e900 .part v000002093251e540_0, 1, 1;
L_000002093251eb80 .part v000002093251f940_0, 1, 1;
L_000002093251fda0 .part L_0000020932524830, 0, 1;
L_000002093251ec20 .part v000002093251e540_0, 2, 1;
L_0000020932524290 .part v000002093251f940_0, 2, 1;
L_00000209325246f0 .part L_0000020932524830, 1, 1;
L_0000020932524830 .concat8 [ 1 1 1 1], L_0000020932520470, L_0000020932520390, L_0000020932520f60, L_0000020932520b00;
L_00000209325237f0 .concat8 [ 1 1 1 1], L_0000020932520fd0, L_0000020932520240, L_00000209325202b0, L_0000020932520630;
L_0000020932524790 .part v000002093251e540_0, 3, 1;
L_0000020932524fb0 .part v000002093251f940_0, 3, 1;
L_00000209325240b0 .part L_0000020932524830, 2, 1;
L_00000209325232f0 .part L_0000020932524830, 3, 1;
S_00000209324c21e0 .scope module, "f0" "full_adder" 3 24, 3 3 0, S_00000209324c2050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "Cin";
L_0000020932520e80 .functor XOR 1, L_000002093251ee00, L_000002093251fd00, C4<0>, C4<0>;
L_0000020932520fd0 .functor XOR 1, L_0000020932520e80, v000002093251f300_0, C4<0>, C4<0>;
L_0000020932520da0 .functor AND 1, L_000002093251ee00, L_000002093251fd00, C4<1>, C4<1>;
L_00000209325201d0 .functor AND 1, L_000002093251fd00, v000002093251f300_0, C4<1>, C4<1>;
L_00000209325208d0 .functor AND 1, v000002093251f300_0, L_000002093251ee00, C4<1>, C4<1>;
L_0000020932520470 .functor OR 1, L_0000020932520da0, L_00000209325201d0, L_00000209325208d0, C4<0>;
v00000209324bd390_0 .net "Cin", 0 0, v000002093251f300_0;  alias, 1 drivers
v00000209324bd750_0 .net "a", 0 0, L_000002093251ee00;  1 drivers
v00000209324bd7f0_0 .net "b", 0 0, L_000002093251fd00;  1 drivers
v000002093251ecc0_0 .net "cout", 0 0, L_0000020932520470;  1 drivers
v000002093251f3a0_0 .net "sum", 0 0, L_0000020932520fd0;  1 drivers
v000002093251e9a0_0 .net "w1", 0 0, L_0000020932520e80;  1 drivers
v000002093251f9e0_0 .net "w2", 0 0, L_0000020932520da0;  1 drivers
v000002093251f8a0_0 .net "w3", 0 0, L_00000209325201d0;  1 drivers
v000002093251e0e0_0 .net "w4", 0 0, L_00000209325208d0;  1 drivers
S_000002093260ce70 .scope module, "f1" "full_adder" 3 25, 3 3 0, S_00000209324c2050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "Cin";
L_00000209325209b0 .functor XOR 1, L_000002093251e900, L_000002093251eb80, C4<0>, C4<0>;
L_0000020932520240 .functor XOR 1, L_00000209325209b0, L_000002093251fda0, C4<0>, C4<0>;
L_0000020932520160 .functor AND 1, L_000002093251e900, L_000002093251eb80, C4<1>, C4<1>;
L_0000020932520940 .functor AND 1, L_000002093251eb80, L_000002093251fda0, C4<1>, C4<1>;
L_0000020932520ef0 .functor AND 1, L_000002093251fda0, L_000002093251e900, C4<1>, C4<1>;
L_0000020932520390 .functor OR 1, L_0000020932520160, L_0000020932520940, L_0000020932520ef0, C4<0>;
v000002093251fa80_0 .net "Cin", 0 0, L_000002093251fda0;  1 drivers
v000002093251f4e0_0 .net "a", 0 0, L_000002093251e900;  1 drivers
v000002093251efe0_0 .net "b", 0 0, L_000002093251eb80;  1 drivers
v000002093251f580_0 .net "cout", 0 0, L_0000020932520390;  1 drivers
v000002093251e400_0 .net "sum", 0 0, L_0000020932520240;  1 drivers
v000002093251e7c0_0 .net "w1", 0 0, L_00000209325209b0;  1 drivers
v000002093251eea0_0 .net "w2", 0 0, L_0000020932520160;  1 drivers
v000002093251ff80_0 .net "w3", 0 0, L_0000020932520940;  1 drivers
v000002093251e680_0 .net "w4", 0 0, L_0000020932520ef0;  1 drivers
S_000002093260d000 .scope module, "f2" "full_adder" 3 26, 3 3 0, S_00000209324c2050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "Cin";
L_00000209325200f0 .functor XOR 1, L_000002093251ec20, L_0000020932524290, C4<0>, C4<0>;
L_00000209325202b0 .functor XOR 1, L_00000209325200f0, L_00000209325246f0, C4<0>, C4<0>;
L_0000020932520a20 .functor AND 1, L_000002093251ec20, L_0000020932524290, C4<1>, C4<1>;
L_0000020932520be0 .functor AND 1, L_0000020932524290, L_00000209325246f0, C4<1>, C4<1>;
L_00000209325205c0 .functor AND 1, L_00000209325246f0, L_000002093251ec20, C4<1>, C4<1>;
L_0000020932520f60 .functor OR 1, L_0000020932520a20, L_0000020932520be0, L_00000209325205c0, C4<0>;
v000002093251fee0_0 .net "Cin", 0 0, L_00000209325246f0;  1 drivers
v000002093251f620_0 .net "a", 0 0, L_000002093251ec20;  1 drivers
v000002093251e220_0 .net "b", 0 0, L_0000020932524290;  1 drivers
v000002093251fe40_0 .net "cout", 0 0, L_0000020932520f60;  1 drivers
v000002093251e4a0_0 .net "sum", 0 0, L_00000209325202b0;  1 drivers
v000002093251e720_0 .net "w1", 0 0, L_00000209325200f0;  1 drivers
v000002093251f440_0 .net "w2", 0 0, L_0000020932520a20;  1 drivers
v000002093251f080_0 .net "w3", 0 0, L_0000020932520be0;  1 drivers
v000002093251f120_0 .net "w4", 0 0, L_00000209325205c0;  1 drivers
S_0000020932492ce0 .scope module, "f3" "full_adder" 3 27, 3 3 0, S_00000209324c2050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "Cin";
L_0000020932520cc0 .functor XOR 1, L_0000020932524790, L_0000020932524fb0, C4<0>, C4<0>;
L_0000020932520630 .functor XOR 1, L_0000020932520cc0, L_00000209325240b0, C4<0>, C4<0>;
L_0000020932520860 .functor AND 1, L_0000020932524790, L_0000020932524fb0, C4<1>, C4<1>;
L_0000020932520780 .functor AND 1, L_0000020932524fb0, L_00000209325240b0, C4<1>, C4<1>;
L_0000020932520a90 .functor AND 1, L_00000209325240b0, L_0000020932524790, C4<1>, C4<1>;
L_0000020932520b00 .functor OR 1, L_0000020932520860, L_0000020932520780, L_0000020932520a90, C4<0>;
v000002093251e860_0 .net "Cin", 0 0, L_00000209325240b0;  1 drivers
v000002093251ea40_0 .net "a", 0 0, L_0000020932524790;  1 drivers
v000002093251ed60_0 .net "b", 0 0, L_0000020932524fb0;  1 drivers
v000002093251ef40_0 .net "cout", 0 0, L_0000020932520b00;  1 drivers
v000002093251f1c0_0 .net "sum", 0 0, L_0000020932520630;  1 drivers
v000002093251eae0_0 .net "w1", 0 0, L_0000020932520cc0;  1 drivers
v000002093251e180_0 .net "w2", 0 0, L_0000020932520860;  1 drivers
v000002093251e5e0_0 .net "w3", 0 0, L_0000020932520780;  1 drivers
v000002093251f260_0 .net "w4", 0 0, L_0000020932520a90;  1 drivers
    .scope S_00000209324c0c20;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "ripple-adder.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000209324c0c20 {0 0 0};
    %vpi_call 2 12 "$monitor", "Time=%0t : %d + %d + %b = %b %d", $time, v000002093251e540_0, v000002093251f940_0, v000002093251f300_0, v000002093251fb20_0, v000002093251fc60_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002093251e540_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002093251f940_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002093251f300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002093251e540_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002093251f940_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002093251f300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002093251e540_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002093251f940_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002093251f300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002093251e540_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002093251f940_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002093251f300_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ripple-adder-tb.v";
    "ripple_adder.v";
