
STM32_Mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cc4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08009e58  08009e58  00019e58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2a4  0800a2a4  000205dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2a4  0800a2a4  0001a2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2ac  0800a2ac  000205dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2ac  0800a2ac  0001a2ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2b0  0800a2b0  0001a2b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005dc  20000000  0800a2b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000205dc  2**0
                  CONTENTS
 10 .bss          00000284  200005dc  200005dc  000205dc  2**2
                  ALLOC
 11 ._user_heap_stack 00003000  20000860  20000860  000205dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000205dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d7bd  00000000  00000000  0002060c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002836  00000000  00000000  0002ddc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab8  00000000  00000000  00030600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000980  00000000  00000000  000310b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002257c  00000000  00000000  00031a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ff90  00000000  00000000  00053fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c69a7  00000000  00000000  00063f44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000cf  00000000  00000000  0012a8eb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b6c  00000000  00000000  0012a9bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200005dc 	.word	0x200005dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e3c 	.word	0x08009e3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200005e0 	.word	0x200005e0
 80001cc:	08009e3c 	.word	0x08009e3c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <MX_CRC_Init+0x20>)
 8000eb2:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <MX_CRC_Init+0x24>)
 8000eb4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <MX_CRC_Init+0x20>)
 8000eb8:	f000 fe11 	bl	8001ade <HAL_CRC_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000ec2:	f000 fa6d 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200005fc 	.word	0x200005fc
 8000ed0:	40023000 	.word	0x40023000

08000ed4 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a0b      	ldr	r2, [pc, #44]	; (8000f10 <HAL_CRC_MspInit+0x3c>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d10d      	bne.n	8000f02 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
 8000eea:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_CRC_MspInit+0x40>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	4a09      	ldr	r2, [pc, #36]	; (8000f14 <HAL_CRC_MspInit+0x40>)
 8000ef0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <HAL_CRC_MspInit+0x40>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40023000 	.word	0x40023000
 8000f14:	40023800 	.word	0x40023800

08000f18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <MX_DMA_Init+0x3c>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	4a0b      	ldr	r2, [pc, #44]	; (8000f54 <MX_DMA_Init+0x3c>)
 8000f28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <MX_DMA_Init+0x3c>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	200e      	movs	r0, #14
 8000f40:	f000 fd97 	bl	8001a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000f44:	200e      	movs	r0, #14
 8000f46:	f000 fdb0 	bl	8001aaa <HAL_NVIC_EnableIRQ>

}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40023800 	.word	0x40023800

08000f58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f68:	f043 0304 	orr.w	r3, r3, #4
 8000f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	f003 0304 	and.w	r3, r3, #4
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a16      	ldr	r2, [pc, #88]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a0f      	ldr	r2, [pc, #60]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	4a08      	ldr	r2, [pc, #32]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc2:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <MX_GPIO_Init+0x84>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	603b      	str	r3, [r7, #0]
 8000fcc:	683b      	ldr	r3, [r7, #0]

}
 8000fce:	bf00      	nop
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	40023800 	.word	0x40023800

08000fe0 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000fe4:	4b13      	ldr	r3, [pc, #76]	; (8001034 <MX_I2S2_Init+0x54>)
 8000fe6:	4a14      	ldr	r2, [pc, #80]	; (8001038 <MX_I2S2_Init+0x58>)
 8000fe8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000fea:	4b12      	ldr	r3, [pc, #72]	; (8001034 <MX_I2S2_Init+0x54>)
 8000fec:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000ff0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <MX_I2S2_Init+0x54>)
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000ff8:	4b0e      	ldr	r3, [pc, #56]	; (8001034 <MX_I2S2_Init+0x54>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <MX_I2S2_Init+0x54>)
 8001000:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001004:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <MX_I2S2_Init+0x54>)
 8001008:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800100c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <MX_I2S2_Init+0x54>)
 8001010:	2200      	movs	r2, #0
 8001012:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <MX_I2S2_Init+0x54>)
 8001016:	2200      	movs	r2, #0
 8001018:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <MX_I2S2_Init+0x54>)
 800101c:	2200      	movs	r2, #0
 800101e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <MX_I2S2_Init+0x54>)
 8001022:	f001 fb17 	bl	8002654 <HAL_I2S_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 800102c:	f000 f9b8 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000604 	.word	0x20000604
 8001038:	40003800 	.word	0x40003800

0800103c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08e      	sub	sp, #56	; 0x38
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI2)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a55      	ldr	r2, [pc, #340]	; (80011bc <HAL_I2S_MspInit+0x180>)
 8001068:	4293      	cmp	r3, r2
 800106a:	f040 80a3 	bne.w	80011b4 <HAL_I2S_MspInit+0x178>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800106e:	2301      	movs	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001072:	23c0      	movs	r3, #192	; 0xc0
 8001074:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001076:	2302      	movs	r3, #2
 8001078:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4618      	mov	r0, r3
 8001080:	f002 fd28 	bl	8003ad4 <HAL_RCCEx_PeriphCLKConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800108a:	f000 f989 	bl	80013a0 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	613b      	str	r3, [r7, #16]
 8001092:	4b4b      	ldr	r3, [pc, #300]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	4a4a      	ldr	r2, [pc, #296]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 8001098:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800109c:	6413      	str	r3, [r2, #64]	; 0x40
 800109e:	4b48      	ldr	r3, [pc, #288]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	4b44      	ldr	r3, [pc, #272]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a43      	ldr	r2, [pc, #268]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010b4:	f043 0304 	orr.w	r3, r3, #4
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b41      	ldr	r3, [pc, #260]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0304 	and.w	r3, r3, #4
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010d0:	f043 0302 	orr.w	r3, r3, #2
 80010d4:	6313      	str	r3, [r2, #48]	; 0x30
 80010d6:	4b3a      	ldr	r3, [pc, #232]	; (80011c0 <HAL_I2S_MspInit+0x184>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	f003 0302 	and.w	r3, r3, #2
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010e2:	2308      	movs	r3, #8
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ee:	2303      	movs	r3, #3
 80010f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010f2:	2305      	movs	r3, #5
 80010f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fa:	4619      	mov	r1, r3
 80010fc:	4831      	ldr	r0, [pc, #196]	; (80011c4 <HAL_I2S_MspInit+0x188>)
 80010fe:	f001 f90d 	bl	800231c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001102:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001114:	2305      	movs	r3, #5
 8001116:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800111c:	4619      	mov	r1, r3
 800111e:	482a      	ldr	r0, [pc, #168]	; (80011c8 <HAL_I2S_MspInit+0x18c>)
 8001120:	f001 f8fc 	bl	800231c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001124:	2340      	movs	r3, #64	; 0x40
 8001126:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001128:	2302      	movs	r3, #2
 800112a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001134:	2305      	movs	r3, #5
 8001136:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001138:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800113c:	4619      	mov	r1, r3
 800113e:	4821      	ldr	r0, [pc, #132]	; (80011c4 <HAL_I2S_MspInit+0x188>)
 8001140:	f001 f8ec 	bl	800231c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001144:	4b21      	ldr	r3, [pc, #132]	; (80011cc <HAL_I2S_MspInit+0x190>)
 8001146:	4a22      	ldr	r2, [pc, #136]	; (80011d0 <HAL_I2S_MspInit+0x194>)
 8001148:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800114a:	4b20      	ldr	r3, [pc, #128]	; (80011cc <HAL_I2S_MspInit+0x190>)
 800114c:	2200      	movs	r2, #0
 800114e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001150:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <HAL_I2S_MspInit+0x190>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001156:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <HAL_I2S_MspInit+0x190>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800115c:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <HAL_I2S_MspInit+0x190>)
 800115e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001162:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001164:	4b19      	ldr	r3, [pc, #100]	; (80011cc <HAL_I2S_MspInit+0x190>)
 8001166:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800116a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800116c:	4b17      	ldr	r3, [pc, #92]	; (80011cc <HAL_I2S_MspInit+0x190>)
 800116e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001172:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001174:	4b15      	ldr	r3, [pc, #84]	; (80011cc <HAL_I2S_MspInit+0x190>)
 8001176:	f44f 7280 	mov.w	r2, #256	; 0x100
 800117a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <HAL_I2S_MspInit+0x190>)
 800117e:	2200      	movs	r2, #0
 8001180:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001182:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_I2S_MspInit+0x190>)
 8001184:	2200      	movs	r2, #0
 8001186:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001188:	4810      	ldr	r0, [pc, #64]	; (80011cc <HAL_I2S_MspInit+0x190>)
 800118a:	f000 fcc5 	bl	8001b18 <HAL_DMA_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_I2S_MspInit+0x15c>
    {
      Error_Handler();
 8001194:	f000 f904 	bl	80013a0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a0c      	ldr	r2, [pc, #48]	; (80011cc <HAL_I2S_MspInit+0x190>)
 800119c:	63da      	str	r2, [r3, #60]	; 0x3c
 800119e:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <HAL_I2S_MspInit+0x190>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	2024      	movs	r0, #36	; 0x24
 80011aa:	f000 fc62 	bl	8001a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80011ae:	2024      	movs	r0, #36	; 0x24
 80011b0:	f000 fc7b 	bl	8001aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	3738      	adds	r7, #56	; 0x38
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40003800 	.word	0x40003800
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020800 	.word	0x40020800
 80011c8:	40020400 	.word	0x40020400
 80011cc:	2000064c 	.word	0x2000064c
 80011d0:	40026058 	.word	0x40026058

080011d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011da:	f000 fafd 	bl	80017d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011de:	f000 f833 	bl	8001248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e2:	f7ff feb9 	bl	8000f58 <MX_GPIO_Init>
  MX_DMA_Init();
 80011e6:	f7ff fe97 	bl	8000f18 <MX_DMA_Init>
  MX_I2S2_Init();
 80011ea:	f7ff fef9 	bl	8000fe0 <MX_I2S2_Init>
  MX_USART2_UART_Init();
 80011ee:	f000 fa13 	bl	8001618 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80011f2:	f7ff fe5b 	bl	8000eac <MX_CRC_Init>
  MX_PDM2PCM_Init();
 80011f6:	f000 fa89 	bl	800170c <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_Transmit(&huart2, (uint8_t *)"I2S Data Demo..\r\n", 18, 0xFFFF);

  HAL_I2S_Receive_DMA(&hi2s2, &rxBuff[0], 64);
 80011fa:	2240      	movs	r2, #64	; 0x40
 80011fc:	490e      	ldr	r1, [pc, #56]	; (8001238 <main+0x64>)
 80011fe:	480f      	ldr	r0, [pc, #60]	; (800123c <main+0x68>)
 8001200:	f001 fb68 	bl	80028d4 <HAL_I2S_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

     if (rxState == 2) {
 8001204:	4b0e      	ldr	r3, [pc, #56]	; (8001240 <main+0x6c>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d1fa      	bne.n	8001204 <main+0x30>
//			fifoWrite(midBuff[i]);
//		 }
//    	 if (fifo_w_ptr - fifo_r_ptr > 128) {
//			fifo_read_enable = 1;
//		 }
    	 for(int j = 0; j < 128; j++){
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	e00a      	b.n	800122a <main+0x56>
    		 printf("%d\n", rxBuff[j]);
 8001214:	4a08      	ldr	r2, [pc, #32]	; (8001238 <main+0x64>)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800121c:	4619      	mov	r1, r3
 800121e:	4809      	ldr	r0, [pc, #36]	; (8001244 <main+0x70>)
 8001220:	f006 f952 	bl	80074c8 <iprintf>
    	 for(int j = 0; j < 128; j++){
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b7f      	cmp	r3, #127	; 0x7f
 800122e:	ddf1      	ble.n	8001214 <main+0x40>
    	 }
    	 rxState = 0;
 8001230:	4b03      	ldr	r3, [pc, #12]	; (8001240 <main+0x6c>)
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]
     if (rxState == 2) {
 8001236:	e7e5      	b.n	8001204 <main+0x30>
 8001238:	200006ac 	.word	0x200006ac
 800123c:	20000604 	.word	0x20000604
 8001240:	200007ad 	.word	0x200007ad
 8001244:	08009e58 	.word	0x08009e58

08001248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b094      	sub	sp, #80	; 0x50
 800124c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124e:	f107 0320 	add.w	r3, r7, #32
 8001252:	2230      	movs	r2, #48	; 0x30
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f005 fcc4 	bl	8006be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125c:	f107 030c 	add.w	r3, r7, #12
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800126c:	2300      	movs	r3, #0
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	4b28      	ldr	r3, [pc, #160]	; (8001314 <SystemClock_Config+0xcc>)
 8001272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001274:	4a27      	ldr	r2, [pc, #156]	; (8001314 <SystemClock_Config+0xcc>)
 8001276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800127a:	6413      	str	r3, [r2, #64]	; 0x40
 800127c:	4b25      	ldr	r3, [pc, #148]	; (8001314 <SystemClock_Config+0xcc>)
 800127e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001288:	2300      	movs	r3, #0
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	4b22      	ldr	r3, [pc, #136]	; (8001318 <SystemClock_Config+0xd0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a21      	ldr	r2, [pc, #132]	; (8001318 <SystemClock_Config+0xd0>)
 8001292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	4b1f      	ldr	r3, [pc, #124]	; (8001318 <SystemClock_Config+0xd0>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012a4:	2301      	movs	r3, #1
 80012a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012a8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ae:	2302      	movs	r3, #2
 80012b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012b8:	2308      	movs	r3, #8
 80012ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012bc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012c2:	2302      	movs	r3, #2
 80012c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012c6:	2307      	movs	r3, #7
 80012c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ca:	f107 0320 	add.w	r3, r7, #32
 80012ce:	4618      	mov	r0, r3
 80012d0:	f001 ff68 	bl	80031a4 <HAL_RCC_OscConfig>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0x96>
  {
    Error_Handler();
 80012da:	f000 f861 	bl	80013a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012de:	230f      	movs	r3, #15
 80012e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e2:	2302      	movs	r3, #2
 80012e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012f6:	f107 030c 	add.w	r3, r7, #12
 80012fa:	2105      	movs	r1, #5
 80012fc:	4618      	mov	r0, r3
 80012fe:	f002 f9c9 	bl	8003694 <HAL_RCC_ClockConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001308:	f000 f84a 	bl	80013a0 <Error_Handler>
  }
}
 800130c:	bf00      	nop
 800130e:	3750      	adds	r7, #80	; 0x50
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40023800 	.word	0x40023800
 8001318:	40007000 	.word	0x40007000

0800131c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001324:	1d39      	adds	r1, r7, #4
 8001326:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800132a:	2201      	movs	r2, #1
 800132c:	4803      	ldr	r0, [pc, #12]	; (800133c <__io_putchar+0x20>)
 800132e:	f002 fd5e 	bl	8003dee <HAL_UART_Transmit>

  return ch;
 8001332:	687b      	ldr	r3, [r7, #4]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200007b4 	.word	0x200007b4

08001340 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 	txState = 2;
 8001348:	4b04      	ldr	r3, [pc, #16]	; (800135c <HAL_I2S_TxCpltCallback+0x1c>)
 800134a:	2202      	movs	r2, #2
 800134c:	701a      	strb	r2, [r3, #0]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	200007ac 	.word	0x200007ac

08001360 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	rxState = 1;
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <HAL_I2S_RxHalfCpltCallback+0x1c>)
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	200007ad 	.word	0x200007ad

08001380 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	rxState = 2;
 8001388:	4b04      	ldr	r3, [pc, #16]	; (800139c <HAL_I2S_RxCpltCallback+0x1c>)
 800138a:	2202      	movs	r2, #2
 800138c:	701a      	strb	r2, [r3, #0]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	200007ad 	.word	0x200007ad

080013a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <Error_Handler+0x8>
	...

080013ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <HAL_MspInit+0x4c>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ba:	4a0f      	ldr	r2, [pc, #60]	; (80013f8 <HAL_MspInit+0x4c>)
 80013bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c0:	6453      	str	r3, [r2, #68]	; 0x44
 80013c2:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <HAL_MspInit+0x4c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <HAL_MspInit+0x4c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	4a08      	ldr	r2, [pc, #32]	; (80013f8 <HAL_MspInit+0x4c>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013dc:	6413      	str	r3, [r2, #64]	; 0x40
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <HAL_MspInit+0x4c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ea:	2007      	movs	r0, #7
 80013ec:	f000 fb36 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800

080013fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001400:	e7fe      	b.n	8001400 <NMI_Handler+0x4>

08001402 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001406:	e7fe      	b.n	8001406 <HardFault_Handler+0x4>

08001408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800140c:	e7fe      	b.n	800140c <MemManage_Handler+0x4>

0800140e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001412:	e7fe      	b.n	8001412 <BusFault_Handler+0x4>

08001414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001418:	e7fe      	b.n	8001418 <UsageFault_Handler+0x4>

0800141a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001436:	b480      	push	{r7}
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001448:	f000 fa18 	bl	800187c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001454:	4802      	ldr	r0, [pc, #8]	; (8001460 <DMA1_Stream3_IRQHandler+0x10>)
 8001456:	f000 fcf7 	bl	8001e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	2000064c 	.word	0x2000064c

08001464 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001468:	4802      	ldr	r0, [pc, #8]	; (8001474 <SPI2_IRQHandler+0x10>)
 800146a:	f001 faef 	bl	8002a4c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000604 	.word	0x20000604

08001478 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800147c:	4802      	ldr	r0, [pc, #8]	; (8001488 <USART2_IRQHandler+0x10>)
 800147e:	f002 fd49 	bl	8003f14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200007b4 	.word	0x200007b4

0800148c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
	return 1;
 8001490:	2301      	movs	r3, #1
}
 8001492:	4618      	mov	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <_kill>:

int _kill(int pid, int sig)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014a6:	f005 fb73 	bl	8006b90 <__errno>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2216      	movs	r2, #22
 80014ae:	601a      	str	r2, [r3, #0]
	return -1;
 80014b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <_exit>:

void _exit (int status)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014c4:	f04f 31ff 	mov.w	r1, #4294967295
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ffe7 	bl	800149c <_kill>
	while (1) {}		/* Make sure we hang here */
 80014ce:	e7fe      	b.n	80014ce <_exit+0x12>

080014d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	e00a      	b.n	80014f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014e2:	f3af 8000 	nop.w
 80014e6:	4601      	mov	r1, r0
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	60ba      	str	r2, [r7, #8]
 80014ee:	b2ca      	uxtb	r2, r1
 80014f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3301      	adds	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	dbf0      	blt.n	80014e2 <_read+0x12>
	}

return len;
 8001500:	687b      	ldr	r3, [r7, #4]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b086      	sub	sp, #24
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e009      	b.n	8001530 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	60ba      	str	r2, [r7, #8]
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fef9 	bl	800131c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3301      	adds	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	697a      	ldr	r2, [r7, #20]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	429a      	cmp	r2, r3
 8001536:	dbf1      	blt.n	800151c <_write+0x12>
	}
	return len;
 8001538:	687b      	ldr	r3, [r7, #4]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <_close>:

int _close(int file)
{
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
	return -1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154e:	4618      	mov	r0, r3
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800156a:	605a      	str	r2, [r3, #4]
	return 0;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <_isatty>:

int _isatty(int file)
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
	return 1;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
	return 0;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
	...

080015ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015b4:	4a14      	ldr	r2, [pc, #80]	; (8001608 <_sbrk+0x5c>)
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <_sbrk+0x60>)
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015c0:	4b13      	ldr	r3, [pc, #76]	; (8001610 <_sbrk+0x64>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d102      	bne.n	80015ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c8:	4b11      	ldr	r3, [pc, #68]	; (8001610 <_sbrk+0x64>)
 80015ca:	4a12      	ldr	r2, [pc, #72]	; (8001614 <_sbrk+0x68>)
 80015cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ce:	4b10      	ldr	r3, [pc, #64]	; (8001610 <_sbrk+0x64>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d207      	bcs.n	80015ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015dc:	f005 fad8 	bl	8006b90 <__errno>
 80015e0:	4603      	mov	r3, r0
 80015e2:	220c      	movs	r2, #12
 80015e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	e009      	b.n	8001600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <_sbrk+0x64>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015f2:	4b07      	ldr	r3, [pc, #28]	; (8001610 <_sbrk+0x64>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4413      	add	r3, r2
 80015fa:	4a05      	ldr	r2, [pc, #20]	; (8001610 <_sbrk+0x64>)
 80015fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015fe:	68fb      	ldr	r3, [r7, #12]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20020000 	.word	0x20020000
 800160c:	00002000 	.word	0x00002000
 8001610:	200007b0 	.word	0x200007b0
 8001614:	20000860 	.word	0x20000860

08001618 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 800161e:	4a12      	ldr	r2, [pc, #72]	; (8001668 <MX_USART2_UART_Init+0x50>)
 8001620:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 8001624:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001628:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001636:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 800163e:	220c      	movs	r2, #12
 8001640:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001642:	4b08      	ldr	r3, [pc, #32]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001648:	4b06      	ldr	r3, [pc, #24]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 800164a:	2200      	movs	r2, #0
 800164c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_USART2_UART_Init+0x4c>)
 8001650:	f002 fb80 	bl	8003d54 <HAL_UART_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800165a:	f7ff fea1 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	200007b4 	.word	0x200007b4
 8001668:	40004400 	.word	0x40004400

0800166c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	; 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a1d      	ldr	r2, [pc, #116]	; (8001700 <HAL_UART_MspInit+0x94>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d133      	bne.n	80016f6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	4b1c      	ldr	r3, [pc, #112]	; (8001704 <HAL_UART_MspInit+0x98>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	4a1b      	ldr	r2, [pc, #108]	; (8001704 <HAL_UART_MspInit+0x98>)
 8001698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800169c:	6413      	str	r3, [r2, #64]	; 0x40
 800169e:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_UART_MspInit+0x98>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	4b15      	ldr	r3, [pc, #84]	; (8001704 <HAL_UART_MspInit+0x98>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a14      	ldr	r2, [pc, #80]	; (8001704 <HAL_UART_MspInit+0x98>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b12      	ldr	r3, [pc, #72]	; (8001704 <HAL_UART_MspInit+0x98>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016c6:	230c      	movs	r3, #12
 80016c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ca:	2302      	movs	r3, #2
 80016cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d2:	2303      	movs	r3, #3
 80016d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016d6:	2307      	movs	r3, #7
 80016d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <HAL_UART_MspInit+0x9c>)
 80016e2:	f000 fe1b 	bl	800231c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	2026      	movs	r0, #38	; 0x26
 80016ec:	f000 f9c1 	bl	8001a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016f0:	2026      	movs	r0, #38	; 0x26
 80016f2:	f000 f9da 	bl	8001aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016f6:	bf00      	nop
 80016f8:	3728      	adds	r7, #40	; 0x28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40004400 	.word	0x40004400
 8001704:	40023800 	.word	0x40023800
 8001708:	40020000 	.word	0x40020000

0800170c <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8001710:	4b10      	ldr	r3, [pc, #64]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 8001712:	2200      	movs	r2, #0
 8001714:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8001716:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 8001718:	2201      	movs	r2, #1
 800171a:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800171c:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 800171e:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <MX_PDM2PCM_Init+0x4c>)
 8001720:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 8001724:	2201      	movs	r2, #1
 8001726:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 8001728:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 800172a:	2201      	movs	r2, #1
 800172c:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800172e:	4809      	ldr	r0, [pc, #36]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 8001730:	f005 f874 	bl	800681c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <MX_PDM2PCM_Init+0x50>)
 8001736:	2202      	movs	r2, #2
 8001738:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800173a:	4b08      	ldr	r3, [pc, #32]	; (800175c <MX_PDM2PCM_Init+0x50>)
 800173c:	2210      	movs	r2, #16
 800173e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <MX_PDM2PCM_Init+0x50>)
 8001742:	2200      	movs	r2, #0
 8001744:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8001746:	4905      	ldr	r1, [pc, #20]	; (800175c <MX_PDM2PCM_Init+0x50>)
 8001748:	4802      	ldr	r0, [pc, #8]	; (8001754 <MX_PDM2PCM_Init+0x48>)
 800174a:	f005 f8f1 	bl	8006930 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200007f8 	.word	0x200007f8
 8001758:	7d70a3d6 	.word	0x7d70a3d6
 800175c:	20000844 	.word	0x20000844

08001760 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001760:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001798 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001764:	480d      	ldr	r0, [pc, #52]	; (800179c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001766:	490e      	ldr	r1, [pc, #56]	; (80017a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001768:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800176c:	e002      	b.n	8001774 <LoopCopyDataInit>

0800176e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001772:	3304      	adds	r3, #4

08001774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001778:	d3f9      	bcc.n	800176e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177a:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800177c:	4c0b      	ldr	r4, [pc, #44]	; (80017ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001780:	e001      	b.n	8001786 <LoopFillZerobss>

08001782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001784:	3204      	adds	r2, #4

08001786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001788:	d3fb      	bcc.n	8001782 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800178a:	f000 f813 	bl	80017b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800178e:	f005 fa05 	bl	8006b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001792:	f7ff fd1f 	bl	80011d4 <main>
  bx  lr    
 8001796:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001798:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800179c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a0:	200005dc 	.word	0x200005dc
  ldr r2, =_sidata
 80017a4:	0800a2b4 	.word	0x0800a2b4
  ldr r2, =_sbss
 80017a8:	200005dc 	.word	0x200005dc
  ldr r4, =_ebss
 80017ac:	20000860 	.word	0x20000860

080017b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017b0:	e7fe      	b.n	80017b0 <ADC_IRQHandler>
	...

080017b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <SystemInit+0x20>)
 80017ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017be:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <SystemInit+0x20>)
 80017c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017dc:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0d      	ldr	r2, [pc, #52]	; (8001818 <HAL_Init+0x40>)
 80017e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e8:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <HAL_Init+0x40>)
 80017ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <HAL_Init+0x40>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a07      	ldr	r2, [pc, #28]	; (8001818 <HAL_Init+0x40>)
 80017fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001800:	2003      	movs	r0, #3
 8001802:	f000 f92b 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001806:	2000      	movs	r0, #0
 8001808:	f000 f808 	bl	800181c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800180c:	f7ff fdce 	bl	80013ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40023c00 	.word	0x40023c00

0800181c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <HAL_InitTick+0x54>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <HAL_InitTick+0x58>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001832:	fbb3 f3f1 	udiv	r3, r3, r1
 8001836:	fbb2 f3f3 	udiv	r3, r2, r3
 800183a:	4618      	mov	r0, r3
 800183c:	f000 f943 	bl	8001ac6 <HAL_SYSTICK_Config>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e00e      	b.n	8001868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b0f      	cmp	r3, #15
 800184e:	d80a      	bhi.n	8001866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001850:	2200      	movs	r2, #0
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	f04f 30ff 	mov.w	r0, #4294967295
 8001858:	f000 f90b 	bl	8001a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800185c:	4a06      	ldr	r2, [pc, #24]	; (8001878 <HAL_InitTick+0x5c>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
 8001864:	e000      	b.n	8001868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000400 	.word	0x20000400
 8001874:	20000408 	.word	0x20000408
 8001878:	20000404 	.word	0x20000404

0800187c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_IncTick+0x20>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_IncTick+0x24>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4413      	add	r3, r2
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <HAL_IncTick+0x24>)
 800188e:	6013      	str	r3, [r2, #0]
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000408 	.word	0x20000408
 80018a0:	2000084c 	.word	0x2000084c

080018a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return uwTick;
 80018a8:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <HAL_GetTick+0x14>)
 80018aa:	681b      	ldr	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	2000084c 	.word	0x2000084c

080018bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018d8:	4013      	ands	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <__NVIC_GetPriorityGrouping+0x18>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	f003 0307 	and.w	r3, r3, #7
}
 8001912:	4618      	mov	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	2b00      	cmp	r3, #0
 8001930:	db0b      	blt.n	800194a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	4907      	ldr	r1, [pc, #28]	; (8001958 <__NVIC_EnableIRQ+0x38>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	2001      	movs	r0, #1
 8001942:	fa00 f202 	lsl.w	r2, r0, r2
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100

0800195c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db0a      	blt.n	8001986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	490c      	ldr	r1, [pc, #48]	; (80019a8 <__NVIC_SetPriority+0x4c>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	440b      	add	r3, r1
 8001980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001984:	e00a      	b.n	800199c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4908      	ldr	r1, [pc, #32]	; (80019ac <__NVIC_SetPriority+0x50>)
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	3b04      	subs	r3, #4
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	440b      	add	r3, r1
 800199a:	761a      	strb	r2, [r3, #24]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	e000e100 	.word	0xe000e100
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	; 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f1c3 0307 	rsb	r3, r3, #7
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf28      	it	cs
 80019ce:	2304      	movcs	r3, #4
 80019d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3304      	adds	r3, #4
 80019d6:	2b06      	cmp	r3, #6
 80019d8:	d902      	bls.n	80019e0 <NVIC_EncodePriority+0x30>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3b03      	subs	r3, #3
 80019de:	e000      	b.n	80019e2 <NVIC_EncodePriority+0x32>
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43da      	mvns	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f8:	f04f 31ff 	mov.w	r1, #4294967295
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	43d9      	mvns	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	4313      	orrs	r3, r2
         );
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3724      	adds	r7, #36	; 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
	...

08001a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a28:	d301      	bcc.n	8001a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e00f      	b.n	8001a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	; (8001a58 <SysTick_Config+0x40>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a36:	210f      	movs	r1, #15
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f7ff ff8e 	bl	800195c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <SysTick_Config+0x40>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a46:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <SysTick_Config+0x40>)
 8001a48:	2207      	movs	r2, #7
 8001a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	e000e010 	.word	0xe000e010

08001a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ff29 	bl	80018bc <__NVIC_SetPriorityGrouping>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
 8001a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a84:	f7ff ff3e 	bl	8001904 <__NVIC_GetPriorityGrouping>
 8001a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	6978      	ldr	r0, [r7, #20]
 8001a90:	f7ff ff8e 	bl	80019b0 <NVIC_EncodePriority>
 8001a94:	4602      	mov	r2, r0
 8001a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff5d 	bl	800195c <__NVIC_SetPriority>
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff31 	bl	8001920 <__NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ffa2 	bl	8001a18 <SysTick_Config>
 8001ad4:	4603      	mov	r3, r0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e00e      	b.n	8001b0e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	795b      	ldrb	r3, [r3, #5]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d105      	bne.n	8001b06 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff f9e7 	bl	8000ed4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b24:	f7ff febe 	bl	80018a4 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e099      	b.n	8001c68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b54:	e00f      	b.n	8001b76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b56:	f7ff fea5 	bl	80018a4 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d908      	bls.n	8001b76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2220      	movs	r2, #32
 8001b68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e078      	b.n	8001c68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0301 	and.w	r3, r3, #1
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1e8      	bne.n	8001b56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	4b38      	ldr	r3, [pc, #224]	; (8001c70 <HAL_DMA_Init+0x158>)
 8001b90:	4013      	ands	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	d107      	bne.n	8001be0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f023 0307 	bic.w	r3, r3, #7
 8001bf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d117      	bne.n	8001c3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00e      	beq.n	8001c3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 fb01 	bl	8002224 <DMA_CheckFifoParam>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d008      	beq.n	8001c3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2240      	movs	r2, #64	; 0x40
 8001c2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c36:	2301      	movs	r3, #1
 8001c38:	e016      	b.n	8001c68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 fab8 	bl	80021b8 <DMA_CalcBaseAndBitshift>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c50:	223f      	movs	r2, #63	; 0x3f
 8001c52:	409a      	lsls	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	f010803f 	.word	0xf010803f

08001c74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d101      	bne.n	8001c9a <HAL_DMA_Start_IT+0x26>
 8001c96:	2302      	movs	r3, #2
 8001c98:	e040      	b.n	8001d1c <HAL_DMA_Start_IT+0xa8>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d12f      	bne.n	8001d0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	68b9      	ldr	r1, [r7, #8]
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f000 fa4a 	bl	800215c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ccc:	223f      	movs	r2, #63	; 0x3f
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f042 0216 	orr.w	r2, r2, #22
 8001ce2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d007      	beq.n	8001cfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f042 0208 	orr.w	r2, r2, #8
 8001cfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	e005      	b.n	8001d1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d16:	2302      	movs	r3, #2
 8001d18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d32:	f7ff fdb7 	bl	80018a4 <HAL_GetTick>
 8001d36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d008      	beq.n	8001d56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2280      	movs	r2, #128	; 0x80
 8001d48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e052      	b.n	8001dfc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 0216 	bic.w	r2, r2, #22
 8001d64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	695a      	ldr	r2, [r3, #20]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d103      	bne.n	8001d86 <HAL_DMA_Abort+0x62>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d007      	beq.n	8001d96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0208 	bic.w	r2, r2, #8
 8001d94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0201 	bic.w	r2, r2, #1
 8001da4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001da6:	e013      	b.n	8001dd0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001da8:	f7ff fd7c 	bl	80018a4 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b05      	cmp	r3, #5
 8001db4:	d90c      	bls.n	8001dd0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2220      	movs	r2, #32
 8001dba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e015      	b.n	8001dfc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1e4      	bne.n	8001da8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de2:	223f      	movs	r2, #63	; 0x3f
 8001de4:	409a      	lsls	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d004      	beq.n	8001e22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2280      	movs	r2, #128	; 0x80
 8001e1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e00c      	b.n	8001e3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2205      	movs	r2, #5
 8001e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 0201 	bic.w	r2, r2, #1
 8001e38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e54:	4b8e      	ldr	r3, [pc, #568]	; (8002090 <HAL_DMA_IRQHandler+0x248>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a8e      	ldr	r2, [pc, #568]	; (8002094 <HAL_DMA_IRQHandler+0x24c>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	0a9b      	lsrs	r3, r3, #10
 8001e60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e72:	2208      	movs	r2, #8
 8001e74:	409a      	lsls	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d01a      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f022 0204 	bic.w	r2, r2, #4
 8001e9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	409a      	lsls	r2, r3
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eac:	f043 0201 	orr.w	r2, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb8:	2201      	movs	r2, #1
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d012      	beq.n	8001eea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00b      	beq.n	8001eea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	409a      	lsls	r2, r3
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee2:	f043 0202 	orr.w	r2, r3, #2
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eee:	2204      	movs	r2, #4
 8001ef0:	409a      	lsls	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d012      	beq.n	8001f20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00b      	beq.n	8001f20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	409a      	lsls	r2, r3
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f18:	f043 0204 	orr.w	r2, r3, #4
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f24:	2210      	movs	r2, #16
 8001f26:	409a      	lsls	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d043      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d03c      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f42:	2210      	movs	r2, #16
 8001f44:	409a      	lsls	r2, r3
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d018      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d108      	bne.n	8001f78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d024      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	4798      	blx	r3
 8001f76:	e01f      	b.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d01b      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	4798      	blx	r3
 8001f88:	e016      	b.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d107      	bne.n	8001fa8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f022 0208 	bic.w	r2, r2, #8
 8001fa6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	409a      	lsls	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 808f 	beq.w	80020e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0310 	and.w	r3, r3, #16
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 8087 	beq.w	80020e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fde:	2220      	movs	r2, #32
 8001fe0:	409a      	lsls	r2, r3
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b05      	cmp	r3, #5
 8001ff0:	d136      	bne.n	8002060 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0216 	bic.w	r2, r2, #22
 8002000:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	695a      	ldr	r2, [r3, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002010:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	d103      	bne.n	8002022 <HAL_DMA_IRQHandler+0x1da>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800201e:	2b00      	cmp	r3, #0
 8002020:	d007      	beq.n	8002032 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f022 0208 	bic.w	r2, r2, #8
 8002030:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002036:	223f      	movs	r2, #63	; 0x3f
 8002038:	409a      	lsls	r2, r3
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002052:	2b00      	cmp	r3, #0
 8002054:	d07e      	beq.n	8002154 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	4798      	blx	r3
        }
        return;
 800205e:	e079      	b.n	8002154 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d01d      	beq.n	80020aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10d      	bne.n	8002098 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002080:	2b00      	cmp	r3, #0
 8002082:	d031      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	4798      	blx	r3
 800208c:	e02c      	b.n	80020e8 <HAL_DMA_IRQHandler+0x2a0>
 800208e:	bf00      	nop
 8002090:	20000400 	.word	0x20000400
 8002094:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209c:	2b00      	cmp	r3, #0
 800209e:	d023      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
 80020a8:	e01e      	b.n	80020e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10f      	bne.n	80020d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0210 	bic.w	r2, r2, #16
 80020c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d032      	beq.n	8002156 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d022      	beq.n	8002142 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2205      	movs	r2, #5
 8002100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0201 	bic.w	r2, r2, #1
 8002112:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	3301      	adds	r3, #1
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	429a      	cmp	r2, r3
 800211e:	d307      	bcc.n	8002130 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f2      	bne.n	8002114 <HAL_DMA_IRQHandler+0x2cc>
 800212e:	e000      	b.n	8002132 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002130:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002146:	2b00      	cmp	r3, #0
 8002148:	d005      	beq.n	8002156 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	4798      	blx	r3
 8002152:	e000      	b.n	8002156 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002154:	bf00      	nop
    }
  }
}
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
 8002168:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002178:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b40      	cmp	r3, #64	; 0x40
 8002188:	d108      	bne.n	800219c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800219a:	e007      	b.n	80021ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	60da      	str	r2, [r3, #12]
}
 80021ac:	bf00      	nop
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3b10      	subs	r3, #16
 80021c8:	4a14      	ldr	r2, [pc, #80]	; (800221c <DMA_CalcBaseAndBitshift+0x64>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021d2:	4a13      	ldr	r2, [pc, #76]	; (8002220 <DMA_CalcBaseAndBitshift+0x68>)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b03      	cmp	r3, #3
 80021e4:	d909      	bls.n	80021fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	1d1a      	adds	r2, r3, #4
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	659a      	str	r2, [r3, #88]	; 0x58
 80021f8:	e007      	b.n	800220a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002202:	f023 0303 	bic.w	r3, r3, #3
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	aaaaaaab 	.word	0xaaaaaaab
 8002220:	08009eac 	.word	0x08009eac

08002224 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d11f      	bne.n	800227e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d856      	bhi.n	80022f2 <DMA_CheckFifoParam+0xce>
 8002244:	a201      	add	r2, pc, #4	; (adr r2, 800224c <DMA_CheckFifoParam+0x28>)
 8002246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224a:	bf00      	nop
 800224c:	0800225d 	.word	0x0800225d
 8002250:	0800226f 	.word	0x0800226f
 8002254:	0800225d 	.word	0x0800225d
 8002258:	080022f3 	.word	0x080022f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002260:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d046      	beq.n	80022f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800226c:	e043      	b.n	80022f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002276:	d140      	bne.n	80022fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800227c:	e03d      	b.n	80022fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002286:	d121      	bne.n	80022cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d837      	bhi.n	80022fe <DMA_CheckFifoParam+0xda>
 800228e:	a201      	add	r2, pc, #4	; (adr r2, 8002294 <DMA_CheckFifoParam+0x70>)
 8002290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002294:	080022a5 	.word	0x080022a5
 8002298:	080022ab 	.word	0x080022ab
 800229c:	080022a5 	.word	0x080022a5
 80022a0:	080022bd 	.word	0x080022bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      break;
 80022a8:	e030      	b.n	800230c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d025      	beq.n	8002302 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ba:	e022      	b.n	8002302 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022c4:	d11f      	bne.n	8002306 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ca:	e01c      	b.n	8002306 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d903      	bls.n	80022da <DMA_CheckFifoParam+0xb6>
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b03      	cmp	r3, #3
 80022d6:	d003      	beq.n	80022e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022d8:	e018      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	73fb      	strb	r3, [r7, #15]
      break;
 80022de:	e015      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00e      	beq.n	800230a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	73fb      	strb	r3, [r7, #15]
      break;
 80022f0:	e00b      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 80022f2:	bf00      	nop
 80022f4:	e00a      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 80022f6:	bf00      	nop
 80022f8:	e008      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 80022fa:	bf00      	nop
 80022fc:	e006      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 80022fe:	bf00      	nop
 8002300:	e004      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 8002302:	bf00      	nop
 8002304:	e002      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;   
 8002306:	bf00      	nop
 8002308:	e000      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 800230a:	bf00      	nop
    }
  } 
  
  return status; 
 800230c:	7bfb      	ldrb	r3, [r7, #15]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop

0800231c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800231c:	b480      	push	{r7}
 800231e:	b089      	sub	sp, #36	; 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002326:	2300      	movs	r3, #0
 8002328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800232a:	2300      	movs	r3, #0
 800232c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800232e:	2300      	movs	r3, #0
 8002330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	e16b      	b.n	8002610 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002338:	2201      	movs	r2, #1
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	429a      	cmp	r2, r3
 8002352:	f040 815a 	bne.w	800260a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	2b01      	cmp	r3, #1
 8002360:	d005      	beq.n	800236e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800236a:	2b02      	cmp	r3, #2
 800236c:	d130      	bne.n	80023d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	2203      	movs	r2, #3
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4313      	orrs	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023a4:	2201      	movs	r2, #1
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	091b      	lsrs	r3, r3, #4
 80023ba:	f003 0201 	and.w	r2, r3, #1
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0303 	and.w	r3, r3, #3
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d017      	beq.n	800240c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	2203      	movs	r2, #3
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	4013      	ands	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d123      	bne.n	8002460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	08da      	lsrs	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3208      	adds	r2, #8
 8002420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	220f      	movs	r2, #15
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4013      	ands	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	08da      	lsrs	r2, r3, #3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3208      	adds	r2, #8
 800245a:	69b9      	ldr	r1, [r7, #24]
 800245c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	2203      	movs	r2, #3
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0203 	and.w	r2, r3, #3
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 80b4 	beq.w	800260a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	4b60      	ldr	r3, [pc, #384]	; (8002628 <HAL_GPIO_Init+0x30c>)
 80024a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024aa:	4a5f      	ldr	r2, [pc, #380]	; (8002628 <HAL_GPIO_Init+0x30c>)
 80024ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b0:	6453      	str	r3, [r2, #68]	; 0x44
 80024b2:	4b5d      	ldr	r3, [pc, #372]	; (8002628 <HAL_GPIO_Init+0x30c>)
 80024b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024be:	4a5b      	ldr	r2, [pc, #364]	; (800262c <HAL_GPIO_Init+0x310>)
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	089b      	lsrs	r3, r3, #2
 80024c4:	3302      	adds	r3, #2
 80024c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	220f      	movs	r2, #15
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43db      	mvns	r3, r3
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	4013      	ands	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a52      	ldr	r2, [pc, #328]	; (8002630 <HAL_GPIO_Init+0x314>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d02b      	beq.n	8002542 <HAL_GPIO_Init+0x226>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a51      	ldr	r2, [pc, #324]	; (8002634 <HAL_GPIO_Init+0x318>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d025      	beq.n	800253e <HAL_GPIO_Init+0x222>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a50      	ldr	r2, [pc, #320]	; (8002638 <HAL_GPIO_Init+0x31c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d01f      	beq.n	800253a <HAL_GPIO_Init+0x21e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4f      	ldr	r2, [pc, #316]	; (800263c <HAL_GPIO_Init+0x320>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d019      	beq.n	8002536 <HAL_GPIO_Init+0x21a>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a4e      	ldr	r2, [pc, #312]	; (8002640 <HAL_GPIO_Init+0x324>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d013      	beq.n	8002532 <HAL_GPIO_Init+0x216>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a4d      	ldr	r2, [pc, #308]	; (8002644 <HAL_GPIO_Init+0x328>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00d      	beq.n	800252e <HAL_GPIO_Init+0x212>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a4c      	ldr	r2, [pc, #304]	; (8002648 <HAL_GPIO_Init+0x32c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d007      	beq.n	800252a <HAL_GPIO_Init+0x20e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a4b      	ldr	r2, [pc, #300]	; (800264c <HAL_GPIO_Init+0x330>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d101      	bne.n	8002526 <HAL_GPIO_Init+0x20a>
 8002522:	2307      	movs	r3, #7
 8002524:	e00e      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002526:	2308      	movs	r3, #8
 8002528:	e00c      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800252a:	2306      	movs	r3, #6
 800252c:	e00a      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800252e:	2305      	movs	r3, #5
 8002530:	e008      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002532:	2304      	movs	r3, #4
 8002534:	e006      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002536:	2303      	movs	r3, #3
 8002538:	e004      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800253a:	2302      	movs	r3, #2
 800253c:	e002      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002542:	2300      	movs	r3, #0
 8002544:	69fa      	ldr	r2, [r7, #28]
 8002546:	f002 0203 	and.w	r2, r2, #3
 800254a:	0092      	lsls	r2, r2, #2
 800254c:	4093      	lsls	r3, r2
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002554:	4935      	ldr	r1, [pc, #212]	; (800262c <HAL_GPIO_Init+0x310>)
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	089b      	lsrs	r3, r3, #2
 800255a:	3302      	adds	r3, #2
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002562:	4b3b      	ldr	r3, [pc, #236]	; (8002650 <HAL_GPIO_Init+0x334>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	43db      	mvns	r3, r3
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	4013      	ands	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	4313      	orrs	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002586:	4a32      	ldr	r2, [pc, #200]	; (8002650 <HAL_GPIO_Init+0x334>)
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800258c:	4b30      	ldr	r3, [pc, #192]	; (8002650 <HAL_GPIO_Init+0x334>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025b0:	4a27      	ldr	r2, [pc, #156]	; (8002650 <HAL_GPIO_Init+0x334>)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025b6:	4b26      	ldr	r3, [pc, #152]	; (8002650 <HAL_GPIO_Init+0x334>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025da:	4a1d      	ldr	r2, [pc, #116]	; (8002650 <HAL_GPIO_Init+0x334>)
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025e0:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <HAL_GPIO_Init+0x334>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	43db      	mvns	r3, r3
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4013      	ands	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002604:	4a12      	ldr	r2, [pc, #72]	; (8002650 <HAL_GPIO_Init+0x334>)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3301      	adds	r3, #1
 800260e:	61fb      	str	r3, [r7, #28]
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	2b0f      	cmp	r3, #15
 8002614:	f67f ae90 	bls.w	8002338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002618:	bf00      	nop
 800261a:	bf00      	nop
 800261c:	3724      	adds	r7, #36	; 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	40023800 	.word	0x40023800
 800262c:	40013800 	.word	0x40013800
 8002630:	40020000 	.word	0x40020000
 8002634:	40020400 	.word	0x40020400
 8002638:	40020800 	.word	0x40020800
 800263c:	40020c00 	.word	0x40020c00
 8002640:	40021000 	.word	0x40021000
 8002644:	40021400 	.word	0x40021400
 8002648:	40021800 	.word	0x40021800
 800264c:	40021c00 	.word	0x40021c00
 8002650:	40013c00 	.word	0x40013c00

08002654 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b088      	sub	sp, #32
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e128      	b.n	80028b8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d109      	bne.n	8002686 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a90      	ldr	r2, [pc, #576]	; (80028c0 <HAL_I2S_Init+0x26c>)
 800267e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7fe fcdb 	bl	800103c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2202      	movs	r2, #2
 800268a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6812      	ldr	r2, [r2, #0]
 8002698:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800269c:	f023 030f 	bic.w	r3, r3, #15
 80026a0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2202      	movs	r2, #2
 80026a8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d060      	beq.n	8002774 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d102      	bne.n	80026c0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80026ba:	2310      	movs	r3, #16
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	e001      	b.n	80026c4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80026c0:	2320      	movs	r3, #32
 80026c2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	2b20      	cmp	r3, #32
 80026ca:	d802      	bhi.n	80026d2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80026d2:	2001      	movs	r0, #1
 80026d4:	f001 fae0 	bl	8003c98 <HAL_RCCEx_GetPeriphCLKFreq>
 80026d8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026e2:	d125      	bne.n	8002730 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d010      	beq.n	800270e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	461a      	mov	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	695b      	ldr	r3, [r3, #20]
 8002704:	fbb2 f3f3 	udiv	r3, r2, r3
 8002708:	3305      	adds	r3, #5
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	e01f      	b.n	800274e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	fbb2 f2f3 	udiv	r2, r2, r3
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	461a      	mov	r2, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	fbb2 f3f3 	udiv	r3, r2, r3
 800272a:	3305      	adds	r3, #5
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	e00e      	b.n	800274e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	fbb2 f2f3 	udiv	r2, r2, r3
 8002738:	4613      	mov	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	461a      	mov	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	3305      	adds	r3, #5
 800274c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	4a5c      	ldr	r2, [pc, #368]	; (80028c4 <HAL_I2S_Init+0x270>)
 8002752:	fba2 2303 	umull	r2, r3, r2, r3
 8002756:	08db      	lsrs	r3, r3, #3
 8002758:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	085b      	lsrs	r3, r3, #1
 800276a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	021b      	lsls	r3, r3, #8
 8002770:	61bb      	str	r3, [r7, #24]
 8002772:	e003      	b.n	800277c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002774:	2302      	movs	r3, #2
 8002776:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d902      	bls.n	8002788 <HAL_I2S_Init+0x134>
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	2bff      	cmp	r3, #255	; 0xff
 8002786:	d907      	bls.n	8002798 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278c:	f043 0210 	orr.w	r2, r3, #16
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e08f      	b.n	80028b8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	ea42 0103 	orr.w	r1, r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80027b6:	f023 030f 	bic.w	r3, r3, #15
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6851      	ldr	r1, [r2, #4]
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6892      	ldr	r2, [r2, #8]
 80027c2:	4311      	orrs	r1, r2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68d2      	ldr	r2, [r2, #12]
 80027c8:	4311      	orrs	r1, r2
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6992      	ldr	r2, [r2, #24]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027da:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d161      	bne.n	80028a8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a38      	ldr	r2, [pc, #224]	; (80028c8 <HAL_I2S_Init+0x274>)
 80027e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a37      	ldr	r2, [pc, #220]	; (80028cc <HAL_I2S_Init+0x278>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d101      	bne.n	80027f8 <HAL_I2S_Init+0x1a4>
 80027f4:	4b36      	ldr	r3, [pc, #216]	; (80028d0 <HAL_I2S_Init+0x27c>)
 80027f6:	e001      	b.n	80027fc <HAL_I2S_Init+0x1a8>
 80027f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	4932      	ldr	r1, [pc, #200]	; (80028cc <HAL_I2S_Init+0x278>)
 8002804:	428a      	cmp	r2, r1
 8002806:	d101      	bne.n	800280c <HAL_I2S_Init+0x1b8>
 8002808:	4a31      	ldr	r2, [pc, #196]	; (80028d0 <HAL_I2S_Init+0x27c>)
 800280a:	e001      	b.n	8002810 <HAL_I2S_Init+0x1bc>
 800280c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002810:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002814:	f023 030f 	bic.w	r3, r3, #15
 8002818:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a2b      	ldr	r2, [pc, #172]	; (80028cc <HAL_I2S_Init+0x278>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d101      	bne.n	8002828 <HAL_I2S_Init+0x1d4>
 8002824:	4b2a      	ldr	r3, [pc, #168]	; (80028d0 <HAL_I2S_Init+0x27c>)
 8002826:	e001      	b.n	800282c <HAL_I2S_Init+0x1d8>
 8002828:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800282c:	2202      	movs	r2, #2
 800282e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a25      	ldr	r2, [pc, #148]	; (80028cc <HAL_I2S_Init+0x278>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d101      	bne.n	800283e <HAL_I2S_Init+0x1ea>
 800283a:	4b25      	ldr	r3, [pc, #148]	; (80028d0 <HAL_I2S_Init+0x27c>)
 800283c:	e001      	b.n	8002842 <HAL_I2S_Init+0x1ee>
 800283e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800284e:	d003      	beq.n	8002858 <HAL_I2S_Init+0x204>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d103      	bne.n	8002860 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002858:	f44f 7380 	mov.w	r3, #256	; 0x100
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	e001      	b.n	8002864 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002860:	2300      	movs	r3, #0
 8002862:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800286e:	4313      	orrs	r3, r2
 8002870:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002878:	4313      	orrs	r3, r2
 800287a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002882:	4313      	orrs	r3, r2
 8002884:	b29a      	uxth	r2, r3
 8002886:	897b      	ldrh	r3, [r7, #10]
 8002888:	4313      	orrs	r3, r2
 800288a:	b29b      	uxth	r3, r3
 800288c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002890:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a0d      	ldr	r2, [pc, #52]	; (80028cc <HAL_I2S_Init+0x278>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d101      	bne.n	80028a0 <HAL_I2S_Init+0x24c>
 800289c:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <HAL_I2S_Init+0x27c>)
 800289e:	e001      	b.n	80028a4 <HAL_I2S_Init+0x250>
 80028a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028a4:	897a      	ldrh	r2, [r7, #10]
 80028a6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3720      	adds	r7, #32
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	08002bdd 	.word	0x08002bdd
 80028c4:	cccccccd 	.word	0xcccccccd
 80028c8:	08002cf1 	.word	0x08002cf1
 80028cc:	40003800 	.word	0x40003800
 80028d0:	40003400 	.word	0x40003400

080028d4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	4613      	mov	r3, r2
 80028e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <HAL_I2S_Receive_DMA+0x1a>
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e0a1      	b.n	8002a36 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <HAL_I2S_Receive_DMA+0x2e>
 80028fe:	2302      	movs	r3, #2
 8002900:	e099      	b.n	8002a36 <HAL_I2S_Receive_DMA+0x162>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b01      	cmp	r3, #1
 8002914:	d005      	beq.n	8002922 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800291e:	2302      	movs	r3, #2
 8002920:	e089      	b.n	8002a36 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2204      	movs	r2, #4
 8002926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	2b03      	cmp	r3, #3
 8002946:	d002      	beq.n	800294e <HAL_I2S_Receive_DMA+0x7a>
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	2b05      	cmp	r3, #5
 800294c:	d10a      	bne.n	8002964 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	b29a      	uxth	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002958:	88fb      	ldrh	r3, [r7, #6]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	b29a      	uxth	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	865a      	strh	r2, [r3, #50]	; 0x32
 8002962:	e005      	b.n	8002970 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	88fa      	ldrh	r2, [r7, #6]
 8002968:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	88fa      	ldrh	r2, [r7, #6]
 800296e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002974:	4a32      	ldr	r2, [pc, #200]	; (8002a40 <HAL_I2S_Receive_DMA+0x16c>)
 8002976:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297c:	4a31      	ldr	r2, [pc, #196]	; (8002a44 <HAL_I2S_Receive_DMA+0x170>)
 800297e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002984:	4a30      	ldr	r2, [pc, #192]	; (8002a48 <HAL_I2S_Receive_DMA+0x174>)
 8002986:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002992:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002996:	d10a      	bne.n	80029ae <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002998:	2300      	movs	r3, #0
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	613b      	str	r3, [r7, #16]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	330c      	adds	r3, #12
 80029b8:	4619      	mov	r1, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80029c4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80029c6:	f7ff f955 	bl	8001c74 <HAL_DMA_Start_IT>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00f      	beq.n	80029f0 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d4:	f043 0208 	orr.w	r2, r3, #8
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e022      	b.n	8002a36 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d107      	bne.n	8002a0e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	69da      	ldr	r2, [r3, #28]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a0c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d107      	bne.n	8002a2c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0201 	orr.w	r2, r2, #1
 8002a2a:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	08002abb 	.word	0x08002abb
 8002a44:	08002a79 	.word	0x08002a79
 8002a48:	08002ad7 	.word	0x08002ad7

08002a4c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
}
 8002a5c:	bf00      	nop
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a84:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10e      	bne.n	8002aac <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7fe fc67 	bl	8001380 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7fe fc49 	bl	8001360 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 0203 	bic.w	r2, r2, #3
 8002af2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	f043 0208 	orr.w	r2, r3, #8
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f7ff ffa5 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b082      	sub	sp, #8
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2e:	881a      	ldrh	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3a:	1c9a      	adds	r2, r3, #2
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10e      	bne.n	8002b76 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b66:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7fe fbe5 	bl	8001340 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b90:	b292      	uxth	r2, r2
 8002b92:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b98:	1c9a      	adds	r2, r3, #2
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10e      	bne.n	8002bd4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002bc4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fe fbd6 	bl	8001380 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d13a      	bne.n	8002c6e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d109      	bne.n	8002c16 <I2S_IRQHandler+0x3a>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d102      	bne.n	8002c16 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff ffb4 	bl	8002b7e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c1c:	2b40      	cmp	r3, #64	; 0x40
 8002c1e:	d126      	bne.n	8002c6e <I2S_IRQHandler+0x92>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f003 0320 	and.w	r3, r3, #32
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d11f      	bne.n	8002c6e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c3c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	613b      	str	r3, [r7, #16]
 8002c52:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c60:	f043 0202 	orr.w	r2, r3, #2
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f7ff fefb 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d136      	bne.n	8002ce8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d109      	bne.n	8002c98 <I2S_IRQHandler+0xbc>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8e:	2b80      	cmp	r3, #128	; 0x80
 8002c90:	d102      	bne.n	8002c98 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ff45 	bl	8002b22 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b08      	cmp	r3, #8
 8002ca0:	d122      	bne.n	8002ce8 <I2S_IRQHandler+0x10c>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0320 	and.w	r3, r3, #32
 8002cac:	2b20      	cmp	r3, #32
 8002cae:	d11b      	bne.n	8002ce8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002cbe:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cda:	f043 0204 	orr.w	r2, r3, #4
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff febe 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ce8:	bf00      	nop
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a92      	ldr	r2, [pc, #584]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d101      	bne.n	8002d0e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002d0a:	4b92      	ldr	r3, [pc, #584]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d0c:	e001      	b.n	8002d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002d0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a8b      	ldr	r2, [pc, #556]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002d28:	4b8a      	ldr	r3, [pc, #552]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d2a:	e001      	b.n	8002d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002d2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d3c:	d004      	beq.n	8002d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f040 8099 	bne.w	8002e7a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d107      	bne.n	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f925 	bl	8002fac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d107      	bne.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f9c8 	bl	800310c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d82:	2b40      	cmp	r3, #64	; 0x40
 8002d84:	d13a      	bne.n	8002dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d035      	beq.n	8002dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a6e      	ldr	r2, [pc, #440]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d101      	bne.n	8002d9e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002d9a:	4b6e      	ldr	r3, [pc, #440]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d9c:	e001      	b.n	8002da2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002d9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4969      	ldr	r1, [pc, #420]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002daa:	428b      	cmp	r3, r1
 8002dac:	d101      	bne.n	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002dae:	4b69      	ldr	r3, [pc, #420]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002db0:	e001      	b.n	8002db6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002db6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002dba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002dca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dee:	f043 0202 	orr.w	r2, r3, #2
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7ff fe34 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	f040 80c3 	bne.w	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f003 0320 	and.w	r3, r3, #32
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	f000 80bd 	beq.w	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e22:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a49      	ldr	r2, [pc, #292]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d101      	bne.n	8002e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002e2e:	4b49      	ldr	r3, [pc, #292]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e30:	e001      	b.n	8002e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002e32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4944      	ldr	r1, [pc, #272]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e3e:	428b      	cmp	r3, r1
 8002e40:	d101      	bne.n	8002e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002e42:	4b44      	ldr	r3, [pc, #272]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e44:	e001      	b.n	8002e4a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002e46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e4a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e4e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e50:	2300      	movs	r3, #0
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	60bb      	str	r3, [r7, #8]
 8002e5c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6a:	f043 0204 	orr.w	r2, r3, #4
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f7ff fdf6 	bl	8002a64 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e78:	e089      	b.n	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d107      	bne.n	8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f8be 	bl	8003010 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d107      	bne.n	8002eae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f8fd 	bl	80030a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eb4:	2b40      	cmp	r3, #64	; 0x40
 8002eb6:	d12f      	bne.n	8002f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f003 0320 	and.w	r3, r3, #32
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d02a      	beq.n	8002f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ed0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d101      	bne.n	8002ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002edc:	4b1d      	ldr	r3, [pc, #116]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ede:	e001      	b.n	8002ee4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002ee0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4919      	ldr	r1, [pc, #100]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002eec:	428b      	cmp	r3, r1
 8002eee:	d101      	bne.n	8002ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002ef0:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ef2:	e001      	b.n	8002ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002ef4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ef8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002efc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f0a:	f043 0202 	orr.w	r2, r3, #2
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff fda6 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d136      	bne.n	8002f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	f003 0320 	and.w	r3, r3, #32
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d031      	beq.n	8002f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a07      	ldr	r2, [pc, #28]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d101      	bne.n	8002f3a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002f36:	4b07      	ldr	r3, [pc, #28]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f38:	e001      	b.n	8002f3e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002f3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4902      	ldr	r1, [pc, #8]	; (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f46:	428b      	cmp	r3, r1
 8002f48:	d106      	bne.n	8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002f4a:	4b02      	ldr	r3, [pc, #8]	; (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f4c:	e006      	b.n	8002f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002f4e:	bf00      	nop
 8002f50:	40003800 	.word	0x40003800
 8002f54:	40003400 	.word	0x40003400
 8002f58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f5c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f60:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f70:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	f043 0204 	orr.w	r2, r3, #4
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff fd6c 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f8c:	e000      	b.n	8002f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f8e:	bf00      	nop
}
 8002f90:	bf00      	nop
 8002f92:	3720      	adds	r7, #32
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	1c99      	adds	r1, r3, #2
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6251      	str	r1, [r2, #36]	; 0x24
 8002fbe:	881a      	ldrh	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d113      	bne.n	8003006 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d106      	bne.n	8003006 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7ff ffc9 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003006:	bf00      	nop
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	1c99      	adds	r1, r3, #2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6251      	str	r1, [r2, #36]	; 0x24
 8003022:	8819      	ldrh	r1, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a1d      	ldr	r2, [pc, #116]	; (80030a0 <I2SEx_TxISR_I2SExt+0x90>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d101      	bne.n	8003032 <I2SEx_TxISR_I2SExt+0x22>
 800302e:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <I2SEx_TxISR_I2SExt+0x94>)
 8003030:	e001      	b.n	8003036 <I2SEx_TxISR_I2SExt+0x26>
 8003032:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003036:	460a      	mov	r2, r1
 8003038:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d121      	bne.n	8003096 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a12      	ldr	r2, [pc, #72]	; (80030a0 <I2SEx_TxISR_I2SExt+0x90>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d101      	bne.n	8003060 <I2SEx_TxISR_I2SExt+0x50>
 800305c:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <I2SEx_TxISR_I2SExt+0x94>)
 800305e:	e001      	b.n	8003064 <I2SEx_TxISR_I2SExt+0x54>
 8003060:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	490d      	ldr	r1, [pc, #52]	; (80030a0 <I2SEx_TxISR_I2SExt+0x90>)
 800306c:	428b      	cmp	r3, r1
 800306e:	d101      	bne.n	8003074 <I2SEx_TxISR_I2SExt+0x64>
 8003070:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <I2SEx_TxISR_I2SExt+0x94>)
 8003072:	e001      	b.n	8003078 <I2SEx_TxISR_I2SExt+0x68>
 8003074:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003078:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800307c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003082:	b29b      	uxth	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d106      	bne.n	8003096 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff ff81 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40003800 	.word	0x40003800
 80030a4:	40003400 	.word	0x40003400

080030a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68d8      	ldr	r0, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ba:	1c99      	adds	r1, r3, #2
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	62d1      	str	r1, [r2, #44]	; 0x2c
 80030c0:	b282      	uxth	r2, r0
 80030c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d113      	bne.n	8003104 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d106      	bne.n	8003104 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff ff4a 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003104:	bf00      	nop
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a20      	ldr	r2, [pc, #128]	; (800319c <I2SEx_RxISR_I2SExt+0x90>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d101      	bne.n	8003122 <I2SEx_RxISR_I2SExt+0x16>
 800311e:	4b20      	ldr	r3, [pc, #128]	; (80031a0 <I2SEx_RxISR_I2SExt+0x94>)
 8003120:	e001      	b.n	8003126 <I2SEx_RxISR_I2SExt+0x1a>
 8003122:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003126:	68d8      	ldr	r0, [r3, #12]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312c:	1c99      	adds	r1, r3, #2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003132:	b282      	uxth	r2, r0
 8003134:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d121      	bne.n	8003192 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a12      	ldr	r2, [pc, #72]	; (800319c <I2SEx_RxISR_I2SExt+0x90>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d101      	bne.n	800315c <I2SEx_RxISR_I2SExt+0x50>
 8003158:	4b11      	ldr	r3, [pc, #68]	; (80031a0 <I2SEx_RxISR_I2SExt+0x94>)
 800315a:	e001      	b.n	8003160 <I2SEx_RxISR_I2SExt+0x54>
 800315c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	490d      	ldr	r1, [pc, #52]	; (800319c <I2SEx_RxISR_I2SExt+0x90>)
 8003168:	428b      	cmp	r3, r1
 800316a:	d101      	bne.n	8003170 <I2SEx_RxISR_I2SExt+0x64>
 800316c:	4b0c      	ldr	r3, [pc, #48]	; (80031a0 <I2SEx_RxISR_I2SExt+0x94>)
 800316e:	e001      	b.n	8003174 <I2SEx_RxISR_I2SExt+0x68>
 8003170:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003174:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003178:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d106      	bne.n	8003192 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ff03 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40003800 	.word	0x40003800
 80031a0:	40003400 	.word	0x40003400

080031a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e267      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d075      	beq.n	80032ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031c2:	4b88      	ldr	r3, [pc, #544]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 030c 	and.w	r3, r3, #12
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d00c      	beq.n	80031e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ce:	4b85      	ldr	r3, [pc, #532]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d112      	bne.n	8003200 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031da:	4b82      	ldr	r3, [pc, #520]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031e6:	d10b      	bne.n	8003200 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	4b7e      	ldr	r3, [pc, #504]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d05b      	beq.n	80032ac <HAL_RCC_OscConfig+0x108>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d157      	bne.n	80032ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e242      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003208:	d106      	bne.n	8003218 <HAL_RCC_OscConfig+0x74>
 800320a:	4b76      	ldr	r3, [pc, #472]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a75      	ldr	r2, [pc, #468]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003214:	6013      	str	r3, [r2, #0]
 8003216:	e01d      	b.n	8003254 <HAL_RCC_OscConfig+0xb0>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003220:	d10c      	bne.n	800323c <HAL_RCC_OscConfig+0x98>
 8003222:	4b70      	ldr	r3, [pc, #448]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a6f      	ldr	r2, [pc, #444]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003228:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	4b6d      	ldr	r3, [pc, #436]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a6c      	ldr	r2, [pc, #432]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	e00b      	b.n	8003254 <HAL_RCC_OscConfig+0xb0>
 800323c:	4b69      	ldr	r3, [pc, #420]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a68      	ldr	r2, [pc, #416]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003242:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003246:	6013      	str	r3, [r2, #0]
 8003248:	4b66      	ldr	r3, [pc, #408]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a65      	ldr	r2, [pc, #404]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 800324e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003252:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d013      	beq.n	8003284 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe fb22 	bl	80018a4 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003264:	f7fe fb1e 	bl	80018a4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b64      	cmp	r3, #100	; 0x64
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e207      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003276:	4b5b      	ldr	r3, [pc, #364]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0xc0>
 8003282:	e014      	b.n	80032ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003284:	f7fe fb0e 	bl	80018a4 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800328c:	f7fe fb0a 	bl	80018a4 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b64      	cmp	r3, #100	; 0x64
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e1f3      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800329e:	4b51      	ldr	r3, [pc, #324]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0xe8>
 80032aa:	e000      	b.n	80032ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d063      	beq.n	8003382 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ba:	4b4a      	ldr	r3, [pc, #296]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00b      	beq.n	80032de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032c6:	4b47      	ldr	r3, [pc, #284]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	d11c      	bne.n	800330c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032d2:	4b44      	ldr	r3, [pc, #272]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d116      	bne.n	800330c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032de:	4b41      	ldr	r3, [pc, #260]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d005      	beq.n	80032f6 <HAL_RCC_OscConfig+0x152>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d001      	beq.n	80032f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e1c7      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f6:	4b3b      	ldr	r3, [pc, #236]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4937      	ldr	r1, [pc, #220]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003306:	4313      	orrs	r3, r2
 8003308:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800330a:	e03a      	b.n	8003382 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d020      	beq.n	8003356 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003314:	4b34      	ldr	r3, [pc, #208]	; (80033e8 <HAL_RCC_OscConfig+0x244>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331a:	f7fe fac3 	bl	80018a4 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003322:	f7fe fabf 	bl	80018a4 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e1a8      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003334:	4b2b      	ldr	r3, [pc, #172]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003340:	4b28      	ldr	r3, [pc, #160]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	4925      	ldr	r1, [pc, #148]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003350:	4313      	orrs	r3, r2
 8003352:	600b      	str	r3, [r1, #0]
 8003354:	e015      	b.n	8003382 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003356:	4b24      	ldr	r3, [pc, #144]	; (80033e8 <HAL_RCC_OscConfig+0x244>)
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7fe faa2 	bl	80018a4 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003364:	f7fe fa9e 	bl	80018a4 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e187      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003376:	4b1b      	ldr	r3, [pc, #108]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d036      	beq.n	80033fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d016      	beq.n	80033c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003396:	4b15      	ldr	r3, [pc, #84]	; (80033ec <HAL_RCC_OscConfig+0x248>)
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800339c:	f7fe fa82 	bl	80018a4 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033a4:	f7fe fa7e 	bl	80018a4 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e167      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b6:	4b0b      	ldr	r3, [pc, #44]	; (80033e4 <HAL_RCC_OscConfig+0x240>)
 80033b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x200>
 80033c2:	e01b      	b.n	80033fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033c4:	4b09      	ldr	r3, [pc, #36]	; (80033ec <HAL_RCC_OscConfig+0x248>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ca:	f7fe fa6b 	bl	80018a4 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d0:	e00e      	b.n	80033f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033d2:	f7fe fa67 	bl	80018a4 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d907      	bls.n	80033f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e150      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
 80033e4:	40023800 	.word	0x40023800
 80033e8:	42470000 	.word	0x42470000
 80033ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f0:	4b88      	ldr	r3, [pc, #544]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80033f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1ea      	bne.n	80033d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 8097 	beq.w	8003538 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800340a:	2300      	movs	r3, #0
 800340c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800340e:	4b81      	ldr	r3, [pc, #516]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10f      	bne.n	800343a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	4b7d      	ldr	r3, [pc, #500]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	4a7c      	ldr	r2, [pc, #496]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003428:	6413      	str	r3, [r2, #64]	; 0x40
 800342a:	4b7a      	ldr	r3, [pc, #488]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003436:	2301      	movs	r3, #1
 8003438:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800343a:	4b77      	ldr	r3, [pc, #476]	; (8003618 <HAL_RCC_OscConfig+0x474>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003442:	2b00      	cmp	r3, #0
 8003444:	d118      	bne.n	8003478 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003446:	4b74      	ldr	r3, [pc, #464]	; (8003618 <HAL_RCC_OscConfig+0x474>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a73      	ldr	r2, [pc, #460]	; (8003618 <HAL_RCC_OscConfig+0x474>)
 800344c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003452:	f7fe fa27 	bl	80018a4 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800345a:	f7fe fa23 	bl	80018a4 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e10c      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346c:	4b6a      	ldr	r3, [pc, #424]	; (8003618 <HAL_RCC_OscConfig+0x474>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0f0      	beq.n	800345a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d106      	bne.n	800348e <HAL_RCC_OscConfig+0x2ea>
 8003480:	4b64      	ldr	r3, [pc, #400]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003484:	4a63      	ldr	r2, [pc, #396]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003486:	f043 0301 	orr.w	r3, r3, #1
 800348a:	6713      	str	r3, [r2, #112]	; 0x70
 800348c:	e01c      	b.n	80034c8 <HAL_RCC_OscConfig+0x324>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	2b05      	cmp	r3, #5
 8003494:	d10c      	bne.n	80034b0 <HAL_RCC_OscConfig+0x30c>
 8003496:	4b5f      	ldr	r3, [pc, #380]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349a:	4a5e      	ldr	r2, [pc, #376]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 800349c:	f043 0304 	orr.w	r3, r3, #4
 80034a0:	6713      	str	r3, [r2, #112]	; 0x70
 80034a2:	4b5c      	ldr	r3, [pc, #368]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a6:	4a5b      	ldr	r2, [pc, #364]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034a8:	f043 0301 	orr.w	r3, r3, #1
 80034ac:	6713      	str	r3, [r2, #112]	; 0x70
 80034ae:	e00b      	b.n	80034c8 <HAL_RCC_OscConfig+0x324>
 80034b0:	4b58      	ldr	r3, [pc, #352]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b4:	4a57      	ldr	r2, [pc, #348]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034b6:	f023 0301 	bic.w	r3, r3, #1
 80034ba:	6713      	str	r3, [r2, #112]	; 0x70
 80034bc:	4b55      	ldr	r3, [pc, #340]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c0:	4a54      	ldr	r2, [pc, #336]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034c2:	f023 0304 	bic.w	r3, r3, #4
 80034c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d015      	beq.n	80034fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d0:	f7fe f9e8 	bl	80018a4 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d6:	e00a      	b.n	80034ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034d8:	f7fe f9e4 	bl	80018a4 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e0cb      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ee:	4b49      	ldr	r3, [pc, #292]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80034f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0ee      	beq.n	80034d8 <HAL_RCC_OscConfig+0x334>
 80034fa:	e014      	b.n	8003526 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034fc:	f7fe f9d2 	bl	80018a4 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003502:	e00a      	b.n	800351a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003504:	f7fe f9ce 	bl	80018a4 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e0b5      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351a:	4b3e      	ldr	r3, [pc, #248]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 800351c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1ee      	bne.n	8003504 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003526:	7dfb      	ldrb	r3, [r7, #23]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d105      	bne.n	8003538 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800352c:	4b39      	ldr	r3, [pc, #228]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 800352e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003530:	4a38      	ldr	r2, [pc, #224]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003532:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003536:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80a1 	beq.w	8003684 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003542:	4b34      	ldr	r3, [pc, #208]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 030c 	and.w	r3, r3, #12
 800354a:	2b08      	cmp	r3, #8
 800354c:	d05c      	beq.n	8003608 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	2b02      	cmp	r3, #2
 8003554:	d141      	bne.n	80035da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003556:	4b31      	ldr	r3, [pc, #196]	; (800361c <HAL_RCC_OscConfig+0x478>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fe f9a2 	bl	80018a4 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003564:	f7fe f99e 	bl	80018a4 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e087      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003576:	4b27      	ldr	r3, [pc, #156]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69da      	ldr	r2, [r3, #28]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	019b      	lsls	r3, r3, #6
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003598:	085b      	lsrs	r3, r3, #1
 800359a:	3b01      	subs	r3, #1
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a4:	061b      	lsls	r3, r3, #24
 80035a6:	491b      	ldr	r1, [pc, #108]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ac:	4b1b      	ldr	r3, [pc, #108]	; (800361c <HAL_RCC_OscConfig+0x478>)
 80035ae:	2201      	movs	r2, #1
 80035b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b2:	f7fe f977 	bl	80018a4 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ba:	f7fe f973 	bl	80018a4 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e05c      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035cc:	4b11      	ldr	r3, [pc, #68]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x416>
 80035d8:	e054      	b.n	8003684 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035da:	4b10      	ldr	r3, [pc, #64]	; (800361c <HAL_RCC_OscConfig+0x478>)
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7fe f960 	bl	80018a4 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035e8:	f7fe f95c 	bl	80018a4 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e045      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fa:	4b06      	ldr	r3, [pc, #24]	; (8003614 <HAL_RCC_OscConfig+0x470>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x444>
 8003606:	e03d      	b.n	8003684 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d107      	bne.n	8003620 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e038      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
 8003614:	40023800 	.word	0x40023800
 8003618:	40007000 	.word	0x40007000
 800361c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003620:	4b1b      	ldr	r3, [pc, #108]	; (8003690 <HAL_RCC_OscConfig+0x4ec>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d028      	beq.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d121      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	429a      	cmp	r2, r3
 8003648:	d11a      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003650:	4013      	ands	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003656:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003658:	4293      	cmp	r3, r2
 800365a:	d111      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	085b      	lsrs	r3, r3, #1
 8003668:	3b01      	subs	r3, #1
 800366a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800366c:	429a      	cmp	r2, r3
 800366e:	d107      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40023800 	.word	0x40023800

08003694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0cc      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036a8:	4b68      	ldr	r3, [pc, #416]	; (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d90c      	bls.n	80036d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b6:	4b65      	ldr	r3, [pc, #404]	; (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b63      	ldr	r3, [pc, #396]	; (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0b8      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d020      	beq.n	800371e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0304 	and.w	r3, r3, #4
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d005      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036e8:	4b59      	ldr	r3, [pc, #356]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	4a58      	ldr	r2, [pc, #352]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0308 	and.w	r3, r3, #8
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003700:	4b53      	ldr	r3, [pc, #332]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	4a52      	ldr	r2, [pc, #328]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800370a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800370c:	4b50      	ldr	r3, [pc, #320]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	494d      	ldr	r1, [pc, #308]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	4313      	orrs	r3, r2
 800371c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d044      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d107      	bne.n	8003742 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003732:	4b47      	ldr	r3, [pc, #284]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d119      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e07f      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d003      	beq.n	8003752 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800374e:	2b03      	cmp	r3, #3
 8003750:	d107      	bne.n	8003762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003752:	4b3f      	ldr	r3, [pc, #252]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d109      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e06f      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003762:	4b3b      	ldr	r3, [pc, #236]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e067      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003772:	4b37      	ldr	r3, [pc, #220]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f023 0203 	bic.w	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	4934      	ldr	r1, [pc, #208]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	4313      	orrs	r3, r2
 8003782:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003784:	f7fe f88e 	bl	80018a4 <HAL_GetTick>
 8003788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378a:	e00a      	b.n	80037a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378c:	f7fe f88a 	bl	80018a4 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f241 3288 	movw	r2, #5000	; 0x1388
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e04f      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a2:	4b2b      	ldr	r3, [pc, #172]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 020c 	and.w	r2, r3, #12
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d1eb      	bne.n	800378c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037b4:	4b25      	ldr	r3, [pc, #148]	; (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d20c      	bcs.n	80037dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c2:	4b22      	ldr	r3, [pc, #136]	; (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	b2d2      	uxtb	r2, r2
 80037c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ca:	4b20      	ldr	r3, [pc, #128]	; (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d001      	beq.n	80037dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e032      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037e8:	4b19      	ldr	r3, [pc, #100]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	4916      	ldr	r1, [pc, #88]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003806:	4b12      	ldr	r3, [pc, #72]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	490e      	ldr	r1, [pc, #56]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	4313      	orrs	r3, r2
 8003818:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800381a:	f000 f821 	bl	8003860 <HAL_RCC_GetSysClockFreq>
 800381e:	4602      	mov	r2, r0
 8003820:	4b0b      	ldr	r3, [pc, #44]	; (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	091b      	lsrs	r3, r3, #4
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	490a      	ldr	r1, [pc, #40]	; (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 800382c:	5ccb      	ldrb	r3, [r1, r3]
 800382e:	fa22 f303 	lsr.w	r3, r2, r3
 8003832:	4a09      	ldr	r2, [pc, #36]	; (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003834:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003836:	4b09      	ldr	r3, [pc, #36]	; (800385c <HAL_RCC_ClockConfig+0x1c8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f7fd ffee 	bl	800181c <HAL_InitTick>

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40023c00 	.word	0x40023c00
 8003850:	40023800 	.word	0x40023800
 8003854:	08009e94 	.word	0x08009e94
 8003858:	20000400 	.word	0x20000400
 800385c:	20000404 	.word	0x20000404

08003860 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003864:	b094      	sub	sp, #80	; 0x50
 8003866:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	647b      	str	r3, [r7, #68]	; 0x44
 800386c:	2300      	movs	r3, #0
 800386e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003870:	2300      	movs	r3, #0
 8003872:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003878:	4b79      	ldr	r3, [pc, #484]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x200>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 030c 	and.w	r3, r3, #12
 8003880:	2b08      	cmp	r3, #8
 8003882:	d00d      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0x40>
 8003884:	2b08      	cmp	r3, #8
 8003886:	f200 80e1 	bhi.w	8003a4c <HAL_RCC_GetSysClockFreq+0x1ec>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_RCC_GetSysClockFreq+0x34>
 800388e:	2b04      	cmp	r3, #4
 8003890:	d003      	beq.n	800389a <HAL_RCC_GetSysClockFreq+0x3a>
 8003892:	e0db      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003894:	4b73      	ldr	r3, [pc, #460]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x204>)
 8003896:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003898:	e0db      	b.n	8003a52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800389a:	4b73      	ldr	r3, [pc, #460]	; (8003a68 <HAL_RCC_GetSysClockFreq+0x208>)
 800389c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800389e:	e0d8      	b.n	8003a52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038a0:	4b6f      	ldr	r3, [pc, #444]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038a8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038aa:	4b6d      	ldr	r3, [pc, #436]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d063      	beq.n	800397e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038b6:	4b6a      	ldr	r3, [pc, #424]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x200>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	099b      	lsrs	r3, r3, #6
 80038bc:	2200      	movs	r2, #0
 80038be:	63bb      	str	r3, [r7, #56]	; 0x38
 80038c0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80038c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038c8:	633b      	str	r3, [r7, #48]	; 0x30
 80038ca:	2300      	movs	r3, #0
 80038cc:	637b      	str	r3, [r7, #52]	; 0x34
 80038ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80038d2:	4622      	mov	r2, r4
 80038d4:	462b      	mov	r3, r5
 80038d6:	f04f 0000 	mov.w	r0, #0
 80038da:	f04f 0100 	mov.w	r1, #0
 80038de:	0159      	lsls	r1, r3, #5
 80038e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038e4:	0150      	lsls	r0, r2, #5
 80038e6:	4602      	mov	r2, r0
 80038e8:	460b      	mov	r3, r1
 80038ea:	4621      	mov	r1, r4
 80038ec:	1a51      	subs	r1, r2, r1
 80038ee:	6139      	str	r1, [r7, #16]
 80038f0:	4629      	mov	r1, r5
 80038f2:	eb63 0301 	sbc.w	r3, r3, r1
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003904:	4659      	mov	r1, fp
 8003906:	018b      	lsls	r3, r1, #6
 8003908:	4651      	mov	r1, sl
 800390a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800390e:	4651      	mov	r1, sl
 8003910:	018a      	lsls	r2, r1, #6
 8003912:	4651      	mov	r1, sl
 8003914:	ebb2 0801 	subs.w	r8, r2, r1
 8003918:	4659      	mov	r1, fp
 800391a:	eb63 0901 	sbc.w	r9, r3, r1
 800391e:	f04f 0200 	mov.w	r2, #0
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800392a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800392e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003932:	4690      	mov	r8, r2
 8003934:	4699      	mov	r9, r3
 8003936:	4623      	mov	r3, r4
 8003938:	eb18 0303 	adds.w	r3, r8, r3
 800393c:	60bb      	str	r3, [r7, #8]
 800393e:	462b      	mov	r3, r5
 8003940:	eb49 0303 	adc.w	r3, r9, r3
 8003944:	60fb      	str	r3, [r7, #12]
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	f04f 0300 	mov.w	r3, #0
 800394e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003952:	4629      	mov	r1, r5
 8003954:	024b      	lsls	r3, r1, #9
 8003956:	4621      	mov	r1, r4
 8003958:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800395c:	4621      	mov	r1, r4
 800395e:	024a      	lsls	r2, r1, #9
 8003960:	4610      	mov	r0, r2
 8003962:	4619      	mov	r1, r3
 8003964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003966:	2200      	movs	r2, #0
 8003968:	62bb      	str	r3, [r7, #40]	; 0x28
 800396a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800396c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003970:	f7fd f91a 	bl	8000ba8 <__aeabi_uldivmod>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4613      	mov	r3, r2
 800397a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800397c:	e058      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800397e:	4b38      	ldr	r3, [pc, #224]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	099b      	lsrs	r3, r3, #6
 8003984:	2200      	movs	r2, #0
 8003986:	4618      	mov	r0, r3
 8003988:	4611      	mov	r1, r2
 800398a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800398e:	623b      	str	r3, [r7, #32]
 8003990:	2300      	movs	r3, #0
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
 8003994:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003998:	4642      	mov	r2, r8
 800399a:	464b      	mov	r3, r9
 800399c:	f04f 0000 	mov.w	r0, #0
 80039a0:	f04f 0100 	mov.w	r1, #0
 80039a4:	0159      	lsls	r1, r3, #5
 80039a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039aa:	0150      	lsls	r0, r2, #5
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	4641      	mov	r1, r8
 80039b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80039b6:	4649      	mov	r1, r9
 80039b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039d0:	ebb2 040a 	subs.w	r4, r2, sl
 80039d4:	eb63 050b 	sbc.w	r5, r3, fp
 80039d8:	f04f 0200 	mov.w	r2, #0
 80039dc:	f04f 0300 	mov.w	r3, #0
 80039e0:	00eb      	lsls	r3, r5, #3
 80039e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039e6:	00e2      	lsls	r2, r4, #3
 80039e8:	4614      	mov	r4, r2
 80039ea:	461d      	mov	r5, r3
 80039ec:	4643      	mov	r3, r8
 80039ee:	18e3      	adds	r3, r4, r3
 80039f0:	603b      	str	r3, [r7, #0]
 80039f2:	464b      	mov	r3, r9
 80039f4:	eb45 0303 	adc.w	r3, r5, r3
 80039f8:	607b      	str	r3, [r7, #4]
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	f04f 0300 	mov.w	r3, #0
 8003a02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a06:	4629      	mov	r1, r5
 8003a08:	028b      	lsls	r3, r1, #10
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a10:	4621      	mov	r1, r4
 8003a12:	028a      	lsls	r2, r1, #10
 8003a14:	4610      	mov	r0, r2
 8003a16:	4619      	mov	r1, r3
 8003a18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	61bb      	str	r3, [r7, #24]
 8003a1e:	61fa      	str	r2, [r7, #28]
 8003a20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a24:	f7fd f8c0 	bl	8000ba8 <__aeabi_uldivmod>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a30:	4b0b      	ldr	r3, [pc, #44]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	0c1b      	lsrs	r3, r3, #16
 8003a36:	f003 0303 	and.w	r3, r3, #3
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003a40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a4a:	e002      	b.n	8003a52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a4e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3750      	adds	r7, #80	; 0x50
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800
 8003a64:	00f42400 	.word	0x00f42400
 8003a68:	007a1200 	.word	0x007a1200

08003a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a70:	4b03      	ldr	r3, [pc, #12]	; (8003a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a72:	681b      	ldr	r3, [r3, #0]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	20000400 	.word	0x20000400

08003a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a88:	f7ff fff0 	bl	8003a6c <HAL_RCC_GetHCLKFreq>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	4b05      	ldr	r3, [pc, #20]	; (8003aa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	0a9b      	lsrs	r3, r3, #10
 8003a94:	f003 0307 	and.w	r3, r3, #7
 8003a98:	4903      	ldr	r1, [pc, #12]	; (8003aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a9a:	5ccb      	ldrb	r3, [r1, r3]
 8003a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	08009ea4 	.word	0x08009ea4

08003aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ab0:	f7ff ffdc 	bl	8003a6c <HAL_RCC_GetHCLKFreq>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	4b05      	ldr	r3, [pc, #20]	; (8003acc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	0b5b      	lsrs	r3, r3, #13
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	4903      	ldr	r1, [pc, #12]	; (8003ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ac2:	5ccb      	ldrb	r3, [r1, r3]
 8003ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40023800 	.word	0x40023800
 8003ad0:	08009ea4 	.word	0x08009ea4

08003ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d035      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003afc:	4b62      	ldr	r3, [pc, #392]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b02:	f7fd fecf 	bl	80018a4 <HAL_GetTick>
 8003b06:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b0a:	f7fd fecb 	bl	80018a4 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e0b0      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b1c:	4b5b      	ldr	r3, [pc, #364]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1f0      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	019a      	lsls	r2, r3, #6
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	071b      	lsls	r3, r3, #28
 8003b34:	4955      	ldr	r1, [pc, #340]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b3c:	4b52      	ldr	r3, [pc, #328]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b42:	f7fd feaf 	bl	80018a4 <HAL_GetTick>
 8003b46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b48:	e008      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b4a:	f7fd feab 	bl	80018a4 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e090      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b5c:	4b4b      	ldr	r3, [pc, #300]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0f0      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 8083 	beq.w	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	4b44      	ldr	r3, [pc, #272]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	4a43      	ldr	r2, [pc, #268]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b84:	6413      	str	r3, [r2, #64]	; 0x40
 8003b86:	4b41      	ldr	r3, [pc, #260]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b92:	4b3f      	ldr	r3, [pc, #252]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a3e      	ldr	r2, [pc, #248]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b9c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b9e:	f7fd fe81 	bl	80018a4 <HAL_GetTick>
 8003ba2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003ba6:	f7fd fe7d 	bl	80018a4 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e062      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003bb8:	4b35      	ldr	r3, [pc, #212]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bc4:	4b31      	ldr	r3, [pc, #196]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bcc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d02f      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d028      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003be2:	4b2a      	ldr	r3, [pc, #168]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bec:	4b29      	ldr	r3, [pc, #164]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bf2:	4b28      	ldr	r3, [pc, #160]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003bf8:	4a24      	ldr	r2, [pc, #144]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bfe:	4b23      	ldr	r3, [pc, #140]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d114      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003c0a:	f7fd fe4b 	bl	80018a4 <HAL_GetTick>
 8003c0e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c10:	e00a      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c12:	f7fd fe47 	bl	80018a4 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d901      	bls.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e02a      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c28:	4b18      	ldr	r3, [pc, #96]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0ee      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c40:	d10d      	bne.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003c42:	4b12      	ldr	r3, [pc, #72]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c56:	490d      	ldr	r1, [pc, #52]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	608b      	str	r3, [r1, #8]
 8003c5c:	e005      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003c5e:	4b0b      	ldr	r3, [pc, #44]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4a0a      	ldr	r2, [pc, #40]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c64:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c68:	6093      	str	r3, [r2, #8]
 8003c6a:	4b08      	ldr	r3, [pc, #32]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c76:	4905      	ldr	r1, [pc, #20]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	42470068 	.word	0x42470068
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	40007000 	.word	0x40007000
 8003c94:	42470e40 	.word	0x42470e40

08003c98 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b087      	sub	sp, #28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d13e      	bne.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003cb6:	4b23      	ldr	r3, [pc, #140]	; (8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d12f      	bne.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003ccc:	4b1e      	ldr	r3, [pc, #120]	; (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003cce:	617b      	str	r3, [r7, #20]
          break;
 8003cd0:	e02f      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003cd2:	4b1c      	ldr	r3, [pc, #112]	; (8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cde:	d108      	bne.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003ce0:	4b18      	ldr	r3, [pc, #96]	; (8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ce8:	4a18      	ldr	r2, [pc, #96]	; (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cee:	613b      	str	r3, [r7, #16]
 8003cf0:	e007      	b.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003cf2:	4b14      	ldr	r3, [pc, #80]	; (8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cfa:	4a15      	ldr	r2, [pc, #84]	; (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d00:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003d02:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003d04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d08:	099b      	lsrs	r3, r3, #6
 8003d0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	fb02 f303 	mul.w	r3, r2, r3
 8003d14:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003d16:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d1c:	0f1b      	lsrs	r3, r3, #28
 8003d1e:	f003 0307 	and.w	r3, r3, #7
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d28:	617b      	str	r3, [r7, #20]
          break;
 8003d2a:	e002      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]
          break;
 8003d30:	bf00      	nop
        }
      }
      break;
 8003d32:	bf00      	nop
    }
  }
  return frequency;
 8003d34:	697b      	ldr	r3, [r7, #20]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	371c      	adds	r7, #28
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	40023800 	.word	0x40023800
 8003d48:	00bb8000 	.word	0x00bb8000
 8003d4c:	007a1200 	.word	0x007a1200
 8003d50:	00f42400 	.word	0x00f42400

08003d54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e03f      	b.n	8003de6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d106      	bne.n	8003d80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fd fc76 	bl	800166c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2224      	movs	r2, #36	; 0x24
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 fd7b 	bl	8004894 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	691a      	ldr	r2, [r3, #16]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	695a      	ldr	r2, [r3, #20]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b08a      	sub	sp, #40	; 0x28
 8003df2:	af02      	add	r7, sp, #8
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	603b      	str	r3, [r7, #0]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d17c      	bne.n	8003f08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_UART_Transmit+0x2c>
 8003e14:	88fb      	ldrh	r3, [r7, #6]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e075      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d101      	bne.n	8003e2c <HAL_UART_Transmit+0x3e>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e06e      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2221      	movs	r2, #33	; 0x21
 8003e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e42:	f7fd fd2f 	bl	80018a4 <HAL_GetTick>
 8003e46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	88fa      	ldrh	r2, [r7, #6]
 8003e4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	88fa      	ldrh	r2, [r7, #6]
 8003e52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e5c:	d108      	bne.n	8003e70 <HAL_UART_Transmit+0x82>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d104      	bne.n	8003e70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	e003      	b.n	8003e78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e74:	2300      	movs	r3, #0
 8003e76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e80:	e02a      	b.n	8003ed8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2180      	movs	r1, #128	; 0x80
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 faf9 	bl	8004484 <UART_WaitOnFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e036      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10b      	bne.n	8003eba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003eb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	61bb      	str	r3, [r7, #24]
 8003eb8:	e007      	b.n	8003eca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	781a      	ldrb	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1cf      	bne.n	8003e82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	2140      	movs	r1, #64	; 0x40
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 fac9 	bl	8004484 <UART_WaitOnFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e006      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	e000      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f08:	2302      	movs	r3, #2
  }
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
	...

08003f14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b0ba      	sub	sp, #232	; 0xe8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003f52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10f      	bne.n	8003f7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f5e:	f003 0320 	and.w	r3, r3, #32
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <HAL_UART_IRQHandler+0x66>
 8003f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f6a:	f003 0320 	and.w	r3, r3, #32
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 fbd3 	bl	800471e <UART_Receive_IT>
      return;
 8003f78:	e256      	b.n	8004428 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 80de 	beq.w	8004140 <HAL_UART_IRQHandler+0x22c>
 8003f84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d106      	bne.n	8003f9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f94:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80d1 	beq.w	8004140 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00b      	beq.n	8003fc2 <HAL_UART_IRQHandler+0xae>
 8003faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d005      	beq.n	8003fc2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f043 0201 	orr.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fc6:	f003 0304 	and.w	r3, r3, #4
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00b      	beq.n	8003fe6 <HAL_UART_IRQHandler+0xd2>
 8003fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d005      	beq.n	8003fe6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f043 0202 	orr.w	r2, r3, #2
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00b      	beq.n	800400a <HAL_UART_IRQHandler+0xf6>
 8003ff2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d005      	beq.n	800400a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	f043 0204 	orr.w	r2, r3, #4
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800400a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d011      	beq.n	800403a <HAL_UART_IRQHandler+0x126>
 8004016:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800401a:	f003 0320 	and.w	r3, r3, #32
 800401e:	2b00      	cmp	r3, #0
 8004020:	d105      	bne.n	800402e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	f043 0208 	orr.w	r2, r3, #8
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 81ed 	beq.w	800441e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004048:	f003 0320 	and.w	r3, r3, #32
 800404c:	2b00      	cmp	r3, #0
 800404e:	d008      	beq.n	8004062 <HAL_UART_IRQHandler+0x14e>
 8004050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004054:	f003 0320 	and.w	r3, r3, #32
 8004058:	2b00      	cmp	r3, #0
 800405a:	d002      	beq.n	8004062 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 fb5e 	bl	800471e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800406c:	2b40      	cmp	r3, #64	; 0x40
 800406e:	bf0c      	ite	eq
 8004070:	2301      	moveq	r3, #1
 8004072:	2300      	movne	r3, #0
 8004074:	b2db      	uxtb	r3, r3
 8004076:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b00      	cmp	r3, #0
 8004084:	d103      	bne.n	800408e <HAL_UART_IRQHandler+0x17a>
 8004086:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800408a:	2b00      	cmp	r3, #0
 800408c:	d04f      	beq.n	800412e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fa66 	bl	8004560 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409e:	2b40      	cmp	r3, #64	; 0x40
 80040a0:	d141      	bne.n	8004126 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3314      	adds	r3, #20
 80040a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80040b0:	e853 3f00 	ldrex	r3, [r3]
 80040b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80040b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80040bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	3314      	adds	r3, #20
 80040ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80040ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80040d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80040da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80040de:	e841 2300 	strex	r3, r2, [r1]
 80040e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80040e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1d9      	bne.n	80040a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d013      	beq.n	800411e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fa:	4a7d      	ldr	r2, [pc, #500]	; (80042f0 <HAL_UART_IRQHandler+0x3dc>)
 80040fc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004102:	4618      	mov	r0, r3
 8004104:	f7fd fe7e 	bl	8001e04 <HAL_DMA_Abort_IT>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d016      	beq.n	800413c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004118:	4610      	mov	r0, r2
 800411a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800411c:	e00e      	b.n	800413c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f99a 	bl	8004458 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004124:	e00a      	b.n	800413c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f996 	bl	8004458 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800412c:	e006      	b.n	800413c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f992 	bl	8004458 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800413a:	e170      	b.n	800441e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800413c:	bf00      	nop
    return;
 800413e:	e16e      	b.n	800441e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004144:	2b01      	cmp	r3, #1
 8004146:	f040 814a 	bne.w	80043de <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800414a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800414e:	f003 0310 	and.w	r3, r3, #16
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 8143 	beq.w	80043de <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 813c 	beq.w	80043de <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004166:	2300      	movs	r3, #0
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	60bb      	str	r3, [r7, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	60bb      	str	r3, [r7, #8]
 800417a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004186:	2b40      	cmp	r3, #64	; 0x40
 8004188:	f040 80b4 	bne.w	80042f4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004198:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 8140 	beq.w	8004422 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80041a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80041aa:	429a      	cmp	r2, r3
 80041ac:	f080 8139 	bcs.w	8004422 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80041b6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041c2:	f000 8088 	beq.w	80042d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	330c      	adds	r3, #12
 80041cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041d4:	e853 3f00 	ldrex	r3, [r3]
 80041d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80041dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80041e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	330c      	adds	r3, #12
 80041ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80041f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80041fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004202:	e841 2300 	strex	r3, r2, [r1]
 8004206:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800420a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1d9      	bne.n	80041c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3314      	adds	r3, #20
 8004218:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800421c:	e853 3f00 	ldrex	r3, [r3]
 8004220:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004224:	f023 0301 	bic.w	r3, r3, #1
 8004228:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	3314      	adds	r3, #20
 8004232:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004236:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800423a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800423e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004242:	e841 2300 	strex	r3, r2, [r1]
 8004246:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004248:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1e1      	bne.n	8004212 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	3314      	adds	r3, #20
 8004254:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004256:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004258:	e853 3f00 	ldrex	r3, [r3]
 800425c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800425e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004260:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004264:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3314      	adds	r3, #20
 800426e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004272:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004274:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004276:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004278:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800427a:	e841 2300 	strex	r3, r2, [r1]
 800427e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004280:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1e3      	bne.n	800424e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	330c      	adds	r3, #12
 800429a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80042a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042a6:	f023 0310 	bic.w	r3, r3, #16
 80042aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	330c      	adds	r3, #12
 80042b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80042b8:	65ba      	str	r2, [r7, #88]	; 0x58
 80042ba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80042be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042c0:	e841 2300 	strex	r3, r2, [r1]
 80042c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80042c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1e3      	bne.n	8004294 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fd fd27 	bl	8001d24 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042de:	b29b      	uxth	r3, r3
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	4619      	mov	r1, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f8c0 	bl	800446c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042ec:	e099      	b.n	8004422 <HAL_UART_IRQHandler+0x50e>
 80042ee:	bf00      	nop
 80042f0:	08004627 	.word	0x08004627
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004308:	b29b      	uxth	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	f000 808b 	beq.w	8004426 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004310:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 8086 	beq.w	8004426 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	330c      	adds	r3, #12
 8004320:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800432a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800432c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004330:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	330c      	adds	r3, #12
 800433a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800433e:	647a      	str	r2, [r7, #68]	; 0x44
 8004340:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004344:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800434c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e3      	bne.n	800431a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3314      	adds	r3, #20
 8004358:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435c:	e853 3f00 	ldrex	r3, [r3]
 8004360:	623b      	str	r3, [r7, #32]
   return(result);
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	f023 0301 	bic.w	r3, r3, #1
 8004368:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3314      	adds	r3, #20
 8004372:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004376:	633a      	str	r2, [r7, #48]	; 0x30
 8004378:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800437c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800437e:	e841 2300 	strex	r3, r2, [r1]
 8004382:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1e3      	bne.n	8004352 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	330c      	adds	r3, #12
 800439e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	e853 3f00 	ldrex	r3, [r3]
 80043a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0310 	bic.w	r3, r3, #16
 80043ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	330c      	adds	r3, #12
 80043b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80043bc:	61fa      	str	r2, [r7, #28]
 80043be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c0:	69b9      	ldr	r1, [r7, #24]
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	e841 2300 	strex	r3, r2, [r1]
 80043c8:	617b      	str	r3, [r7, #20]
   return(result);
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1e3      	bne.n	8004398 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043d4:	4619      	mov	r1, r3
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f848 	bl	800446c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043dc:	e023      	b.n	8004426 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <HAL_UART_IRQHandler+0x4ea>
 80043ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f929 	bl	800464e <UART_Transmit_IT>
    return;
 80043fc:	e014      	b.n	8004428 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00e      	beq.n	8004428 <HAL_UART_IRQHandler+0x514>
 800440a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800440e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f969 	bl	80046ee <UART_EndTransmit_IT>
    return;
 800441c:	e004      	b.n	8004428 <HAL_UART_IRQHandler+0x514>
    return;
 800441e:	bf00      	nop
 8004420:	e002      	b.n	8004428 <HAL_UART_IRQHandler+0x514>
      return;
 8004422:	bf00      	nop
 8004424:	e000      	b.n	8004428 <HAL_UART_IRQHandler+0x514>
      return;
 8004426:	bf00      	nop
  }
}
 8004428:	37e8      	adds	r7, #232	; 0xe8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop

08004430 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	460b      	mov	r3, r1
 8004476:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b090      	sub	sp, #64	; 0x40
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	603b      	str	r3, [r7, #0]
 8004490:	4613      	mov	r3, r2
 8004492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004494:	e050      	b.n	8004538 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449c:	d04c      	beq.n	8004538 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800449e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d007      	beq.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80044a4:	f7fd f9fe 	bl	80018a4 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d241      	bcs.n	8004538 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	330c      	adds	r3, #12
 80044ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044be:	e853 3f00 	ldrex	r3, [r3]
 80044c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	330c      	adds	r3, #12
 80044d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044d4:	637a      	str	r2, [r7, #52]	; 0x34
 80044d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044dc:	e841 2300 	strex	r3, r2, [r1]
 80044e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1e5      	bne.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	3314      	adds	r3, #20
 80044ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	e853 3f00 	ldrex	r3, [r3]
 80044f6:	613b      	str	r3, [r7, #16]
   return(result);
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f023 0301 	bic.w	r3, r3, #1
 80044fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3314      	adds	r3, #20
 8004506:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004508:	623a      	str	r2, [r7, #32]
 800450a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450c:	69f9      	ldr	r1, [r7, #28]
 800450e:	6a3a      	ldr	r2, [r7, #32]
 8004510:	e841 2300 	strex	r3, r2, [r1]
 8004514:	61bb      	str	r3, [r7, #24]
   return(result);
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1e5      	bne.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e00f      	b.n	8004558 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	4013      	ands	r3, r2
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	429a      	cmp	r2, r3
 8004546:	bf0c      	ite	eq
 8004548:	2301      	moveq	r3, #1
 800454a:	2300      	movne	r3, #0
 800454c:	b2db      	uxtb	r3, r3
 800454e:	461a      	mov	r2, r3
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	429a      	cmp	r2, r3
 8004554:	d09f      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3740      	adds	r7, #64	; 0x40
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004560:	b480      	push	{r7}
 8004562:	b095      	sub	sp, #84	; 0x54
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	330c      	adds	r3, #12
 800456e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004572:	e853 3f00 	ldrex	r3, [r3]
 8004576:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800457e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	330c      	adds	r3, #12
 8004586:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004588:	643a      	str	r2, [r7, #64]	; 0x40
 800458a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800458e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004590:	e841 2300 	strex	r3, r2, [r1]
 8004594:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e5      	bne.n	8004568 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	3314      	adds	r3, #20
 80045a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	e853 3f00 	ldrex	r3, [r3]
 80045aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f023 0301 	bic.w	r3, r3, #1
 80045b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	3314      	adds	r3, #20
 80045ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045c4:	e841 2300 	strex	r3, r2, [r1]
 80045c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80045ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1e5      	bne.n	800459c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d119      	bne.n	800460c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	330c      	adds	r3, #12
 80045de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	e853 3f00 	ldrex	r3, [r3]
 80045e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f023 0310 	bic.w	r3, r3, #16
 80045ee:	647b      	str	r3, [r7, #68]	; 0x44
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	330c      	adds	r3, #12
 80045f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045f8:	61ba      	str	r2, [r7, #24]
 80045fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fc:	6979      	ldr	r1, [r7, #20]
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	e841 2300 	strex	r3, r2, [r1]
 8004604:	613b      	str	r3, [r7, #16]
   return(result);
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1e5      	bne.n	80045d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	631a      	str	r2, [r3, #48]	; 0x30
}
 800461a:	bf00      	nop
 800461c:	3754      	adds	r7, #84	; 0x54
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b084      	sub	sp, #16
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004632:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f7ff ff09 	bl	8004458 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800464e:	b480      	push	{r7}
 8004650:	b085      	sub	sp, #20
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b21      	cmp	r3, #33	; 0x21
 8004660:	d13e      	bne.n	80046e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800466a:	d114      	bne.n	8004696 <UART_Transmit_IT+0x48>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d110      	bne.n	8004696 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	881b      	ldrh	r3, [r3, #0]
 800467e:	461a      	mov	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004688:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	1c9a      	adds	r2, r3, #2
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	621a      	str	r2, [r3, #32]
 8004694:	e008      	b.n	80046a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	1c59      	adds	r1, r3, #1
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6211      	str	r1, [r2, #32]
 80046a0:	781a      	ldrb	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4619      	mov	r1, r3
 80046b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10f      	bne.n	80046dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68da      	ldr	r2, [r3, #12]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	e000      	b.n	80046e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
  }
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b082      	sub	sp, #8
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68da      	ldr	r2, [r3, #12]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004704:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2220      	movs	r2, #32
 800470a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f7ff fe8e 	bl	8004430 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b08c      	sub	sp, #48	; 0x30
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b22      	cmp	r3, #34	; 0x22
 8004730:	f040 80ab 	bne.w	800488a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800473c:	d117      	bne.n	800476e <UART_Receive_IT+0x50>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d113      	bne.n	800476e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004746:	2300      	movs	r3, #0
 8004748:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	b29b      	uxth	r3, r3
 8004758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800475c:	b29a      	uxth	r2, r3
 800475e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004760:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004766:	1c9a      	adds	r2, r3, #2
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	629a      	str	r2, [r3, #40]	; 0x28
 800476c:	e026      	b.n	80047bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004772:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004774:	2300      	movs	r3, #0
 8004776:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004780:	d007      	beq.n	8004792 <UART_Receive_IT+0x74>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10a      	bne.n	80047a0 <UART_Receive_IT+0x82>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d106      	bne.n	80047a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	b2da      	uxtb	r2, r3
 800479a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800479c:	701a      	strb	r2, [r3, #0]
 800479e:	e008      	b.n	80047b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b6:	1c5a      	adds	r2, r3, #1
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	3b01      	subs	r3, #1
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	4619      	mov	r1, r3
 80047ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d15a      	bne.n	8004886 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68da      	ldr	r2, [r3, #12]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0220 	bic.w	r2, r2, #32
 80047de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68da      	ldr	r2, [r3, #12]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	695a      	ldr	r2, [r3, #20]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 0201 	bic.w	r2, r2, #1
 80047fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	2b01      	cmp	r3, #1
 800480e:	d135      	bne.n	800487c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	330c      	adds	r3, #12
 800481c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	e853 3f00 	ldrex	r3, [r3]
 8004824:	613b      	str	r3, [r7, #16]
   return(result);
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	f023 0310 	bic.w	r3, r3, #16
 800482c:	627b      	str	r3, [r7, #36]	; 0x24
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	330c      	adds	r3, #12
 8004834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004836:	623a      	str	r2, [r7, #32]
 8004838:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483a:	69f9      	ldr	r1, [r7, #28]
 800483c:	6a3a      	ldr	r2, [r7, #32]
 800483e:	e841 2300 	strex	r3, r2, [r1]
 8004842:	61bb      	str	r3, [r7, #24]
   return(result);
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1e5      	bne.n	8004816 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0310 	and.w	r3, r3, #16
 8004854:	2b10      	cmp	r3, #16
 8004856:	d10a      	bne.n	800486e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004872:	4619      	mov	r1, r3
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f7ff fdf9 	bl	800446c <HAL_UARTEx_RxEventCallback>
 800487a:	e002      	b.n	8004882 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7ff fde1 	bl	8004444 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	e002      	b.n	800488c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	e000      	b.n	800488c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800488a:	2302      	movs	r3, #2
  }
}
 800488c:	4618      	mov	r0, r3
 800488e:	3730      	adds	r7, #48	; 0x30
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004898:	b0c0      	sub	sp, #256	; 0x100
 800489a:	af00      	add	r7, sp, #0
 800489c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80048ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048b0:	68d9      	ldr	r1, [r3, #12]
 80048b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	ea40 0301 	orr.w	r3, r0, r1
 80048bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	431a      	orrs	r2, r3
 80048cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80048ec:	f021 010c 	bic.w	r1, r1, #12
 80048f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80048fa:	430b      	orrs	r3, r1
 80048fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800490a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800490e:	6999      	ldr	r1, [r3, #24]
 8004910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	ea40 0301 	orr.w	r3, r0, r1
 800491a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800491c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	4b8f      	ldr	r3, [pc, #572]	; (8004b60 <UART_SetConfig+0x2cc>)
 8004924:	429a      	cmp	r2, r3
 8004926:	d005      	beq.n	8004934 <UART_SetConfig+0xa0>
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	4b8d      	ldr	r3, [pc, #564]	; (8004b64 <UART_SetConfig+0x2d0>)
 8004930:	429a      	cmp	r2, r3
 8004932:	d104      	bne.n	800493e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004934:	f7ff f8ba 	bl	8003aac <HAL_RCC_GetPCLK2Freq>
 8004938:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800493c:	e003      	b.n	8004946 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800493e:	f7ff f8a1 	bl	8003a84 <HAL_RCC_GetPCLK1Freq>
 8004942:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004950:	f040 810c 	bne.w	8004b6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004958:	2200      	movs	r2, #0
 800495a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800495e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004962:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004966:	4622      	mov	r2, r4
 8004968:	462b      	mov	r3, r5
 800496a:	1891      	adds	r1, r2, r2
 800496c:	65b9      	str	r1, [r7, #88]	; 0x58
 800496e:	415b      	adcs	r3, r3
 8004970:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004972:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004976:	4621      	mov	r1, r4
 8004978:	eb12 0801 	adds.w	r8, r2, r1
 800497c:	4629      	mov	r1, r5
 800497e:	eb43 0901 	adc.w	r9, r3, r1
 8004982:	f04f 0200 	mov.w	r2, #0
 8004986:	f04f 0300 	mov.w	r3, #0
 800498a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800498e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004996:	4690      	mov	r8, r2
 8004998:	4699      	mov	r9, r3
 800499a:	4623      	mov	r3, r4
 800499c:	eb18 0303 	adds.w	r3, r8, r3
 80049a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80049a4:	462b      	mov	r3, r5
 80049a6:	eb49 0303 	adc.w	r3, r9, r3
 80049aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80049ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80049ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80049be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80049c2:	460b      	mov	r3, r1
 80049c4:	18db      	adds	r3, r3, r3
 80049c6:	653b      	str	r3, [r7, #80]	; 0x50
 80049c8:	4613      	mov	r3, r2
 80049ca:	eb42 0303 	adc.w	r3, r2, r3
 80049ce:	657b      	str	r3, [r7, #84]	; 0x54
 80049d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80049d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80049d8:	f7fc f8e6 	bl	8000ba8 <__aeabi_uldivmod>
 80049dc:	4602      	mov	r2, r0
 80049de:	460b      	mov	r3, r1
 80049e0:	4b61      	ldr	r3, [pc, #388]	; (8004b68 <UART_SetConfig+0x2d4>)
 80049e2:	fba3 2302 	umull	r2, r3, r3, r2
 80049e6:	095b      	lsrs	r3, r3, #5
 80049e8:	011c      	lsls	r4, r3, #4
 80049ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80049f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80049fc:	4642      	mov	r2, r8
 80049fe:	464b      	mov	r3, r9
 8004a00:	1891      	adds	r1, r2, r2
 8004a02:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a04:	415b      	adcs	r3, r3
 8004a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a0c:	4641      	mov	r1, r8
 8004a0e:	eb12 0a01 	adds.w	sl, r2, r1
 8004a12:	4649      	mov	r1, r9
 8004a14:	eb43 0b01 	adc.w	fp, r3, r1
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	f04f 0300 	mov.w	r3, #0
 8004a20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a2c:	4692      	mov	sl, r2
 8004a2e:	469b      	mov	fp, r3
 8004a30:	4643      	mov	r3, r8
 8004a32:	eb1a 0303 	adds.w	r3, sl, r3
 8004a36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	eb4b 0303 	adc.w	r3, fp, r3
 8004a40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004a54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004a58:	460b      	mov	r3, r1
 8004a5a:	18db      	adds	r3, r3, r3
 8004a5c:	643b      	str	r3, [r7, #64]	; 0x40
 8004a5e:	4613      	mov	r3, r2
 8004a60:	eb42 0303 	adc.w	r3, r2, r3
 8004a64:	647b      	str	r3, [r7, #68]	; 0x44
 8004a66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004a6e:	f7fc f89b 	bl	8000ba8 <__aeabi_uldivmod>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4611      	mov	r1, r2
 8004a78:	4b3b      	ldr	r3, [pc, #236]	; (8004b68 <UART_SetConfig+0x2d4>)
 8004a7a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	2264      	movs	r2, #100	; 0x64
 8004a82:	fb02 f303 	mul.w	r3, r2, r3
 8004a86:	1acb      	subs	r3, r1, r3
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004a8e:	4b36      	ldr	r3, [pc, #216]	; (8004b68 <UART_SetConfig+0x2d4>)
 8004a90:	fba3 2302 	umull	r2, r3, r3, r2
 8004a94:	095b      	lsrs	r3, r3, #5
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a9c:	441c      	add	r4, r3
 8004a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004aa8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004aac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ab0:	4642      	mov	r2, r8
 8004ab2:	464b      	mov	r3, r9
 8004ab4:	1891      	adds	r1, r2, r2
 8004ab6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ab8:	415b      	adcs	r3, r3
 8004aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004abc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ac0:	4641      	mov	r1, r8
 8004ac2:	1851      	adds	r1, r2, r1
 8004ac4:	6339      	str	r1, [r7, #48]	; 0x30
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	414b      	adcs	r3, r1
 8004aca:	637b      	str	r3, [r7, #52]	; 0x34
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ad8:	4659      	mov	r1, fp
 8004ada:	00cb      	lsls	r3, r1, #3
 8004adc:	4651      	mov	r1, sl
 8004ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ae2:	4651      	mov	r1, sl
 8004ae4:	00ca      	lsls	r2, r1, #3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4603      	mov	r3, r0
 8004aec:	4642      	mov	r2, r8
 8004aee:	189b      	adds	r3, r3, r2
 8004af0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004af4:	464b      	mov	r3, r9
 8004af6:	460a      	mov	r2, r1
 8004af8:	eb42 0303 	adc.w	r3, r2, r3
 8004afc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b14:	460b      	mov	r3, r1
 8004b16:	18db      	adds	r3, r3, r3
 8004b18:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	eb42 0303 	adc.w	r3, r2, r3
 8004b20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b2a:	f7fc f83d 	bl	8000ba8 <__aeabi_uldivmod>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <UART_SetConfig+0x2d4>)
 8004b34:	fba3 1302 	umull	r1, r3, r3, r2
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	2164      	movs	r1, #100	; 0x64
 8004b3c:	fb01 f303 	mul.w	r3, r1, r3
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	3332      	adds	r3, #50	; 0x32
 8004b46:	4a08      	ldr	r2, [pc, #32]	; (8004b68 <UART_SetConfig+0x2d4>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	f003 0207 	and.w	r2, r3, #7
 8004b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4422      	add	r2, r4
 8004b5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b5c:	e105      	b.n	8004d6a <UART_SetConfig+0x4d6>
 8004b5e:	bf00      	nop
 8004b60:	40011000 	.word	0x40011000
 8004b64:	40011400 	.word	0x40011400
 8004b68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b70:	2200      	movs	r2, #0
 8004b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004b7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004b7e:	4642      	mov	r2, r8
 8004b80:	464b      	mov	r3, r9
 8004b82:	1891      	adds	r1, r2, r2
 8004b84:	6239      	str	r1, [r7, #32]
 8004b86:	415b      	adcs	r3, r3
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
 8004b8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b8e:	4641      	mov	r1, r8
 8004b90:	1854      	adds	r4, r2, r1
 8004b92:	4649      	mov	r1, r9
 8004b94:	eb43 0501 	adc.w	r5, r3, r1
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	00eb      	lsls	r3, r5, #3
 8004ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ba6:	00e2      	lsls	r2, r4, #3
 8004ba8:	4614      	mov	r4, r2
 8004baa:	461d      	mov	r5, r3
 8004bac:	4643      	mov	r3, r8
 8004bae:	18e3      	adds	r3, r4, r3
 8004bb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	eb45 0303 	adc.w	r3, r5, r3
 8004bba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004bca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004bce:	f04f 0200 	mov.w	r2, #0
 8004bd2:	f04f 0300 	mov.w	r3, #0
 8004bd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004bda:	4629      	mov	r1, r5
 8004bdc:	008b      	lsls	r3, r1, #2
 8004bde:	4621      	mov	r1, r4
 8004be0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004be4:	4621      	mov	r1, r4
 8004be6:	008a      	lsls	r2, r1, #2
 8004be8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004bec:	f7fb ffdc 	bl	8000ba8 <__aeabi_uldivmod>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4b60      	ldr	r3, [pc, #384]	; (8004d78 <UART_SetConfig+0x4e4>)
 8004bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	011c      	lsls	r4, r3, #4
 8004bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c02:	2200      	movs	r2, #0
 8004c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c10:	4642      	mov	r2, r8
 8004c12:	464b      	mov	r3, r9
 8004c14:	1891      	adds	r1, r2, r2
 8004c16:	61b9      	str	r1, [r7, #24]
 8004c18:	415b      	adcs	r3, r3
 8004c1a:	61fb      	str	r3, [r7, #28]
 8004c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c20:	4641      	mov	r1, r8
 8004c22:	1851      	adds	r1, r2, r1
 8004c24:	6139      	str	r1, [r7, #16]
 8004c26:	4649      	mov	r1, r9
 8004c28:	414b      	adcs	r3, r1
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c38:	4659      	mov	r1, fp
 8004c3a:	00cb      	lsls	r3, r1, #3
 8004c3c:	4651      	mov	r1, sl
 8004c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c42:	4651      	mov	r1, sl
 8004c44:	00ca      	lsls	r2, r1, #3
 8004c46:	4610      	mov	r0, r2
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	4642      	mov	r2, r8
 8004c4e:	189b      	adds	r3, r3, r2
 8004c50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c54:	464b      	mov	r3, r9
 8004c56:	460a      	mov	r2, r1
 8004c58:	eb42 0303 	adc.w	r3, r2, r3
 8004c5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004c78:	4649      	mov	r1, r9
 8004c7a:	008b      	lsls	r3, r1, #2
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c82:	4641      	mov	r1, r8
 8004c84:	008a      	lsls	r2, r1, #2
 8004c86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004c8a:	f7fb ff8d 	bl	8000ba8 <__aeabi_uldivmod>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	460b      	mov	r3, r1
 8004c92:	4b39      	ldr	r3, [pc, #228]	; (8004d78 <UART_SetConfig+0x4e4>)
 8004c94:	fba3 1302 	umull	r1, r3, r3, r2
 8004c98:	095b      	lsrs	r3, r3, #5
 8004c9a:	2164      	movs	r1, #100	; 0x64
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	3332      	adds	r3, #50	; 0x32
 8004ca6:	4a34      	ldr	r2, [pc, #208]	; (8004d78 <UART_SetConfig+0x4e4>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cb2:	441c      	add	r4, r3
 8004cb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cb8:	2200      	movs	r2, #0
 8004cba:	673b      	str	r3, [r7, #112]	; 0x70
 8004cbc:	677a      	str	r2, [r7, #116]	; 0x74
 8004cbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004cc2:	4642      	mov	r2, r8
 8004cc4:	464b      	mov	r3, r9
 8004cc6:	1891      	adds	r1, r2, r2
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	415b      	adcs	r3, r3
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cd2:	4641      	mov	r1, r8
 8004cd4:	1851      	adds	r1, r2, r1
 8004cd6:	6039      	str	r1, [r7, #0]
 8004cd8:	4649      	mov	r1, r9
 8004cda:	414b      	adcs	r3, r1
 8004cdc:	607b      	str	r3, [r7, #4]
 8004cde:	f04f 0200 	mov.w	r2, #0
 8004ce2:	f04f 0300 	mov.w	r3, #0
 8004ce6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cea:	4659      	mov	r1, fp
 8004cec:	00cb      	lsls	r3, r1, #3
 8004cee:	4651      	mov	r1, sl
 8004cf0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cf4:	4651      	mov	r1, sl
 8004cf6:	00ca      	lsls	r2, r1, #3
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	4642      	mov	r2, r8
 8004d00:	189b      	adds	r3, r3, r2
 8004d02:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d04:	464b      	mov	r3, r9
 8004d06:	460a      	mov	r2, r1
 8004d08:	eb42 0303 	adc.w	r3, r2, r3
 8004d0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	663b      	str	r3, [r7, #96]	; 0x60
 8004d18:	667a      	str	r2, [r7, #100]	; 0x64
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	f04f 0300 	mov.w	r3, #0
 8004d22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d26:	4649      	mov	r1, r9
 8004d28:	008b      	lsls	r3, r1, #2
 8004d2a:	4641      	mov	r1, r8
 8004d2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d30:	4641      	mov	r1, r8
 8004d32:	008a      	lsls	r2, r1, #2
 8004d34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004d38:	f7fb ff36 	bl	8000ba8 <__aeabi_uldivmod>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4b0d      	ldr	r3, [pc, #52]	; (8004d78 <UART_SetConfig+0x4e4>)
 8004d42:	fba3 1302 	umull	r1, r3, r3, r2
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	2164      	movs	r1, #100	; 0x64
 8004d4a:	fb01 f303 	mul.w	r3, r1, r3
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	3332      	adds	r3, #50	; 0x32
 8004d54:	4a08      	ldr	r2, [pc, #32]	; (8004d78 <UART_SetConfig+0x4e4>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	f003 020f 	and.w	r2, r3, #15
 8004d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4422      	add	r2, r4
 8004d68:	609a      	str	r2, [r3, #8]
}
 8004d6a:	bf00      	nop
 8004d6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004d70:	46bd      	mov	sp, r7
 8004d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d76:	bf00      	nop
 8004d78:	51eb851f 	.word	0x51eb851f

08004d7c <D16_GENERIC>:
 8004d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d80:	b089      	sub	sp, #36	; 0x24
 8004d82:	68d4      	ldr	r4, [r2, #12]
 8004d84:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8004d86:	6993      	ldr	r3, [r2, #24]
 8004d88:	9407      	str	r4, [sp, #28]
 8004d8a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8004d8c:	9306      	str	r3, [sp, #24]
 8004d8e:	9402      	str	r4, [sp, #8]
 8004d90:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8004d94:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8004d98:	69d3      	ldr	r3, [r2, #28]
 8004d9a:	6896      	ldr	r6, [r2, #8]
 8004d9c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8004d9e:	9103      	str	r1, [sp, #12]
 8004da0:	2d00      	cmp	r5, #0
 8004da2:	d066      	beq.n	8004e72 <D16_GENERIC+0xf6>
 8004da4:	f004 0510 	and.w	r5, r4, #16
 8004da8:	f004 0420 	and.w	r4, r4, #32
 8004dac:	9504      	str	r5, [sp, #16]
 8004dae:	4938      	ldr	r1, [pc, #224]	; (8004e90 <D16_GENERIC+0x114>)
 8004db0:	9405      	str	r4, [sp, #20]
 8004db2:	f04f 0e00 	mov.w	lr, #0
 8004db6:	4635      	mov	r5, r6
 8004db8:	e04f      	b.n	8004e5a <D16_GENERIC+0xde>
 8004dba:	5d87      	ldrb	r7, [r0, r6]
 8004dbc:	7804      	ldrb	r4, [r0, #0]
 8004dbe:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8004dc2:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8004dc6:	b2e6      	uxtb	r6, r4
 8004dc8:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8004dcc:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004dd0:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8004dd4:	4433      	add	r3, r6
 8004dd6:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8004dda:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8004dde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004de2:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8004de6:	0aa3      	lsrs	r3, r4, #10
 8004de8:	4c2a      	ldr	r4, [pc, #168]	; (8004e94 <D16_GENERIC+0x118>)
 8004dea:	fb26 5404 	smlad	r4, r6, r4, r5
 8004dee:	4d2a      	ldr	r5, [pc, #168]	; (8004e98 <D16_GENERIC+0x11c>)
 8004df0:	fb26 f505 	smuad	r5, r6, r5
 8004df4:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8004df8:	eb04 080a 	add.w	r8, r4, sl
 8004dfc:	eba8 080b 	sub.w	r8, r8, fp
 8004e00:	4646      	mov	r6, r8
 8004e02:	17f7      	asrs	r7, r6, #31
 8004e04:	e9cd 6700 	strd	r6, r7, [sp]
 8004e08:	9e04      	ldr	r6, [sp, #16]
 8004e0a:	f10e 0c01 	add.w	ip, lr, #1
 8004e0e:	b16e      	cbz	r6, 8004e2c <D16_GENERIC+0xb0>
 8004e10:	6a16      	ldr	r6, [r2, #32]
 8004e12:	9f01      	ldr	r7, [sp, #4]
 8004e14:	fba8 8906 	umull	r8, r9, r8, r6
 8004e18:	fb06 9907 	mla	r9, r6, r7, r9
 8004e1c:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8004e20:	f149 0900 	adc.w	r9, r9, #0
 8004e24:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8004e28:	46a3      	mov	fp, r4
 8004e2a:	4654      	mov	r4, sl
 8004e2c:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8004e2e:	9f02      	ldr	r7, [sp, #8]
 8004e30:	0424      	lsls	r4, r4, #16
 8004e32:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8004e36:	f04f 0900 	mov.w	r9, #0
 8004e3a:	fb0e fe06 	mul.w	lr, lr, r6
 8004e3e:	fbc7 8904 	smlal	r8, r9, r7, r4
 8004e42:	9e03      	ldr	r6, [sp, #12]
 8004e44:	464f      	mov	r7, r9
 8004e46:	10bc      	asrs	r4, r7, #2
 8004e48:	f304 040f 	ssat	r4, #16, r4
 8004e4c:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8004e50:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8004e52:	fa1f fe8c 	uxth.w	lr, ip
 8004e56:	4574      	cmp	r4, lr
 8004e58:	d90a      	bls.n	8004e70 <D16_GENERIC+0xf4>
 8004e5a:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8004e5c:	2c01      	cmp	r4, #1
 8004e5e:	b2e6      	uxtb	r6, r4
 8004e60:	d1ab      	bne.n	8004dba <D16_GENERIC+0x3e>
 8004e62:	9e05      	ldr	r6, [sp, #20]
 8004e64:	f850 4b02 	ldr.w	r4, [r0], #2
 8004e68:	2e00      	cmp	r6, #0
 8004e6a:	d0ac      	beq.n	8004dc6 <D16_GENERIC+0x4a>
 8004e6c:	ba64      	rev16	r4, r4
 8004e6e:	e7aa      	b.n	8004dc6 <D16_GENERIC+0x4a>
 8004e70:	462e      	mov	r6, r5
 8004e72:	9907      	ldr	r1, [sp, #28]
 8004e74:	61d3      	str	r3, [r2, #28]
 8004e76:	9b06      	ldr	r3, [sp, #24]
 8004e78:	6096      	str	r6, [r2, #8]
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	60d1      	str	r1, [r2, #12]
 8004e7e:	f8c2 a010 	str.w	sl, [r2, #16]
 8004e82:	f8c2 b014 	str.w	fp, [r2, #20]
 8004e86:	6193      	str	r3, [r2, #24]
 8004e88:	b009      	add	sp, #36	; 0x24
 8004e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e8e:	bf00      	nop
 8004e90:	20000000 	.word	0x20000000
 8004e94:	00030001 	.word	0x00030001
 8004e98:	00010003 	.word	0x00010003

08004e9c <D24_GENERIC>:
 8004e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ea0:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8004ea2:	6993      	ldr	r3, [r2, #24]
 8004ea4:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8004ea6:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8004eaa:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8004eae:	6894      	ldr	r4, [r2, #8]
 8004eb0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8004eb4:	b089      	sub	sp, #36	; 0x24
 8004eb6:	9307      	str	r3, [sp, #28]
 8004eb8:	9503      	str	r5, [sp, #12]
 8004eba:	69d3      	ldr	r3, [r2, #28]
 8004ebc:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8004ebe:	9104      	str	r1, [sp, #16]
 8004ec0:	2e00      	cmp	r6, #0
 8004ec2:	f000 8096 	beq.w	8004ff2 <D24_GENERIC+0x156>
 8004ec6:	f005 0610 	and.w	r6, r5, #16
 8004eca:	f005 0520 	and.w	r5, r5, #32
 8004ece:	4954      	ldr	r1, [pc, #336]	; (8005020 <D24_GENERIC+0x184>)
 8004ed0:	9605      	str	r6, [sp, #20]
 8004ed2:	9506      	str	r5, [sp, #24]
 8004ed4:	f04f 0e00 	mov.w	lr, #0
 8004ed8:	f8cd 9008 	str.w	r9, [sp, #8]
 8004edc:	e06a      	b.n	8004fb4 <D24_GENERIC+0x118>
 8004ede:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8004ee2:	f810 8007 	ldrb.w	r8, [r0, r7]
 8004ee6:	f890 c000 	ldrb.w	ip, [r0]
 8004eea:	042d      	lsls	r5, r5, #16
 8004eec:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8004ef0:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8004ef4:	44ac      	add	ip, r5
 8004ef6:	4438      	add	r0, r7
 8004ef8:	fa5f f68c 	uxtb.w	r6, ip
 8004efc:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8004f00:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8004f04:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8004f08:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004f0c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8004f10:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8004f14:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8004f18:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8004f1c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8004f20:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8004f24:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8004f28:	4d3e      	ldr	r5, [pc, #248]	; (8005024 <D24_GENERIC+0x188>)
 8004f2a:	fb26 b705 	smlad	r7, r6, r5, fp
 8004f2e:	4d3e      	ldr	r5, [pc, #248]	; (8005028 <D24_GENERIC+0x18c>)
 8004f30:	fb26 4b05 	smlad	fp, r6, r5, r4
 8004f34:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8004f38:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8004f3c:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8004f40:	2401      	movs	r4, #1
 8004f42:	fb26 f604 	smuad	r6, r6, r4
 8004f46:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8004f4a:	9f02      	ldr	r7, [sp, #8]
 8004f4c:	eb0e 0c04 	add.w	ip, lr, r4
 8004f50:	eb08 0406 	add.w	r4, r8, r6
 8004f54:	eb05 060a 	add.w	r6, r5, sl
 8004f58:	1bf6      	subs	r6, r6, r7
 8004f5a:	4637      	mov	r7, r6
 8004f5c:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8004f60:	e9cd 7800 	strd	r7, r8, [sp]
 8004f64:	9f05      	ldr	r7, [sp, #20]
 8004f66:	b177      	cbz	r7, 8004f86 <D24_GENERIC+0xea>
 8004f68:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8004f6c:	9502      	str	r5, [sp, #8]
 8004f6e:	fba6 9a08 	umull	r9, sl, r6, r8
 8004f72:	9e01      	ldr	r6, [sp, #4]
 8004f74:	fb08 aa06 	mla	sl, r8, r6, sl
 8004f78:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8004f7c:	f14a 0700 	adc.w	r7, sl, #0
 8004f80:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8004f84:	4655      	mov	r5, sl
 8004f86:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8004f88:	9f03      	ldr	r7, [sp, #12]
 8004f8a:	03ad      	lsls	r5, r5, #14
 8004f8c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8004f90:	f04f 0900 	mov.w	r9, #0
 8004f94:	fb0e fe06 	mul.w	lr, lr, r6
 8004f98:	fbc7 8905 	smlal	r8, r9, r7, r5
 8004f9c:	9e04      	ldr	r6, [sp, #16]
 8004f9e:	464f      	mov	r7, r9
 8004fa0:	10bd      	asrs	r5, r7, #2
 8004fa2:	f305 050f 	ssat	r5, #16, r5
 8004fa6:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8004faa:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8004fac:	fa1f fe8c 	uxth.w	lr, ip
 8004fb0:	4575      	cmp	r5, lr
 8004fb2:	d91c      	bls.n	8004fee <D24_GENERIC+0x152>
 8004fb4:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8004fb6:	b2ef      	uxtb	r7, r5
 8004fb8:	2d01      	cmp	r5, #1
 8004fba:	b23e      	sxth	r6, r7
 8004fbc:	d18f      	bne.n	8004ede <D24_GENERIC+0x42>
 8004fbe:	9d06      	ldr	r5, [sp, #24]
 8004fc0:	b15d      	cbz	r5, 8004fda <D24_GENERIC+0x13e>
 8004fc2:	f01e 0f01 	tst.w	lr, #1
 8004fc6:	d122      	bne.n	800500e <D24_GENERIC+0x172>
 8004fc8:	7805      	ldrb	r5, [r0, #0]
 8004fca:	78c7      	ldrb	r7, [r0, #3]
 8004fcc:	7846      	ldrb	r6, [r0, #1]
 8004fce:	022d      	lsls	r5, r5, #8
 8004fd0:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8004fd4:	44b4      	add	ip, r6
 8004fd6:	3002      	adds	r0, #2
 8004fd8:	e78e      	b.n	8004ef8 <D24_GENERIC+0x5c>
 8004fda:	7846      	ldrb	r6, [r0, #1]
 8004fdc:	f890 c002 	ldrb.w	ip, [r0, #2]
 8004fe0:	f810 5b03 	ldrb.w	r5, [r0], #3
 8004fe4:	0236      	lsls	r6, r6, #8
 8004fe6:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 8004fea:	44ac      	add	ip, r5
 8004fec:	e784      	b.n	8004ef8 <D24_GENERIC+0x5c>
 8004fee:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004ff2:	61d3      	str	r3, [r2, #28]
 8004ff4:	9b07      	ldr	r3, [sp, #28]
 8004ff6:	6094      	str	r4, [r2, #8]
 8004ff8:	2000      	movs	r0, #0
 8004ffa:	f8c2 b00c 	str.w	fp, [r2, #12]
 8004ffe:	f8c2 a010 	str.w	sl, [r2, #16]
 8005002:	f8c2 9014 	str.w	r9, [r2, #20]
 8005006:	6193      	str	r3, [r2, #24]
 8005008:	b009      	add	sp, #36	; 0x24
 800500a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800500e:	78c5      	ldrb	r5, [r0, #3]
 8005010:	7887      	ldrb	r7, [r0, #2]
 8005012:	f810 6b04 	ldrb.w	r6, [r0], #4
 8005016:	022d      	lsls	r5, r5, #8
 8005018:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800501c:	44b4      	add	ip, r6
 800501e:	e76b      	b.n	8004ef8 <D24_GENERIC+0x5c>
 8005020:	20000000 	.word	0x20000000
 8005024:	00030001 	.word	0x00030001
 8005028:	00060007 	.word	0x00060007

0800502c <D32_GENERIC>:
 800502c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005030:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8005032:	6993      	ldr	r3, [r2, #24]
 8005034:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8005036:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800503a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800503e:	69d6      	ldr	r6, [r2, #28]
 8005040:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8005044:	b089      	sub	sp, #36	; 0x24
 8005046:	9307      	str	r3, [sp, #28]
 8005048:	9403      	str	r4, [sp, #12]
 800504a:	6893      	ldr	r3, [r2, #8]
 800504c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800504e:	9104      	str	r1, [sp, #16]
 8005050:	2d00      	cmp	r5, #0
 8005052:	f000 809f 	beq.w	8005194 <D32_GENERIC+0x168>
 8005056:	f004 0510 	and.w	r5, r4, #16
 800505a:	f004 0420 	and.w	r4, r4, #32
 800505e:	9505      	str	r5, [sp, #20]
 8005060:	4953      	ldr	r1, [pc, #332]	; (80051b0 <D32_GENERIC+0x184>)
 8005062:	9406      	str	r4, [sp, #24]
 8005064:	f04f 0c00 	mov.w	ip, #0
 8005068:	f8cd 9008 	str.w	r9, [sp, #8]
 800506c:	461d      	mov	r5, r3
 800506e:	4617      	mov	r7, r2
 8005070:	e077      	b.n	8005162 <D32_GENERIC+0x136>
 8005072:	f818 3003 	ldrb.w	r3, [r8, r3]
 8005076:	f810 800e 	ldrb.w	r8, [r0, lr]
 800507a:	f810 e002 	ldrb.w	lr, [r0, r2]
 800507e:	7800      	ldrb	r0, [r0, #0]
 8005080:	041b      	lsls	r3, r3, #16
 8005082:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8005086:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800508a:	4403      	add	r3, r0
 800508c:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8005090:	b2dc      	uxtb	r4, r3
 8005092:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005096:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800509a:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800509e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80050a2:	0e1b      	lsrs	r3, r3, #24
 80050a4:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 80050a8:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 80050ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80050b0:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80050b4:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 80050b8:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 80050bc:	f3c6 0309 	ubfx	r3, r6, #0, #10
 80050c0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80050c4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80050c8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80050cc:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 80050d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80050d4:	4b37      	ldr	r3, [pc, #220]	; (80051b4 <D32_GENERIC+0x188>)
 80050d6:	fb22 b403 	smlad	r4, r2, r3, fp
 80050da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050de:	fb2e 4803 	smlad	r8, lr, r3, r4
 80050e2:	4b35      	ldr	r3, [pc, #212]	; (80051b8 <D32_GENERIC+0x18c>)
 80050e4:	fb22 5503 	smlad	r5, r2, r3, r5
 80050e8:	4b34      	ldr	r3, [pc, #208]	; (80051bc <D32_GENERIC+0x190>)
 80050ea:	fb2e 5b03 	smlad	fp, lr, r3, r5
 80050ee:	2301      	movs	r3, #1
 80050f0:	fb22 f203 	smuad	r2, r2, r3
 80050f4:	4b32      	ldr	r3, [pc, #200]	; (80051c0 <D32_GENERIC+0x194>)
 80050f6:	fb2e 2503 	smlad	r5, lr, r3, r2
 80050fa:	9b02      	ldr	r3, [sp, #8]
 80050fc:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8005100:	eb04 080a 	add.w	r8, r4, sl
 8005104:	eba8 0803 	sub.w	r8, r8, r3
 8005108:	4642      	mov	r2, r8
 800510a:	17d3      	asrs	r3, r2, #31
 800510c:	e9cd 2300 	strd	r2, r3, [sp]
 8005110:	9b05      	ldr	r3, [sp, #20]
 8005112:	f10c 0e01 	add.w	lr, ip, #1
 8005116:	b16b      	cbz	r3, 8005134 <D32_GENERIC+0x108>
 8005118:	6a3a      	ldr	r2, [r7, #32]
 800511a:	9b01      	ldr	r3, [sp, #4]
 800511c:	9402      	str	r4, [sp, #8]
 800511e:	fba8 8902 	umull	r8, r9, r8, r2
 8005122:	fb02 9903 	mla	r9, r2, r3, r9
 8005126:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800512a:	f149 0900 	adc.w	r9, r9, #0
 800512e:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8005132:	4654      	mov	r4, sl
 8005134:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005136:	9a04      	ldr	r2, [sp, #16]
 8005138:	fb0c fc03 	mul.w	ip, ip, r3
 800513c:	9b03      	ldr	r3, [sp, #12]
 800513e:	0364      	lsls	r4, r4, #13
 8005140:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8005144:	f04f 0900 	mov.w	r9, #0
 8005148:	fbc3 8904 	smlal	r8, r9, r3, r4
 800514c:	464b      	mov	r3, r9
 800514e:	109b      	asrs	r3, r3, #2
 8005150:	f303 030f 	ssat	r3, #16, r3
 8005154:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8005158:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800515a:	fa1f fc8e 	uxth.w	ip, lr
 800515e:	4563      	cmp	r3, ip
 8005160:	d914      	bls.n	800518c <D32_GENERIC+0x160>
 8005162:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8005164:	b2e2      	uxtb	r2, r4
 8005166:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800516a:	eb00 080e 	add.w	r8, r0, lr
 800516e:	4253      	negs	r3, r2
 8005170:	2c01      	cmp	r4, #1
 8005172:	eb08 0403 	add.w	r4, r8, r3
 8005176:	f47f af7c 	bne.w	8005072 <D32_GENERIC+0x46>
 800517a:	1d02      	adds	r2, r0, #4
 800517c:	6803      	ldr	r3, [r0, #0]
 800517e:	9806      	ldr	r0, [sp, #24]
 8005180:	b110      	cbz	r0, 8005188 <D32_GENERIC+0x15c>
 8005182:	ba5b      	rev16	r3, r3
 8005184:	4610      	mov	r0, r2
 8005186:	e783      	b.n	8005090 <D32_GENERIC+0x64>
 8005188:	4610      	mov	r0, r2
 800518a:	e781      	b.n	8005090 <D32_GENERIC+0x64>
 800518c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8005190:	462b      	mov	r3, r5
 8005192:	463a      	mov	r2, r7
 8005194:	6093      	str	r3, [r2, #8]
 8005196:	9b07      	ldr	r3, [sp, #28]
 8005198:	f8c2 b00c 	str.w	fp, [r2, #12]
 800519c:	2000      	movs	r0, #0
 800519e:	61d6      	str	r6, [r2, #28]
 80051a0:	f8c2 a010 	str.w	sl, [r2, #16]
 80051a4:	f8c2 9014 	str.w	r9, [r2, #20]
 80051a8:	6193      	str	r3, [r2, #24]
 80051aa:	b009      	add	sp, #36	; 0x24
 80051ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051b0:	20000000 	.word	0x20000000
 80051b4:	00060003 	.word	0x00060003
 80051b8:	000a000c 	.word	0x000a000c
 80051bc:	000c000a 	.word	0x000c000a
 80051c0:	00030006 	.word	0x00030006

080051c4 <D48_GENERIC>:
 80051c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c8:	b089      	sub	sp, #36	; 0x24
 80051ca:	6953      	ldr	r3, [r2, #20]
 80051cc:	68d4      	ldr	r4, [r2, #12]
 80051ce:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80051d0:	9302      	str	r3, [sp, #8]
 80051d2:	9400      	str	r4, [sp, #0]
 80051d4:	6993      	ldr	r3, [r2, #24]
 80051d6:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80051d8:	9307      	str	r3, [sp, #28]
 80051da:	9403      	str	r4, [sp, #12]
 80051dc:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80051e0:	69d6      	ldr	r6, [r2, #28]
 80051e2:	6893      	ldr	r3, [r2, #8]
 80051e4:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80051e6:	9104      	str	r1, [sp, #16]
 80051e8:	2d00      	cmp	r5, #0
 80051ea:	f000 80c5 	beq.w	8005378 <D48_GENERIC+0x1b4>
 80051ee:	f004 0510 	and.w	r5, r4, #16
 80051f2:	f004 0420 	and.w	r4, r4, #32
 80051f6:	4967      	ldr	r1, [pc, #412]	; (8005394 <D48_GENERIC+0x1d0>)
 80051f8:	9505      	str	r5, [sp, #20]
 80051fa:	9406      	str	r4, [sp, #24]
 80051fc:	f04f 0c00 	mov.w	ip, #0
 8005200:	4657      	mov	r7, sl
 8005202:	9301      	str	r3, [sp, #4]
 8005204:	e09c      	b.n	8005340 <D48_GENERIC+0x17c>
 8005206:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800520a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800520e:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8005212:	f810 a00e 	ldrb.w	sl, [r0, lr]
 8005216:	7800      	ldrb	r0, [r0, #0]
 8005218:	0424      	lsls	r4, r4, #16
 800521a:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800521e:	f818 4005 	ldrb.w	r4, [r8, r5]
 8005222:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 8005226:	44a8      	add	r8, r5
 8005228:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800522c:	eb0b 0500 	add.w	r5, fp, r0
 8005230:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8005234:	fa5f f885 	uxtb.w	r8, r5
 8005238:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 800523c:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8005240:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8005244:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 8005248:	0e2d      	lsrs	r5, r5, #24
 800524a:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800524e:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8005252:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 8005256:	b2e6      	uxtb	r6, r4
 8005258:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 800525c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8005260:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8005264:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8005268:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 800526c:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8005270:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8005274:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8005278:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800527c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8005280:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8005284:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005288:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800528c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005290:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8005294:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8005298:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800529c:	4c3e      	ldr	r4, [pc, #248]	; (8005398 <D48_GENERIC+0x1d4>)
 800529e:	9d00      	ldr	r5, [sp, #0]
 80052a0:	fb2a 5404 	smlad	r4, sl, r4, r5
 80052a4:	4d3d      	ldr	r5, [pc, #244]	; (800539c <D48_GENERIC+0x1d8>)
 80052a6:	fb28 4405 	smlad	r4, r8, r5, r4
 80052aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052ae:	fb2e 4b03 	smlad	fp, lr, r3, r4
 80052b2:	4c3b      	ldr	r4, [pc, #236]	; (80053a0 <D48_GENERIC+0x1dc>)
 80052b4:	9b01      	ldr	r3, [sp, #4]
 80052b6:	fb2a 3304 	smlad	r3, sl, r4, r3
 80052ba:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 80052be:	fb28 3304 	smlad	r3, r8, r4, r3
 80052c2:	4c38      	ldr	r4, [pc, #224]	; (80053a4 <D48_GENERIC+0x1e0>)
 80052c4:	fb2e 3304 	smlad	r3, lr, r4, r3
 80052c8:	2501      	movs	r5, #1
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	fb2a fa05 	smuad	sl, sl, r5
 80052d0:	4b35      	ldr	r3, [pc, #212]	; (80053a8 <D48_GENERIC+0x1e4>)
 80052d2:	fb28 a803 	smlad	r8, r8, r3, sl
 80052d6:	4b35      	ldr	r3, [pc, #212]	; (80053ac <D48_GENERIC+0x1e8>)
 80052d8:	fb2e 8303 	smlad	r3, lr, r3, r8
 80052dc:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 80052e0:	9301      	str	r3, [sp, #4]
 80052e2:	9b02      	ldr	r3, [sp, #8]
 80052e4:	eb04 0807 	add.w	r8, r4, r7
 80052e8:	eba8 0803 	sub.w	r8, r8, r3
 80052ec:	9b05      	ldr	r3, [sp, #20]
 80052ee:	4465      	add	r5, ip
 80052f0:	ea4f 7be8 	mov.w	fp, r8, asr #31
 80052f4:	b163      	cbz	r3, 8005310 <D48_GENERIC+0x14c>
 80052f6:	6a17      	ldr	r7, [r2, #32]
 80052f8:	9402      	str	r4, [sp, #8]
 80052fa:	fba8 8907 	umull	r8, r9, r8, r7
 80052fe:	fb07 990b 	mla	r9, r7, fp, r9
 8005302:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8005306:	f149 0900 	adc.w	r9, r9, #0
 800530a:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800530e:	463c      	mov	r4, r7
 8005310:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8005314:	9b03      	ldr	r3, [sp, #12]
 8005316:	02e4      	lsls	r4, r4, #11
 8005318:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800531c:	f04f 0900 	mov.w	r9, #0
 8005320:	fb0c fc0e 	mul.w	ip, ip, lr
 8005324:	fbc3 8904 	smlal	r8, r9, r3, r4
 8005328:	9b04      	ldr	r3, [sp, #16]
 800532a:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800532e:	f304 040f 	ssat	r4, #16, r4
 8005332:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 8005336:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8005338:	fa1f fc85 	uxth.w	ip, r5
 800533c:	4564      	cmp	r4, ip
 800533e:	d919      	bls.n	8005374 <D48_GENERIC+0x1b0>
 8005340:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8005342:	fa5f fe84 	uxtb.w	lr, r4
 8005346:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800534a:	f1ce 0500 	rsb	r5, lr, #0
 800534e:	eb00 0b09 	add.w	fp, r0, r9
 8005352:	eb0b 0a05 	add.w	sl, fp, r5
 8005356:	2c01      	cmp	r4, #1
 8005358:	eb0a 0809 	add.w	r8, sl, r9
 800535c:	f47f af53 	bne.w	8005206 <D48_GENERIC+0x42>
 8005360:	9b06      	ldr	r3, [sp, #24]
 8005362:	6805      	ldr	r5, [r0, #0]
 8005364:	6844      	ldr	r4, [r0, #4]
 8005366:	3006      	adds	r0, #6
 8005368:	2b00      	cmp	r3, #0
 800536a:	f43f af63 	beq.w	8005234 <D48_GENERIC+0x70>
 800536e:	ba6d      	rev16	r5, r5
 8005370:	ba64      	rev16	r4, r4
 8005372:	e75f      	b.n	8005234 <D48_GENERIC+0x70>
 8005374:	9b01      	ldr	r3, [sp, #4]
 8005376:	46ba      	mov	sl, r7
 8005378:	6093      	str	r3, [r2, #8]
 800537a:	9b00      	ldr	r3, [sp, #0]
 800537c:	60d3      	str	r3, [r2, #12]
 800537e:	9b02      	ldr	r3, [sp, #8]
 8005380:	6153      	str	r3, [r2, #20]
 8005382:	9b07      	ldr	r3, [sp, #28]
 8005384:	61d6      	str	r6, [r2, #28]
 8005386:	2000      	movs	r0, #0
 8005388:	f8c2 a010 	str.w	sl, [r2, #16]
 800538c:	6193      	str	r3, [r2, #24]
 800538e:	b009      	add	sp, #36	; 0x24
 8005390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005394:	20000000 	.word	0x20000000
 8005398:	000f000a 	.word	0x000f000a
 800539c:	00060003 	.word	0x00060003
 80053a0:	00150019 	.word	0x00150019
 80053a4:	00190015 	.word	0x00190015
 80053a8:	00030006 	.word	0x00030006
 80053ac:	000a000f 	.word	0x000a000f

080053b0 <D64_GENERIC>:
 80053b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b4:	b089      	sub	sp, #36	; 0x24
 80053b6:	6913      	ldr	r3, [r2, #16]
 80053b8:	6895      	ldr	r5, [r2, #8]
 80053ba:	9303      	str	r3, [sp, #12]
 80053bc:	9501      	str	r5, [sp, #4]
 80053be:	6953      	ldr	r3, [r2, #20]
 80053c0:	68d5      	ldr	r5, [r2, #12]
 80053c2:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80053c4:	9304      	str	r3, [sp, #16]
 80053c6:	9500      	str	r5, [sp, #0]
 80053c8:	6993      	ldr	r3, [r2, #24]
 80053ca:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80053cc:	9307      	str	r3, [sp, #28]
 80053ce:	9505      	str	r5, [sp, #20]
 80053d0:	69d3      	ldr	r3, [r2, #28]
 80053d2:	9106      	str	r1, [sp, #24]
 80053d4:	2c00      	cmp	r4, #0
 80053d6:	f000 80d9 	beq.w	800558c <D64_GENERIC+0x1dc>
 80053da:	6a11      	ldr	r1, [r2, #32]
 80053dc:	9102      	str	r1, [sp, #8]
 80053de:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 80055cc <D64_GENERIC+0x21c>
 80053e2:	f04f 0c00 	mov.w	ip, #0
 80053e6:	4681      	mov	r9, r0
 80053e8:	e0c1      	b.n	800556e <D64_GENERIC+0x1be>
 80053ea:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 80053ee:	4274      	negs	r4, r6
 80053f0:	eb09 0708 	add.w	r7, r9, r8
 80053f4:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80053f8:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 80053fc:	5d38      	ldrb	r0, [r7, r4]
 80053fe:	5d29      	ldrb	r1, [r5, r4]
 8005400:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8005404:	f819 a008 	ldrb.w	sl, [r9, r8]
 8005408:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800540c:	f899 7000 	ldrb.w	r7, [r9]
 8005410:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8005414:	4425      	add	r5, r4
 8005416:	0409      	lsls	r1, r1, #16
 8005418:	0400      	lsls	r0, r0, #16
 800541a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800541e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8005422:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 8005426:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800542a:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800542e:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8005432:	4459      	add	r1, fp
 8005434:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8005438:	4438      	add	r0, r7
 800543a:	b2c5      	uxtb	r5, r0
 800543c:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8005440:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8005444:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8005448:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800544c:	0e00      	lsrs	r0, r0, #24
 800544e:	eb03 0806 	add.w	r8, r3, r6
 8005452:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 8005456:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800545a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800545e:	b2c8      	uxtb	r0, r1
 8005460:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8005464:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8005468:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 800546c:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8005470:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8005474:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8005478:	0e09      	lsrs	r1, r1, #24
 800547a:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800547e:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8005482:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8005486:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800548a:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800548e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8005492:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8005496:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800549a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800549e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80054a2:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 80054a6:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80054aa:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80054ae:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80054b2:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80054b6:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 80054ba:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80054be:	0a8b      	lsrs	r3, r1, #10
 80054c0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80054c4:	4939      	ldr	r1, [pc, #228]	; (80055ac <D64_GENERIC+0x1fc>)
 80054c6:	9c00      	ldr	r4, [sp, #0]
 80054c8:	fb28 4101 	smlad	r1, r8, r1, r4
 80054cc:	4c38      	ldr	r4, [pc, #224]	; (80055b0 <D64_GENERIC+0x200>)
 80054ce:	fb27 1104 	smlad	r1, r7, r4, r1
 80054d2:	4c38      	ldr	r4, [pc, #224]	; (80055b4 <D64_GENERIC+0x204>)
 80054d4:	fb20 1104 	smlad	r1, r0, r4, r1
 80054d8:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 80054dc:	fb2a 1106 	smlad	r1, sl, r6, r1
 80054e0:	4c35      	ldr	r4, [pc, #212]	; (80055b8 <D64_GENERIC+0x208>)
 80054e2:	9d01      	ldr	r5, [sp, #4]
 80054e4:	fb28 5404 	smlad	r4, r8, r4, r5
 80054e8:	4d33      	ldr	r5, [pc, #204]	; (80055b8 <D64_GENERIC+0x208>)
 80054ea:	fb2a 4415 	smladx	r4, sl, r5, r4
 80054ee:	4d33      	ldr	r5, [pc, #204]	; (80055bc <D64_GENERIC+0x20c>)
 80054f0:	fb27 4405 	smlad	r4, r7, r5, r4
 80054f4:	fb20 4415 	smladx	r4, r0, r5, r4
 80054f8:	2501      	movs	r5, #1
 80054fa:	9400      	str	r4, [sp, #0]
 80054fc:	fb28 f805 	smuad	r8, r8, r5
 8005500:	4c2f      	ldr	r4, [pc, #188]	; (80055c0 <D64_GENERIC+0x210>)
 8005502:	fb27 8704 	smlad	r7, r7, r4, r8
 8005506:	4c2f      	ldr	r4, [pc, #188]	; (80055c4 <D64_GENERIC+0x214>)
 8005508:	fb20 7004 	smlad	r0, r0, r4, r7
 800550c:	4c2e      	ldr	r4, [pc, #184]	; (80055c8 <D64_GENERIC+0x218>)
 800550e:	fb2a 0004 	smlad	r0, sl, r4, r0
 8005512:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 8005516:	9902      	ldr	r1, [sp, #8]
 8005518:	9001      	str	r0, [sp, #4]
 800551a:	b189      	cbz	r1, 8005540 <D64_GENERIC+0x190>
 800551c:	9803      	ldr	r0, [sp, #12]
 800551e:	9c04      	ldr	r4, [sp, #16]
 8005520:	9604      	str	r6, [sp, #16]
 8005522:	4430      	add	r0, r6
 8005524:	1b00      	subs	r0, r0, r4
 8005526:	17c5      	asrs	r5, r0, #31
 8005528:	460f      	mov	r7, r1
 800552a:	fba0 0101 	umull	r0, r1, r0, r1
 800552e:	fb07 1105 	mla	r1, r7, r5, r1
 8005532:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8005536:	f141 0100 	adc.w	r1, r1, #0
 800553a:	0049      	lsls	r1, r1, #1
 800553c:	9103      	str	r1, [sp, #12]
 800553e:	460e      	mov	r6, r1
 8005540:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8005542:	9905      	ldr	r1, [sp, #20]
 8005544:	9806      	ldr	r0, [sp, #24]
 8005546:	02b6      	lsls	r6, r6, #10
 8005548:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800554c:	f04f 0800 	mov.w	r8, #0
 8005550:	fb0c f404 	mul.w	r4, ip, r4
 8005554:	fbc1 7806 	smlal	r7, r8, r1, r6
 8005558:	4641      	mov	r1, r8
 800555a:	1089      	asrs	r1, r1, #2
 800555c:	f301 010f 	ssat	r1, #16, r1
 8005560:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8005564:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8005566:	f10c 0c01 	add.w	ip, ip, #1
 800556a:	4561      	cmp	r1, ip
 800556c:	dd0e      	ble.n	800558c <D64_GENERIC+0x1dc>
 800556e:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8005570:	2e01      	cmp	r6, #1
 8005572:	f47f af3a 	bne.w	80053ea <D64_GENERIC+0x3a>
 8005576:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8005578:	06b4      	lsls	r4, r6, #26
 800557a:	e899 0003 	ldmia.w	r9, {r0, r1}
 800557e:	f109 0908 	add.w	r9, r9, #8
 8005582:	f57f af5a 	bpl.w	800543a <D64_GENERIC+0x8a>
 8005586:	ba40      	rev16	r0, r0
 8005588:	ba49      	rev16	r1, r1
 800558a:	e756      	b.n	800543a <D64_GENERIC+0x8a>
 800558c:	61d3      	str	r3, [r2, #28]
 800558e:	9b03      	ldr	r3, [sp, #12]
 8005590:	9901      	ldr	r1, [sp, #4]
 8005592:	6113      	str	r3, [r2, #16]
 8005594:	9b04      	ldr	r3, [sp, #16]
 8005596:	6091      	str	r1, [r2, #8]
 8005598:	6153      	str	r3, [r2, #20]
 800559a:	9900      	ldr	r1, [sp, #0]
 800559c:	9b07      	ldr	r3, [sp, #28]
 800559e:	60d1      	str	r1, [r2, #12]
 80055a0:	2000      	movs	r0, #0
 80055a2:	6193      	str	r3, [r2, #24]
 80055a4:	b009      	add	sp, #36	; 0x24
 80055a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055aa:	bf00      	nop
 80055ac:	001c0015 	.word	0x001c0015
 80055b0:	000f000a 	.word	0x000f000a
 80055b4:	00060003 	.word	0x00060003
 80055b8:	0024002a 	.word	0x0024002a
 80055bc:	002e0030 	.word	0x002e0030
 80055c0:	00030006 	.word	0x00030006
 80055c4:	000a000f 	.word	0x000a000f
 80055c8:	0015001c 	.word	0x0015001c
 80055cc:	20000000 	.word	0x20000000

080055d0 <D80_GENERIC>:
 80055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d4:	b08b      	sub	sp, #44	; 0x2c
 80055d6:	6914      	ldr	r4, [r2, #16]
 80055d8:	9404      	str	r4, [sp, #16]
 80055da:	6954      	ldr	r4, [r2, #20]
 80055dc:	9405      	str	r4, [sp, #20]
 80055de:	6994      	ldr	r4, [r2, #24]
 80055e0:	9409      	str	r4, [sp, #36]	; 0x24
 80055e2:	6894      	ldr	r4, [r2, #8]
 80055e4:	9402      	str	r4, [sp, #8]
 80055e6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80055e8:	68d4      	ldr	r4, [r2, #12]
 80055ea:	9401      	str	r4, [sp, #4]
 80055ec:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80055ee:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80055f2:	9406      	str	r4, [sp, #24]
 80055f4:	9107      	str	r1, [sp, #28]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 810f 	beq.w	800581a <D80_GENERIC+0x24a>
 80055fc:	6a13      	ldr	r3, [r2, #32]
 80055fe:	9308      	str	r3, [sp, #32]
 8005600:	2300      	movs	r3, #0
 8005602:	9200      	str	r2, [sp, #0]
 8005604:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800586c <D80_GENERIC+0x29c>
 8005608:	f8cd b00c 	str.w	fp, [sp, #12]
 800560c:	461a      	mov	r2, r3
 800560e:	e0ed      	b.n	80057ec <D80_GENERIC+0x21c>
 8005610:	fa5f fc8c 	uxtb.w	ip, ip
 8005614:	fa0f f48c 	sxth.w	r4, ip
 8005618:	0066      	lsls	r6, r4, #1
 800561a:	eb06 0804 	add.w	r8, r6, r4
 800561e:	f1cc 0500 	rsb	r5, ip, #0
 8005622:	eb00 0108 	add.w	r1, r0, r8
 8005626:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800562a:	194b      	adds	r3, r1, r5
 800562c:	5d49      	ldrb	r1, [r1, r5]
 800562e:	f810 a008 	ldrb.w	sl, [r0, r8]
 8005632:	f813 b004 	ldrb.w	fp, [r3, r4]
 8005636:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800563a:	f890 8000 	ldrb.w	r8, [r0]
 800563e:	eb03 0e04 	add.w	lr, r3, r4
 8005642:	eb0e 0705 	add.w	r7, lr, r5
 8005646:	0409      	lsls	r1, r1, #16
 8005648:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800564c:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8005650:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8005654:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8005658:	eb0a 0004 	add.w	r0, sl, r4
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	f81a a004 	ldrb.w	sl, [sl, r4]
 8005662:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 8005666:	5d44      	ldrb	r4, [r0, r5]
 8005668:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800566c:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8005670:	4428      	add	r0, r5
 8005672:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8005676:	4441      	add	r1, r8
 8005678:	4430      	add	r0, r6
 800567a:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800567e:	441f      	add	r7, r3
 8005680:	b2cd      	uxtb	r5, r1
 8005682:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8005686:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800568a:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800568e:	9b03      	ldr	r3, [sp, #12]
 8005690:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8005694:	0e09      	lsrs	r1, r1, #24
 8005696:	4433      	add	r3, r6
 8005698:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800569c:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 80056a0:	b2fd      	uxtb	r5, r7
 80056a2:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 80056a6:	469b      	mov	fp, r3
 80056a8:	f3c7 2307 	ubfx	r3, r7, #8, #8
 80056ac:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80056b0:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 80056b4:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 80056b8:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 80056bc:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 80056c0:	0e3b      	lsrs	r3, r7, #24
 80056c2:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 80056c6:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 80056ca:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80056ce:	fa5f fe84 	uxtb.w	lr, r4
 80056d2:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 80056d6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80056da:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80056de:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 80056e2:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 80056e6:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80056ea:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 80056ee:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80056f2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80056f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056fa:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80056fe:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005702:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005706:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800570a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800570e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8005712:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8005716:	0aa3      	lsrs	r3, r4, #10
 8005718:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800571c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005720:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005724:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 8005728:	9303      	str	r3, [sp, #12]
 800572a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800572e:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8005732:	4b42      	ldr	r3, [pc, #264]	; (800583c <D80_GENERIC+0x26c>)
 8005734:	9901      	ldr	r1, [sp, #4]
 8005736:	fb2b 1303 	smlad	r3, fp, r3, r1
 800573a:	4941      	ldr	r1, [pc, #260]	; (8005840 <D80_GENERIC+0x270>)
 800573c:	fb28 3301 	smlad	r3, r8, r1, r3
 8005740:	4940      	ldr	r1, [pc, #256]	; (8005844 <D80_GENERIC+0x274>)
 8005742:	fb2c 3301 	smlad	r3, ip, r1, r3
 8005746:	4940      	ldr	r1, [pc, #256]	; (8005848 <D80_GENERIC+0x278>)
 8005748:	fb27 3301 	smlad	r3, r7, r1, r3
 800574c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005750:	fb2e 3301 	smlad	r3, lr, r1, r3
 8005754:	493d      	ldr	r1, [pc, #244]	; (800584c <D80_GENERIC+0x27c>)
 8005756:	9c02      	ldr	r4, [sp, #8]
 8005758:	fb2b 4401 	smlad	r4, fp, r1, r4
 800575c:	493c      	ldr	r1, [pc, #240]	; (8005850 <D80_GENERIC+0x280>)
 800575e:	fb28 4401 	smlad	r4, r8, r1, r4
 8005762:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 8005766:	fb2c 4101 	smlad	r1, ip, r1, r4
 800576a:	4c3a      	ldr	r4, [pc, #232]	; (8005854 <D80_GENERIC+0x284>)
 800576c:	fb27 1104 	smlad	r1, r7, r4, r1
 8005770:	4c39      	ldr	r4, [pc, #228]	; (8005858 <D80_GENERIC+0x288>)
 8005772:	fb2e 1104 	smlad	r1, lr, r4, r1
 8005776:	9101      	str	r1, [sp, #4]
 8005778:	2101      	movs	r1, #1
 800577a:	fb2b fb01 	smuad	fp, fp, r1
 800577e:	4937      	ldr	r1, [pc, #220]	; (800585c <D80_GENERIC+0x28c>)
 8005780:	fb28 b801 	smlad	r8, r8, r1, fp
 8005784:	4d36      	ldr	r5, [pc, #216]	; (8005860 <D80_GENERIC+0x290>)
 8005786:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800578a:	4d36      	ldr	r5, [pc, #216]	; (8005864 <D80_GENERIC+0x294>)
 800578c:	fb27 c705 	smlad	r7, r7, r5, ip
 8005790:	4d35      	ldr	r5, [pc, #212]	; (8005868 <D80_GENERIC+0x298>)
 8005792:	fb2e 7105 	smlad	r1, lr, r5, r7
 8005796:	9102      	str	r1, [sp, #8]
 8005798:	9908      	ldr	r1, [sp, #32]
 800579a:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800579e:	b181      	cbz	r1, 80057c2 <D80_GENERIC+0x1f2>
 80057a0:	9c04      	ldr	r4, [sp, #16]
 80057a2:	9d05      	ldr	r5, [sp, #20]
 80057a4:	9305      	str	r3, [sp, #20]
 80057a6:	441c      	add	r4, r3
 80057a8:	1b64      	subs	r4, r4, r5
 80057aa:	17e7      	asrs	r7, r4, #31
 80057ac:	fba4 4501 	umull	r4, r5, r4, r1
 80057b0:	fb01 5507 	mla	r5, r1, r7, r5
 80057b4:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80057b8:	f145 0500 	adc.w	r5, r5, #0
 80057bc:	0069      	lsls	r1, r5, #1
 80057be:	9104      	str	r1, [sp, #16]
 80057c0:	460b      	mov	r3, r1
 80057c2:	9e00      	ldr	r6, [sp, #0]
 80057c4:	9f06      	ldr	r7, [sp, #24]
 80057c6:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 80057c8:	025b      	lsls	r3, r3, #9
 80057ca:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80057ce:	2500      	movs	r5, #0
 80057d0:	fb02 f101 	mul.w	r1, r2, r1
 80057d4:	fbc7 4503 	smlal	r4, r5, r7, r3
 80057d8:	9c07      	ldr	r4, [sp, #28]
 80057da:	10ab      	asrs	r3, r5, #2
 80057dc:	f303 030f 	ssat	r3, #16, r3
 80057e0:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 80057e4:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 80057e6:	3201      	adds	r2, #1
 80057e8:	4293      	cmp	r3, r2
 80057ea:	dd13      	ble.n	8005814 <D80_GENERIC+0x244>
 80057ec:	9b00      	ldr	r3, [sp, #0]
 80057ee:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 80057f2:	f1bc 0f01 	cmp.w	ip, #1
 80057f6:	f47f af0b 	bne.w	8005610 <D80_GENERIC+0x40>
 80057fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057fc:	6884      	ldr	r4, [r0, #8]
 80057fe:	069b      	lsls	r3, r3, #26
 8005800:	e890 0082 	ldmia.w	r0, {r1, r7}
 8005804:	f100 000a 	add.w	r0, r0, #10
 8005808:	f57f af3a 	bpl.w	8005680 <D80_GENERIC+0xb0>
 800580c:	ba49      	rev16	r1, r1
 800580e:	ba7f      	rev16	r7, r7
 8005810:	ba64      	rev16	r4, r4
 8005812:	e735      	b.n	8005680 <D80_GENERIC+0xb0>
 8005814:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005818:	4632      	mov	r2, r6
 800581a:	9b02      	ldr	r3, [sp, #8]
 800581c:	6093      	str	r3, [r2, #8]
 800581e:	9b01      	ldr	r3, [sp, #4]
 8005820:	60d3      	str	r3, [r2, #12]
 8005822:	9b04      	ldr	r3, [sp, #16]
 8005824:	6113      	str	r3, [r2, #16]
 8005826:	9b05      	ldr	r3, [sp, #20]
 8005828:	6153      	str	r3, [r2, #20]
 800582a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800582c:	f8c2 b01c 	str.w	fp, [r2, #28]
 8005830:	2000      	movs	r0, #0
 8005832:	6193      	str	r3, [r2, #24]
 8005834:	b00b      	add	sp, #44	; 0x2c
 8005836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800583a:	bf00      	nop
 800583c:	002d0024 	.word	0x002d0024
 8005840:	001c0015 	.word	0x001c0015
 8005844:	000f000a 	.word	0x000f000a
 8005848:	00060003 	.word	0x00060003
 800584c:	0037003f 	.word	0x0037003f
 8005850:	00450049 	.word	0x00450049
 8005854:	00490045 	.word	0x00490045
 8005858:	003f0037 	.word	0x003f0037
 800585c:	00030006 	.word	0x00030006
 8005860:	000a000f 	.word	0x000a000f
 8005864:	0015001c 	.word	0x0015001c
 8005868:	0024002d 	.word	0x0024002d
 800586c:	20000000 	.word	0x20000000

08005870 <D128_GENERIC>:
 8005870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005874:	b093      	sub	sp, #76	; 0x4c
 8005876:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8005878:	9005      	str	r0, [sp, #20]
 800587a:	4610      	mov	r0, r2
 800587c:	9201      	str	r2, [sp, #4]
 800587e:	6912      	ldr	r2, [r2, #16]
 8005880:	920c      	str	r2, [sp, #48]	; 0x30
 8005882:	4602      	mov	r2, r0
 8005884:	6940      	ldr	r0, [r0, #20]
 8005886:	900d      	str	r0, [sp, #52]	; 0x34
 8005888:	4610      	mov	r0, r2
 800588a:	4614      	mov	r4, r2
 800588c:	6992      	ldr	r2, [r2, #24]
 800588e:	9211      	str	r2, [sp, #68]	; 0x44
 8005890:	69c2      	ldr	r2, [r0, #28]
 8005892:	9202      	str	r2, [sp, #8]
 8005894:	68e2      	ldr	r2, [r4, #12]
 8005896:	6880      	ldr	r0, [r0, #8]
 8005898:	9203      	str	r2, [sp, #12]
 800589a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800589c:	9004      	str	r0, [sp, #16]
 800589e:	920e      	str	r2, [sp, #56]	; 0x38
 80058a0:	910f      	str	r1, [sp, #60]	; 0x3c
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 819b 	beq.w	8005bde <D128_GENERIC+0x36e>
 80058a8:	6a23      	ldr	r3, [r4, #32]
 80058aa:	9310      	str	r3, [sp, #64]	; 0x40
 80058ac:	2300      	movs	r3, #0
 80058ae:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8005c58 <D128_GENERIC+0x3e8>
 80058b2:	9306      	str	r3, [sp, #24]
 80058b4:	e17a      	b.n	8005bac <D128_GENERIC+0x33c>
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	9d05      	ldr	r5, [sp, #20]
 80058ba:	b214      	sxth	r4, r2
 80058bc:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 80058c0:	4250      	negs	r0, r2
 80058c2:	eb05 010a 	add.w	r1, r5, sl
 80058c6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80058ca:	eb01 0800 	add.w	r8, r1, r0
 80058ce:	eb0b 0c04 	add.w	ip, fp, r4
 80058d2:	eb08 070c 	add.w	r7, r8, ip
 80058d6:	183b      	adds	r3, r7, r0
 80058d8:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80058dc:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 80058e0:	eb0e 0604 	add.w	r6, lr, r4
 80058e4:	9307      	str	r3, [sp, #28]
 80058e6:	1833      	adds	r3, r6, r0
 80058e8:	9305      	str	r3, [sp, #20]
 80058ea:	462b      	mov	r3, r5
 80058ec:	f815 a00a 	ldrb.w	sl, [r5, sl]
 80058f0:	f8cd a020 	str.w	sl, [sp, #32]
 80058f4:	f818 a00c 	ldrb.w	sl, [r8, ip]
 80058f8:	f813 c002 	ldrb.w	ip, [r3, r2]
 80058fc:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8005900:	5c3a      	ldrb	r2, [r7, r0]
 8005902:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8005906:	781f      	ldrb	r7, [r3, #0]
 8005908:	9b07      	ldr	r3, [sp, #28]
 800590a:	9d05      	ldr	r5, [sp, #20]
 800590c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8005910:	5c09      	ldrb	r1, [r1, r0]
 8005912:	9709      	str	r7, [sp, #36]	; 0x24
 8005914:	9307      	str	r3, [sp, #28]
 8005916:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800591a:	5c33      	ldrb	r3, [r6, r0]
 800591c:	0412      	lsls	r2, r2, #16
 800591e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8005922:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8005926:	9d08      	ldr	r5, [sp, #32]
 8005928:	eb06 0a04 	add.w	sl, r6, r4
 800592c:	0409      	lsls	r1, r1, #16
 800592e:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8005932:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8005936:	5d36      	ldrb	r6, [r6, r4]
 8005938:	9c05      	ldr	r4, [sp, #20]
 800593a:	042d      	lsls	r5, r5, #16
 800593c:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8005940:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8005944:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8005948:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800594c:	eb0a 0c00 	add.w	ip, sl, r0
 8005950:	041b      	lsls	r3, r3, #16
 8005952:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8005956:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800595a:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800595e:	9d07      	ldr	r5, [sp, #28]
 8005960:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8005964:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8005968:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800596a:	4458      	add	r0, fp
 800596c:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8005970:	9005      	str	r0, [sp, #20]
 8005972:	4439      	add	r1, r7
 8005974:	442a      	add	r2, r5
 8005976:	44b2      	add	sl, r6
 8005978:	1918      	adds	r0, r3, r4
 800597a:	b2cb      	uxtb	r3, r1
 800597c:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8005980:	9e02      	ldr	r6, [sp, #8]
 8005982:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005986:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800598a:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800598e:	441e      	add	r6, r3
 8005990:	0e09      	lsrs	r1, r1, #24
 8005992:	4633      	mov	r3, r6
 8005994:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8005998:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800599c:	b2d4      	uxtb	r4, r2
 800599e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80059a2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80059a6:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 80059aa:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80059ae:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80059b2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 80059b6:	0e12      	lsrs	r2, r2, #24
 80059b8:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 80059bc:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 80059c0:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80059c4:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 80059c8:	9702      	str	r7, [sp, #8]
 80059ca:	b2c2      	uxtb	r2, r0
 80059cc:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 80059d0:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 80059d4:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 80059d8:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80059dc:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80059e0:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80059e4:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80059e8:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80059ec:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 80059f0:	0e00      	lsrs	r0, r0, #24
 80059f2:	fa5f f68a 	uxtb.w	r6, sl
 80059f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059fa:	9309      	str	r3, [sp, #36]	; 0x24
 80059fc:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8005a00:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8005a04:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8005a08:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8005a0c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005a10:	950a      	str	r5, [sp, #40]	; 0x28
 8005a12:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8005a16:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8005a1a:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8005a1e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8005a22:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8005a26:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005a2a:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a2c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8005a30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a32:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8005a36:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005a3a:	9307      	str	r3, [sp, #28]
 8005a3c:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8005a40:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8005a44:	9b02      	ldr	r3, [sp, #8]
 8005a46:	f8cd c008 	str.w	ip, [sp, #8]
 8005a4a:	4694      	mov	ip, r2
 8005a4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a4e:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8005a52:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8005a56:	9a02      	ldr	r2, [sp, #8]
 8005a58:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8005a5c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8005a60:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005a64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a66:	f8cd a020 	str.w	sl, [sp, #32]
 8005a6a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8005a6e:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8005a72:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8005a76:	9b07      	ldr	r3, [sp, #28]
 8005a78:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005a7c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8005a80:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8005a84:	9a08      	ldr	r2, [sp, #32]
 8005a86:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005a8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a8e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8005a92:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005a96:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8005a9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8005a9e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8005aa2:	0a96      	lsrs	r6, r2, #10
 8005aa4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8005aa8:	9602      	str	r6, [sp, #8]
 8005aaa:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8005aae:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8005ab2:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8005ab6:	4e53      	ldr	r6, [pc, #332]	; (8005c04 <D128_GENERIC+0x394>)
 8005ab8:	9f03      	ldr	r7, [sp, #12]
 8005aba:	fb2c 7606 	smlad	r6, ip, r6, r7
 8005abe:	4f52      	ldr	r7, [pc, #328]	; (8005c08 <D128_GENERIC+0x398>)
 8005ac0:	fb2a 6607 	smlad	r6, sl, r7, r6
 8005ac4:	4f51      	ldr	r7, [pc, #324]	; (8005c0c <D128_GENERIC+0x39c>)
 8005ac6:	fb21 6607 	smlad	r6, r1, r7, r6
 8005aca:	4f51      	ldr	r7, [pc, #324]	; (8005c10 <D128_GENERIC+0x3a0>)
 8005acc:	fb24 6607 	smlad	r6, r4, r7, r6
 8005ad0:	4f50      	ldr	r7, [pc, #320]	; (8005c14 <D128_GENERIC+0x3a4>)
 8005ad2:	fb28 6607 	smlad	r6, r8, r7, r6
 8005ad6:	4f50      	ldr	r7, [pc, #320]	; (8005c18 <D128_GENERIC+0x3a8>)
 8005ad8:	fb20 6607 	smlad	r6, r0, r7, r6
 8005adc:	4f4f      	ldr	r7, [pc, #316]	; (8005c1c <D128_GENERIC+0x3ac>)
 8005ade:	fb23 6607 	smlad	r6, r3, r7, r6
 8005ae2:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8005ae6:	fb25 6607 	smlad	r6, r5, r7, r6
 8005aea:	4f4d      	ldr	r7, [pc, #308]	; (8005c20 <D128_GENERIC+0x3b0>)
 8005aec:	9a04      	ldr	r2, [sp, #16]
 8005aee:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8005af2:	4a4c      	ldr	r2, [pc, #304]	; (8005c24 <D128_GENERIC+0x3b4>)
 8005af4:	fb2a ee02 	smlad	lr, sl, r2, lr
 8005af8:	4f4b      	ldr	r7, [pc, #300]	; (8005c28 <D128_GENERIC+0x3b8>)
 8005afa:	fb21 ee07 	smlad	lr, r1, r7, lr
 8005afe:	4f4b      	ldr	r7, [pc, #300]	; (8005c2c <D128_GENERIC+0x3bc>)
 8005b00:	fb24 ee07 	smlad	lr, r4, r7, lr
 8005b04:	4f4a      	ldr	r7, [pc, #296]	; (8005c30 <D128_GENERIC+0x3c0>)
 8005b06:	fb28 ee07 	smlad	lr, r8, r7, lr
 8005b0a:	4f4a      	ldr	r7, [pc, #296]	; (8005c34 <D128_GENERIC+0x3c4>)
 8005b0c:	fb20 ee07 	smlad	lr, r0, r7, lr
 8005b10:	4f49      	ldr	r7, [pc, #292]	; (8005c38 <D128_GENERIC+0x3c8>)
 8005b12:	fb23 e707 	smlad	r7, r3, r7, lr
 8005b16:	f8df e144 	ldr.w	lr, [pc, #324]	; 8005c5c <D128_GENERIC+0x3ec>
 8005b1a:	fb25 720e 	smlad	r2, r5, lr, r7
 8005b1e:	f04f 0b01 	mov.w	fp, #1
 8005b22:	9203      	str	r2, [sp, #12]
 8005b24:	fb2c fb0b 	smuad	fp, ip, fp
 8005b28:	4f44      	ldr	r7, [pc, #272]	; (8005c3c <D128_GENERIC+0x3cc>)
 8005b2a:	fb2a ba07 	smlad	sl, sl, r7, fp
 8005b2e:	4f44      	ldr	r7, [pc, #272]	; (8005c40 <D128_GENERIC+0x3d0>)
 8005b30:	fb21 aa07 	smlad	sl, r1, r7, sl
 8005b34:	4f43      	ldr	r7, [pc, #268]	; (8005c44 <D128_GENERIC+0x3d4>)
 8005b36:	fb24 aa07 	smlad	sl, r4, r7, sl
 8005b3a:	4f43      	ldr	r7, [pc, #268]	; (8005c48 <D128_GENERIC+0x3d8>)
 8005b3c:	fb28 a707 	smlad	r7, r8, r7, sl
 8005b40:	4a42      	ldr	r2, [pc, #264]	; (8005c4c <D128_GENERIC+0x3dc>)
 8005b42:	fb20 7702 	smlad	r7, r0, r2, r7
 8005b46:	4a42      	ldr	r2, [pc, #264]	; (8005c50 <D128_GENERIC+0x3e0>)
 8005b48:	fb23 7702 	smlad	r7, r3, r2, r7
 8005b4c:	4b41      	ldr	r3, [pc, #260]	; (8005c54 <D128_GENERIC+0x3e4>)
 8005b4e:	fb25 7303 	smlad	r3, r5, r3, r7
 8005b52:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005b54:	9304      	str	r3, [sp, #16]
 8005b56:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8005b5a:	b185      	cbz	r5, 8005b7e <D128_GENERIC+0x30e>
 8005b5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b5e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b60:	960d      	str	r6, [sp, #52]	; 0x34
 8005b62:	4432      	add	r2, r6
 8005b64:	1a52      	subs	r2, r2, r1
 8005b66:	17d1      	asrs	r1, r2, #31
 8005b68:	fba2 2305 	umull	r2, r3, r2, r5
 8005b6c:	fb05 3301 	mla	r3, r5, r1, r3
 8005b70:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8005b74:	f143 0300 	adc.w	r3, r3, #0
 8005b78:	005b      	lsls	r3, r3, #1
 8005b7a:	930c      	str	r3, [sp, #48]	; 0x30
 8005b7c:	461e      	mov	r6, r3
 8005b7e:	9801      	ldr	r0, [sp, #4]
 8005b80:	9c06      	ldr	r4, [sp, #24]
 8005b82:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8005b84:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005b86:	01f6      	lsls	r6, r6, #7
 8005b88:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	fbc5 2306 	smlal	r2, r3, r5, r6
 8005b92:	fb04 f101 	mul.w	r1, r4, r1
 8005b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b98:	109b      	asrs	r3, r3, #2
 8005b9a:	f303 030f 	ssat	r3, #16, r3
 8005b9e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8005ba2:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8005ba4:	1c62      	adds	r2, r4, #1
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	9206      	str	r2, [sp, #24]
 8005baa:	dd18      	ble.n	8005bde <D128_GENERIC+0x36e>
 8005bac:	9b01      	ldr	r3, [sp, #4]
 8005bae:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8005bb0:	2a01      	cmp	r2, #1
 8005bb2:	f47f ae80 	bne.w	80058b6 <D128_GENERIC+0x46>
 8005bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bb8:	9d05      	ldr	r5, [sp, #20]
 8005bba:	069b      	lsls	r3, r3, #26
 8005bbc:	6829      	ldr	r1, [r5, #0]
 8005bbe:	686a      	ldr	r2, [r5, #4]
 8005bc0:	68a8      	ldr	r0, [r5, #8]
 8005bc2:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8005bc6:	f105 0410 	add.w	r4, r5, #16
 8005bca:	d506      	bpl.n	8005bda <D128_GENERIC+0x36a>
 8005bcc:	ba49      	rev16	r1, r1
 8005bce:	ba52      	rev16	r2, r2
 8005bd0:	ba40      	rev16	r0, r0
 8005bd2:	fa9a fa9a 	rev16.w	sl, sl
 8005bd6:	9405      	str	r4, [sp, #20]
 8005bd8:	e6cf      	b.n	800597a <D128_GENERIC+0x10a>
 8005bda:	9405      	str	r4, [sp, #20]
 8005bdc:	e6cd      	b.n	800597a <D128_GENERIC+0x10a>
 8005bde:	9a01      	ldr	r2, [sp, #4]
 8005be0:	9904      	ldr	r1, [sp, #16]
 8005be2:	6091      	str	r1, [r2, #8]
 8005be4:	9903      	ldr	r1, [sp, #12]
 8005be6:	60d1      	str	r1, [r2, #12]
 8005be8:	9b02      	ldr	r3, [sp, #8]
 8005bea:	61d3      	str	r3, [r2, #28]
 8005bec:	4611      	mov	r1, r2
 8005bee:	4613      	mov	r3, r2
 8005bf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005bf2:	610a      	str	r2, [r1, #16]
 8005bf4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005bf6:	6159      	str	r1, [r3, #20]
 8005bf8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005bfa:	6199      	str	r1, [r3, #24]
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	b013      	add	sp, #76	; 0x4c
 8005c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c04:	00780069 	.word	0x00780069
 8005c08:	005b004e 	.word	0x005b004e
 8005c0c:	00420037 	.word	0x00420037
 8005c10:	002d0024 	.word	0x002d0024
 8005c14:	001c0015 	.word	0x001c0015
 8005c18:	000f000a 	.word	0x000f000a
 8005c1c:	00060003 	.word	0x00060003
 8005c20:	00880096 	.word	0x00880096
 8005c24:	00a200ac 	.word	0x00a200ac
 8005c28:	00b400ba 	.word	0x00b400ba
 8005c2c:	00be00c0 	.word	0x00be00c0
 8005c30:	00c000be 	.word	0x00c000be
 8005c34:	00ba00b4 	.word	0x00ba00b4
 8005c38:	00ac00a2 	.word	0x00ac00a2
 8005c3c:	00030006 	.word	0x00030006
 8005c40:	000a000f 	.word	0x000a000f
 8005c44:	0015001c 	.word	0x0015001c
 8005c48:	0024002d 	.word	0x0024002d
 8005c4c:	00370042 	.word	0x00370042
 8005c50:	004e005b 	.word	0x004e005b
 8005c54:	00690078 	.word	0x00690078
 8005c58:	20000000 	.word	0x20000000
 8005c5c:	00960088 	.word	0x00960088

08005c60 <D16_1CH_HTONS_VOL_HP>:
 8005c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c64:	4691      	mov	r9, r2
 8005c66:	b083      	sub	sp, #12
 8005c68:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8005c6a:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8005c6e:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	4680      	mov	r8, r0
 8005c76:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8005c7a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8005c7e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c82:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8005c86:	9401      	str	r4, [sp, #4]
 8005c88:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8005c8c:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8005c90:	2a00      	cmp	r2, #0
 8005c92:	d04e      	beq.n	8005d32 <D16_1CH_HTONS_VOL_HP+0xd2>
 8005c94:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8005d40 <D16_1CH_HTONS_VOL_HP+0xe0>
 8005c98:	1e8c      	subs	r4, r1, #2
 8005c9a:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8005c9e:	f858 2b02 	ldr.w	r2, [r8], #2
 8005ca2:	ba52      	rev16	r2, r2
 8005ca4:	b2d6      	uxtb	r6, r2
 8005ca6:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8005caa:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8005cae:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8005cb8:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8005cbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005cc4:	0a93      	lsrs	r3, r2, #10
 8005cc6:	4a1c      	ldr	r2, [pc, #112]	; (8005d38 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8005cc8:	fb21 5202 	smlad	r2, r1, r2, r5
 8005ccc:	4d1b      	ldr	r5, [pc, #108]	; (8005d3c <D16_1CH_HTONS_VOL_HP+0xdc>)
 8005cce:	fb21 f505 	smuad	r5, r1, r5
 8005cd2:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8005cd6:	4410      	add	r0, r2
 8005cd8:	1bc0      	subs	r0, r0, r7
 8005cda:	17c7      	asrs	r7, r0, #31
 8005cdc:	fba0 010e 	umull	r0, r1, r0, lr
 8005ce0:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8005ce4:	fb0e 1107 	mla	r1, lr, r7, r1
 8005ce8:	f141 0100 	adc.w	r1, r1, #0
 8005cec:	0448      	lsls	r0, r1, #17
 8005cee:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005cf2:	2700      	movs	r7, #0
 8005cf4:	fbc0 670a 	smlal	r6, r7, r0, sl
 8005cf8:	45d8      	cmp	r8, fp
 8005cfa:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8005cfe:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8005d02:	4617      	mov	r7, r2
 8005d04:	f301 010f 	ssat	r1, #16, r1
 8005d08:	f824 1f02 	strh.w	r1, [r4, #2]!
 8005d0c:	d1c7      	bne.n	8005c9e <D16_1CH_HTONS_VOL_HP+0x3e>
 8005d0e:	9901      	ldr	r1, [sp, #4]
 8005d10:	f8c9 301c 	str.w	r3, [r9, #28]
 8005d14:	9b00      	ldr	r3, [sp, #0]
 8005d16:	f8c9 0010 	str.w	r0, [r9, #16]
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	f8c9 5008 	str.w	r5, [r9, #8]
 8005d20:	f8c9 100c 	str.w	r1, [r9, #12]
 8005d24:	f8c9 2014 	str.w	r2, [r9, #20]
 8005d28:	f8c9 3018 	str.w	r3, [r9, #24]
 8005d2c:	b003      	add	sp, #12
 8005d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d32:	463a      	mov	r2, r7
 8005d34:	4621      	mov	r1, r4
 8005d36:	e7eb      	b.n	8005d10 <D16_1CH_HTONS_VOL_HP+0xb0>
 8005d38:	00030001 	.word	0x00030001
 8005d3c:	00010003 	.word	0x00010003
 8005d40:	20000000 	.word	0x20000000

08005d44 <D24_1CH_HTONS_VOL_HP>:
 8005d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	b089      	sub	sp, #36	; 0x24
 8005d4a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8005d4c:	6996      	ldr	r6, [r2, #24]
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8005d52:	9207      	str	r2, [sp, #28]
 8005d54:	6915      	ldr	r5, [r2, #16]
 8005d56:	6954      	ldr	r4, [r2, #20]
 8005d58:	9606      	str	r6, [sp, #24]
 8005d5a:	6893      	ldr	r3, [r2, #8]
 8005d5c:	69d6      	ldr	r6, [r2, #28]
 8005d5e:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8005d62:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8005d66:	9a04      	ldr	r2, [sp, #16]
 8005d68:	9705      	str	r7, [sp, #20]
 8005d6a:	2a00      	cmp	r2, #0
 8005d6c:	d07e      	beq.n	8005e6c <D24_1CH_HTONS_VOL_HP+0x128>
 8005d6e:	f1a1 0b02 	sub.w	fp, r1, #2
 8005d72:	2700      	movs	r7, #0
 8005d74:	46a8      	mov	r8, r5
 8005d76:	f8cd b004 	str.w	fp, [sp, #4]
 8005d7a:	4655      	mov	r5, sl
 8005d7c:	46e3      	mov	fp, ip
 8005d7e:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8005e78 <D24_1CH_HTONS_VOL_HP+0x134>
 8005d82:	46ba      	mov	sl, r7
 8005d84:	469c      	mov	ip, r3
 8005d86:	e055      	b.n	8005e34 <D24_1CH_HTONS_VOL_HP+0xf0>
 8005d88:	7802      	ldrb	r2, [r0, #0]
 8005d8a:	78c3      	ldrb	r3, [r0, #3]
 8005d8c:	7841      	ldrb	r1, [r0, #1]
 8005d8e:	0212      	lsls	r2, r2, #8
 8005d90:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8005d94:	440b      	add	r3, r1
 8005d96:	3002      	adds	r0, #2
 8005d98:	b2d9      	uxtb	r1, r3
 8005d9a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005d9e:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8005da2:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8005da6:	0c1b      	lsrs	r3, r3, #16
 8005da8:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8005dac:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8005db0:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8005db4:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8005db8:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8005dbc:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8005dc0:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8005dc4:	4a2a      	ldr	r2, [pc, #168]	; (8005e70 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8005dc6:	fb23 b102 	smlad	r1, r3, r2, fp
 8005dca:	4a2a      	ldr	r2, [pc, #168]	; (8005e74 <D24_1CH_HTONS_VOL_HP+0x130>)
 8005dcc:	fb23 cb02 	smlad	fp, r3, r2, ip
 8005dd0:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8005dd4:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8005dd8:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 8005ddc:	2201      	movs	r2, #1
 8005dde:	fb23 f702 	smuad	r7, r3, r2
 8005de2:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 8005de6:	eb01 0208 	add.w	r2, r1, r8
 8005dea:	1b12      	subs	r2, r2, r4
 8005dec:	17d4      	asrs	r4, r2, #31
 8005dee:	fba2 2305 	umull	r2, r3, r2, r5
 8005df2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8005df6:	fb05 3304 	mla	r3, r5, r4, r3
 8005dfa:	f143 0300 	adc.w	r3, r3, #0
 8005dfe:	9c05      	ldr	r4, [sp, #20]
 8005e00:	03da      	lsls	r2, r3, #15
 8005e02:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8005e06:	f04f 0900 	mov.w	r9, #0
 8005e0a:	fbc4 8902 	smlal	r8, r9, r4, r2
 8005e0e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005e12:	9a01      	ldr	r2, [sp, #4]
 8005e14:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8005e18:	9b03      	ldr	r3, [sp, #12]
 8005e1a:	109b      	asrs	r3, r3, #2
 8005e1c:	f303 030f 	ssat	r3, #16, r3
 8005e20:	f822 3f02 	strh.w	r3, [r2, #2]!
 8005e24:	9b04      	ldr	r3, [sp, #16]
 8005e26:	9201      	str	r2, [sp, #4]
 8005e28:	f10a 0a01 	add.w	sl, sl, #1
 8005e2c:	459a      	cmp	sl, r3
 8005e2e:	44bc      	add	ip, r7
 8005e30:	460c      	mov	r4, r1
 8005e32:	d00b      	beq.n	8005e4c <D24_1CH_HTONS_VOL_HP+0x108>
 8005e34:	f01a 0f01 	tst.w	sl, #1
 8005e38:	d0a6      	beq.n	8005d88 <D24_1CH_HTONS_VOL_HP+0x44>
 8005e3a:	78c2      	ldrb	r2, [r0, #3]
 8005e3c:	7883      	ldrb	r3, [r0, #2]
 8005e3e:	f810 1b04 	ldrb.w	r1, [r0], #4
 8005e42:	0212      	lsls	r2, r2, #8
 8005e44:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8005e48:	440b      	add	r3, r1
 8005e4a:	e7a5      	b.n	8005d98 <D24_1CH_HTONS_VOL_HP+0x54>
 8005e4c:	4663      	mov	r3, ip
 8005e4e:	4645      	mov	r5, r8
 8005e50:	46dc      	mov	ip, fp
 8005e52:	9807      	ldr	r0, [sp, #28]
 8005e54:	6141      	str	r1, [r0, #20]
 8005e56:	9906      	ldr	r1, [sp, #24]
 8005e58:	6083      	str	r3, [r0, #8]
 8005e5a:	f8c0 c00c 	str.w	ip, [r0, #12]
 8005e5e:	61c6      	str	r6, [r0, #28]
 8005e60:	6105      	str	r5, [r0, #16]
 8005e62:	6181      	str	r1, [r0, #24]
 8005e64:	2000      	movs	r0, #0
 8005e66:	b009      	add	sp, #36	; 0x24
 8005e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6c:	4621      	mov	r1, r4
 8005e6e:	e7f0      	b.n	8005e52 <D24_1CH_HTONS_VOL_HP+0x10e>
 8005e70:	00030001 	.word	0x00030001
 8005e74:	00060007 	.word	0x00060007
 8005e78:	20000000 	.word	0x20000000

08005e7c <D32_1CH_HTONS_VOL_HP>:
 8005e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e80:	4692      	mov	sl, r2
 8005e82:	b087      	sub	sp, #28
 8005e84:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8005e86:	f8da 3018 	ldr.w	r3, [sl, #24]
 8005e8a:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 8005e8e:	9304      	str	r3, [sp, #16]
 8005e90:	f8da 4010 	ldr.w	r4, [sl, #16]
 8005e94:	f8da 8014 	ldr.w	r8, [sl, #20]
 8005e98:	f8da 601c 	ldr.w	r6, [sl, #28]
 8005e9c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005ea0:	f8da e00c 	ldr.w	lr, [sl, #12]
 8005ea4:	9501      	str	r5, [sp, #4]
 8005ea6:	f8da c020 	ldr.w	ip, [sl, #32]
 8005eaa:	2a00      	cmp	r2, #0
 8005eac:	d07b      	beq.n	8005fa6 <D32_1CH_HTONS_VOL_HP+0x12a>
 8005eae:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005eb2:	4f3e      	ldr	r7, [pc, #248]	; (8005fac <D32_1CH_HTONS_VOL_HP+0x130>)
 8005eb4:	f8cd c00c 	str.w	ip, [sp, #12]
 8005eb8:	9202      	str	r2, [sp, #8]
 8005eba:	460d      	mov	r5, r1
 8005ebc:	46a1      	mov	r9, r4
 8005ebe:	4684      	mov	ip, r0
 8005ec0:	f8cd a014 	str.w	sl, [sp, #20]
 8005ec4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005ec8:	ba49      	rev16	r1, r1
 8005eca:	b2c8      	uxtb	r0, r1
 8005ecc:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8005ed0:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8005ed4:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8005ed8:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8005edc:	0e09      	lsrs	r1, r1, #24
 8005ede:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8005ee2:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8005ee6:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8005eea:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 8005eee:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8005ef2:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8005ef6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005efa:	f3c6 0109 	ubfx	r1, r6, #0, #10
 8005efe:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8005f02:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8005f06:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8005f0a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8005f0e:	4a28      	ldr	r2, [pc, #160]	; (8005fb0 <D32_1CH_HTONS_VOL_HP+0x134>)
 8005f10:	fb20 e202 	smlad	r2, r0, r2, lr
 8005f14:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005f18:	fb2a 2101 	smlad	r1, sl, r1, r2
 8005f1c:	4a25      	ldr	r2, [pc, #148]	; (8005fb4 <D32_1CH_HTONS_VOL_HP+0x138>)
 8005f1e:	fb20 3302 	smlad	r3, r0, r2, r3
 8005f22:	4a25      	ldr	r2, [pc, #148]	; (8005fb8 <D32_1CH_HTONS_VOL_HP+0x13c>)
 8005f24:	fb2a 3e02 	smlad	lr, sl, r2, r3
 8005f28:	2301      	movs	r3, #1
 8005f2a:	fb20 f003 	smuad	r0, r0, r3
 8005f2e:	4b23      	ldr	r3, [pc, #140]	; (8005fbc <D32_1CH_HTONS_VOL_HP+0x140>)
 8005f30:	fb2a 0303 	smlad	r3, sl, r3, r0
 8005f34:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 8005f38:	9c03      	ldr	r4, [sp, #12]
 8005f3a:	eb02 0009 	add.w	r0, r2, r9
 8005f3e:	eba0 0008 	sub.w	r0, r0, r8
 8005f42:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8005f46:	fba0 0104 	umull	r0, r1, r0, r4
 8005f4a:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8005f4e:	fb04 110b 	mla	r1, r4, fp, r1
 8005f52:	f141 0100 	adc.w	r1, r1, #0
 8005f56:	9c01      	ldr	r4, [sp, #4]
 8005f58:	0388      	lsls	r0, r1, #14
 8005f5a:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8005f5e:	f04f 0900 	mov.w	r9, #0
 8005f62:	fbc0 8904 	smlal	r8, r9, r0, r4
 8005f66:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8005f6a:	ea4f 0941 	mov.w	r9, r1, lsl #1
 8005f6e:	f300 000f 	ssat	r0, #16, r0
 8005f72:	9902      	ldr	r1, [sp, #8]
 8005f74:	f825 0b02 	strh.w	r0, [r5], #2
 8005f78:	428d      	cmp	r5, r1
 8005f7a:	4690      	mov	r8, r2
 8005f7c:	d1a2      	bne.n	8005ec4 <D32_1CH_HTONS_VOL_HP+0x48>
 8005f7e:	f8dd a014 	ldr.w	sl, [sp, #20]
 8005f82:	464c      	mov	r4, r9
 8005f84:	f8ca 3008 	str.w	r3, [sl, #8]
 8005f88:	9b04      	ldr	r3, [sp, #16]
 8005f8a:	f8ca e00c 	str.w	lr, [sl, #12]
 8005f8e:	2000      	movs	r0, #0
 8005f90:	f8ca 601c 	str.w	r6, [sl, #28]
 8005f94:	f8ca 4010 	str.w	r4, [sl, #16]
 8005f98:	f8ca 2014 	str.w	r2, [sl, #20]
 8005f9c:	f8ca 3018 	str.w	r3, [sl, #24]
 8005fa0:	b007      	add	sp, #28
 8005fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fa6:	4642      	mov	r2, r8
 8005fa8:	e7ec      	b.n	8005f84 <D32_1CH_HTONS_VOL_HP+0x108>
 8005faa:	bf00      	nop
 8005fac:	20000000 	.word	0x20000000
 8005fb0:	00060003 	.word	0x00060003
 8005fb4:	000a000c 	.word	0x000a000c
 8005fb8:	000c000a 	.word	0x000c000a
 8005fbc:	00030006 	.word	0x00030006

08005fc0 <D48_1CH_HTONS_VOL_HP>:
 8005fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	461c      	mov	r4, r3
 8005fc8:	b087      	sub	sp, #28
 8005fca:	4625      	mov	r5, r4
 8005fcc:	4626      	mov	r6, r4
 8005fce:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8005fd0:	9205      	str	r2, [sp, #20]
 8005fd2:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8005fd4:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8005fd8:	9501      	str	r5, [sp, #4]
 8005fda:	4680      	mov	r8, r0
 8005fdc:	6a35      	ldr	r5, [r6, #32]
 8005fde:	6918      	ldr	r0, [r3, #16]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	9304      	str	r3, [sp, #16]
 8005fe4:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8005fe8:	68a3      	ldr	r3, [r4, #8]
 8005fea:	9502      	str	r5, [sp, #8]
 8005fec:	68e4      	ldr	r4, [r4, #12]
 8005fee:	2a00      	cmp	r2, #0
 8005ff0:	f000 808c 	beq.w	800610c <D48_1CH_HTONS_VOL_HP+0x14c>
 8005ff4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005ff8:	4d45      	ldr	r5, [pc, #276]	; (8006110 <D48_1CH_HTONS_VOL_HP+0x150>)
 8005ffa:	9203      	str	r2, [sp, #12]
 8005ffc:	468c      	mov	ip, r1
 8005ffe:	e898 0044 	ldmia.w	r8, {r2, r6}
 8006002:	f108 0806 	add.w	r8, r8, #6
 8006006:	ba52      	rev16	r2, r2
 8006008:	ba76      	rev16	r6, r6
 800600a:	b2d7      	uxtb	r7, r2
 800600c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006010:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8006014:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8006018:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800601c:	0e12      	lsrs	r2, r2, #24
 800601e:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 8006022:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 8006026:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800602a:	fa5f fb86 	uxtb.w	fp, r6
 800602e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8006032:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 8006036:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800603a:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800603e:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 8006042:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8006046:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800604a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800604e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8006052:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006056:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800605a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800605e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8006062:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8006066:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800606a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800606e:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 8006072:	4a28      	ldr	r2, [pc, #160]	; (8006114 <D48_1CH_HTONS_VOL_HP+0x154>)
 8006074:	fb2a 4202 	smlad	r2, sl, r2, r4
 8006078:	4927      	ldr	r1, [pc, #156]	; (8006118 <D48_1CH_HTONS_VOL_HP+0x158>)
 800607a:	fb27 2201 	smlad	r2, r7, r1, r2
 800607e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006082:	fb26 2201 	smlad	r2, r6, r1, r2
 8006086:	4925      	ldr	r1, [pc, #148]	; (800611c <D48_1CH_HTONS_VOL_HP+0x15c>)
 8006088:	fb2a 3401 	smlad	r4, sl, r1, r3
 800608c:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 8006090:	fb27 4403 	smlad	r4, r7, r3, r4
 8006094:	4b22      	ldr	r3, [pc, #136]	; (8006120 <D48_1CH_HTONS_VOL_HP+0x160>)
 8006096:	fb26 4403 	smlad	r4, r6, r3, r4
 800609a:	2101      	movs	r1, #1
 800609c:	fb2a fa01 	smuad	sl, sl, r1
 80060a0:	4b20      	ldr	r3, [pc, #128]	; (8006124 <D48_1CH_HTONS_VOL_HP+0x164>)
 80060a2:	fb27 a703 	smlad	r7, r7, r3, sl
 80060a6:	4b20      	ldr	r3, [pc, #128]	; (8006128 <D48_1CH_HTONS_VOL_HP+0x168>)
 80060a8:	fb26 7303 	smlad	r3, r6, r3, r7
 80060ac:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 80060b0:	9e02      	ldr	r6, [sp, #8]
 80060b2:	9f01      	ldr	r7, [sp, #4]
 80060b4:	4410      	add	r0, r2
 80060b6:	eba0 0009 	sub.w	r0, r0, r9
 80060ba:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 80060be:	fba0 0106 	umull	r0, r1, r0, r6
 80060c2:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80060c6:	fb06 110a 	mla	r1, r6, sl, r1
 80060ca:	f141 0100 	adc.w	r1, r1, #0
 80060ce:	0308      	lsls	r0, r1, #12
 80060d0:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80060d4:	f04f 0a00 	mov.w	sl, #0
 80060d8:	fbc0 9a07 	smlal	r9, sl, r0, r7
 80060dc:	4657      	mov	r7, sl
 80060de:	10b8      	asrs	r0, r7, #2
 80060e0:	f300 000f 	ssat	r0, #16, r0
 80060e4:	f82c 0b02 	strh.w	r0, [ip], #2
 80060e8:	0048      	lsls	r0, r1, #1
 80060ea:	9903      	ldr	r1, [sp, #12]
 80060ec:	458c      	cmp	ip, r1
 80060ee:	4691      	mov	r9, r2
 80060f0:	d185      	bne.n	8005ffe <D48_1CH_HTONS_VOL_HP+0x3e>
 80060f2:	9d05      	ldr	r5, [sp, #20]
 80060f4:	616a      	str	r2, [r5, #20]
 80060f6:	9a04      	ldr	r2, [sp, #16]
 80060f8:	6128      	str	r0, [r5, #16]
 80060fa:	2000      	movs	r0, #0
 80060fc:	60ab      	str	r3, [r5, #8]
 80060fe:	60ec      	str	r4, [r5, #12]
 8006100:	f8c5 e01c 	str.w	lr, [r5, #28]
 8006104:	61aa      	str	r2, [r5, #24]
 8006106:	b007      	add	sp, #28
 8006108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800610c:	464a      	mov	r2, r9
 800610e:	e7f0      	b.n	80060f2 <D48_1CH_HTONS_VOL_HP+0x132>
 8006110:	20000000 	.word	0x20000000
 8006114:	000f000a 	.word	0x000f000a
 8006118:	00060003 	.word	0x00060003
 800611c:	00150019 	.word	0x00150019
 8006120:	00190015 	.word	0x00190015
 8006124:	00030006 	.word	0x00030006
 8006128:	000a000f 	.word	0x000a000f

0800612c <D64_1CH_HTONS_VOL_HP>:
 800612c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006130:	b089      	sub	sp, #36	; 0x24
 8006132:	4614      	mov	r4, r2
 8006134:	9207      	str	r2, [sp, #28]
 8006136:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8006138:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800613c:	f8d2 8014 	ldr.w	r8, [r2, #20]
 8006140:	6992      	ldr	r2, [r2, #24]
 8006142:	9206      	str	r2, [sp, #24]
 8006144:	68e2      	ldr	r2, [r4, #12]
 8006146:	9201      	str	r2, [sp, #4]
 8006148:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800614a:	9203      	str	r2, [sp, #12]
 800614c:	6a22      	ldr	r2, [r4, #32]
 800614e:	69e5      	ldr	r5, [r4, #28]
 8006150:	68a6      	ldr	r6, [r4, #8]
 8006152:	9204      	str	r2, [sp, #16]
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 80b0 	beq.w	80062ba <D64_1CH_HTONS_VOL_HP+0x18e>
 800615a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800615e:	4f58      	ldr	r7, [pc, #352]	; (80062c0 <D64_1CH_HTONS_VOL_HP+0x194>)
 8006160:	9305      	str	r3, [sp, #20]
 8006162:	9102      	str	r1, [sp, #8]
 8006164:	f850 2b08 	ldr.w	r2, [r0], #8
 8006168:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800616c:	ba52      	rev16	r2, r2
 800616e:	fa93 f993 	rev16.w	r9, r3
 8006172:	b2d4      	uxtb	r4, r2
 8006174:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8006178:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800617c:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8006180:	9901      	ldr	r1, [sp, #4]
 8006182:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8006186:	0e12      	lsrs	r2, r2, #24
 8006188:	44ab      	add	fp, r5
 800618a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800618e:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 8006192:	fa5f f289 	uxtb.w	r2, r9
 8006196:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800619a:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800619e:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 80061a2:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80061a6:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80061aa:	f3c9 4507 	ubfx	r5, r9, #16, #8
 80061ae:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 80061b2:	ea4f 6919 	mov.w	r9, r9, lsr #24
 80061b6:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80061ba:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 80061be:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 80061c2:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 80061c6:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80061ca:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 80061ce:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80061d2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80061d6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80061da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061de:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80061e2:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 80061e6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80061ea:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 80061ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80061f2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 80061f6:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 80061fa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80061fe:	ea4f 2599 	mov.w	r5, r9, lsr #10
 8006202:	4b30      	ldr	r3, [pc, #192]	; (80062c4 <D64_1CH_HTONS_VOL_HP+0x198>)
 8006204:	fb2b 1303 	smlad	r3, fp, r3, r1
 8006208:	492f      	ldr	r1, [pc, #188]	; (80062c8 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800620a:	fb24 3301 	smlad	r3, r4, r1, r3
 800620e:	492f      	ldr	r1, [pc, #188]	; (80062cc <D64_1CH_HTONS_VOL_HP+0x1a0>)
 8006210:	fb22 3301 	smlad	r3, r2, r1, r3
 8006214:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8006218:	fb2e 390a 	smlad	r9, lr, sl, r3
 800621c:	4b2c      	ldr	r3, [pc, #176]	; (80062d0 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800621e:	fb2b 6603 	smlad	r6, fp, r3, r6
 8006222:	fb2e 6613 	smladx	r6, lr, r3, r6
 8006226:	4b2b      	ldr	r3, [pc, #172]	; (80062d4 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 8006228:	fb24 6603 	smlad	r6, r4, r3, r6
 800622c:	fb22 6313 	smladx	r3, r2, r3, r6
 8006230:	f04f 0a01 	mov.w	sl, #1
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	fb2b fb0a 	smuad	fp, fp, sl
 800623a:	4b27      	ldr	r3, [pc, #156]	; (80062d8 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800623c:	fb24 ba03 	smlad	sl, r4, r3, fp
 8006240:	4b26      	ldr	r3, [pc, #152]	; (80062dc <D64_1CH_HTONS_VOL_HP+0x1b0>)
 8006242:	fb22 a203 	smlad	r2, r2, r3, sl
 8006246:	4b26      	ldr	r3, [pc, #152]	; (80062e0 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 8006248:	fb2e 2603 	smlad	r6, lr, r3, r2
 800624c:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 8006250:	eb0a 020c 	add.w	r2, sl, ip
 8006254:	9c04      	ldr	r4, [sp, #16]
 8006256:	9903      	ldr	r1, [sp, #12]
 8006258:	eba2 0208 	sub.w	r2, r2, r8
 800625c:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8006260:	fba2 2304 	umull	r2, r3, r2, r4
 8006264:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8006268:	fb04 3309 	mla	r3, r4, r9, r3
 800626c:	f143 0300 	adc.w	r3, r3, #0
 8006270:	02da      	lsls	r2, r3, #11
 8006272:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8006276:	f04f 0900 	mov.w	r9, #0
 800627a:	fbc1 8902 	smlal	r8, r9, r1, r2
 800627e:	9902      	ldr	r1, [sp, #8]
 8006280:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8006284:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006288:	f302 020f 	ssat	r2, #16, r2
 800628c:	9b05      	ldr	r3, [sp, #20]
 800628e:	f821 2b02 	strh.w	r2, [r1], #2
 8006292:	4299      	cmp	r1, r3
 8006294:	9102      	str	r1, [sp, #8]
 8006296:	46d0      	mov	r8, sl
 8006298:	f47f af64 	bne.w	8006164 <D64_1CH_HTONS_VOL_HP+0x38>
 800629c:	9a07      	ldr	r2, [sp, #28]
 800629e:	9901      	ldr	r1, [sp, #4]
 80062a0:	60d1      	str	r1, [r2, #12]
 80062a2:	9906      	ldr	r1, [sp, #24]
 80062a4:	6096      	str	r6, [r2, #8]
 80062a6:	2000      	movs	r0, #0
 80062a8:	61d5      	str	r5, [r2, #28]
 80062aa:	f8c2 c010 	str.w	ip, [r2, #16]
 80062ae:	f8c2 a014 	str.w	sl, [r2, #20]
 80062b2:	6191      	str	r1, [r2, #24]
 80062b4:	b009      	add	sp, #36	; 0x24
 80062b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ba:	46c2      	mov	sl, r8
 80062bc:	4622      	mov	r2, r4
 80062be:	e7ee      	b.n	800629e <D64_1CH_HTONS_VOL_HP+0x172>
 80062c0:	20000000 	.word	0x20000000
 80062c4:	001c0015 	.word	0x001c0015
 80062c8:	000f000a 	.word	0x000f000a
 80062cc:	00060003 	.word	0x00060003
 80062d0:	0024002a 	.word	0x0024002a
 80062d4:	002e0030 	.word	0x002e0030
 80062d8:	00030006 	.word	0x00030006
 80062dc:	000a000f 	.word	0x000a000f
 80062e0:	0015001c 	.word	0x0015001c

080062e4 <D80_1CH_HTONS_VOL_HP>:
 80062e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e8:	4613      	mov	r3, r2
 80062ea:	b089      	sub	sp, #36	; 0x24
 80062ec:	4686      	mov	lr, r0
 80062ee:	6918      	ldr	r0, [r3, #16]
 80062f0:	9000      	str	r0, [sp, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	461c      	mov	r4, r3
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	9302      	str	r3, [sp, #8]
 80062fa:	6983      	ldr	r3, [r0, #24]
 80062fc:	9306      	str	r3, [sp, #24]
 80062fe:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8006302:	69c3      	ldr	r3, [r0, #28]
 8006304:	68c0      	ldr	r0, [r0, #12]
 8006306:	9207      	str	r2, [sp, #28]
 8006308:	9001      	str	r0, [sp, #4]
 800630a:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800630c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800630e:	9003      	str	r0, [sp, #12]
 8006310:	6a20      	ldr	r0, [r4, #32]
 8006312:	9004      	str	r0, [sp, #16]
 8006314:	2a00      	cmp	r2, #0
 8006316:	f000 80d2 	beq.w	80064be <D80_1CH_HTONS_VOL_HP+0x1da>
 800631a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800631e:	4869      	ldr	r0, [pc, #420]	; (80064c4 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8006320:	9205      	str	r2, [sp, #20]
 8006322:	461c      	mov	r4, r3
 8006324:	f8de 5000 	ldr.w	r5, [lr]
 8006328:	f8de 2004 	ldr.w	r2, [lr, #4]
 800632c:	f8de 3008 	ldr.w	r3, [lr, #8]
 8006330:	f10e 0e0a 	add.w	lr, lr, #10
 8006334:	ba6d      	rev16	r5, r5
 8006336:	ba52      	rev16	r2, r2
 8006338:	fa93 fb93 	rev16.w	fp, r3
 800633c:	b2ee      	uxtb	r6, r5
 800633e:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8006342:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8006346:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800634a:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800634e:	eb04 0a07 	add.w	sl, r4, r7
 8006352:	0e2d      	lsrs	r5, r5, #24
 8006354:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8006358:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800635c:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8006360:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8006364:	b2d5      	uxtb	r5, r2
 8006366:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800636a:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800636e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8006372:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8006376:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800637a:	0e12      	lsrs	r2, r2, #24
 800637c:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8006380:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8006384:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8006388:	fa5f f48b 	uxtb.w	r4, fp
 800638c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8006390:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 8006394:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8006398:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800639c:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 80063a0:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 80063a4:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 80063a8:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 80063ac:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80063b0:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80063b4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80063b8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80063bc:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80063c0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80063c4:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 80063c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063cc:	f3cb 0609 	ubfx	r6, fp, #0, #10
 80063d0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80063d4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80063d8:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80063dc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80063e0:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 80063e4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80063e8:	ea4f 249b 	mov.w	r4, fp, lsr #10
 80063ec:	4d36      	ldr	r5, [pc, #216]	; (80064c8 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 80063ee:	9f01      	ldr	r7, [sp, #4]
 80063f0:	fb23 7505 	smlad	r5, r3, r5, r7
 80063f4:	4f35      	ldr	r7, [pc, #212]	; (80064cc <D80_1CH_HTONS_VOL_HP+0x1e8>)
 80063f6:	fb29 5507 	smlad	r5, r9, r7, r5
 80063fa:	4f35      	ldr	r7, [pc, #212]	; (80064d0 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 80063fc:	fb28 5507 	smlad	r5, r8, r7, r5
 8006400:	4f34      	ldr	r7, [pc, #208]	; (80064d4 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8006402:	fb22 5507 	smlad	r5, r2, r7, r5
 8006406:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800640a:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800640e:	4d32      	ldr	r5, [pc, #200]	; (80064d8 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8006410:	fb23 cc05 	smlad	ip, r3, r5, ip
 8006414:	4d31      	ldr	r5, [pc, #196]	; (80064dc <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8006416:	fb29 cc05 	smlad	ip, r9, r5, ip
 800641a:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800641e:	fb28 c505 	smlad	r5, r8, r5, ip
 8006422:	4f2f      	ldr	r7, [pc, #188]	; (80064e0 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8006424:	fb22 5507 	smlad	r5, r2, r7, r5
 8006428:	4f2e      	ldr	r7, [pc, #184]	; (80064e4 <D80_1CH_HTONS_VOL_HP+0x200>)
 800642a:	fb26 5507 	smlad	r5, r6, r7, r5
 800642e:	f04f 0a01 	mov.w	sl, #1
 8006432:	9501      	str	r5, [sp, #4]
 8006434:	fb23 fa0a 	smuad	sl, r3, sl
 8006438:	4b2b      	ldr	r3, [pc, #172]	; (80064e8 <D80_1CH_HTONS_VOL_HP+0x204>)
 800643a:	fb29 a903 	smlad	r9, r9, r3, sl
 800643e:	4d2b      	ldr	r5, [pc, #172]	; (80064ec <D80_1CH_HTONS_VOL_HP+0x208>)
 8006440:	fb28 9805 	smlad	r8, r8, r5, r9
 8006444:	4d2a      	ldr	r5, [pc, #168]	; (80064f0 <D80_1CH_HTONS_VOL_HP+0x20c>)
 8006446:	fb22 8205 	smlad	r2, r2, r5, r8
 800644a:	4b2a      	ldr	r3, [pc, #168]	; (80064f4 <D80_1CH_HTONS_VOL_HP+0x210>)
 800644c:	fb26 2c03 	smlad	ip, r6, r3, r2
 8006450:	9b00      	ldr	r3, [sp, #0]
 8006452:	9d04      	ldr	r5, [sp, #16]
 8006454:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 8006458:	4453      	add	r3, sl
 800645a:	461a      	mov	r2, r3
 800645c:	9b02      	ldr	r3, [sp, #8]
 800645e:	f8cd a008 	str.w	sl, [sp, #8]
 8006462:	1ad2      	subs	r2, r2, r3
 8006464:	17d7      	asrs	r7, r2, #31
 8006466:	fba2 2305 	umull	r2, r3, r2, r5
 800646a:	fb05 3307 	mla	r3, r5, r7, r3
 800646e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8006472:	f143 0300 	adc.w	r3, r3, #0
 8006476:	9d03      	ldr	r5, [sp, #12]
 8006478:	029a      	lsls	r2, r3, #10
 800647a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800647e:	2700      	movs	r7, #0
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	fbc5 6702 	smlal	r6, r7, r5, r2
 8006486:	10ba      	asrs	r2, r7, #2
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	f302 020f 	ssat	r2, #16, r2
 800648e:	9b05      	ldr	r3, [sp, #20]
 8006490:	f821 2b02 	strh.w	r2, [r1], #2
 8006494:	4299      	cmp	r1, r3
 8006496:	f47f af45 	bne.w	8006324 <D80_1CH_HTONS_VOL_HP+0x40>
 800649a:	4623      	mov	r3, r4
 800649c:	9907      	ldr	r1, [sp, #28]
 800649e:	9801      	ldr	r0, [sp, #4]
 80064a0:	60c8      	str	r0, [r1, #12]
 80064a2:	9a00      	ldr	r2, [sp, #0]
 80064a4:	f8c1 c008 	str.w	ip, [r1, #8]
 80064a8:	4608      	mov	r0, r1
 80064aa:	61cb      	str	r3, [r1, #28]
 80064ac:	610a      	str	r2, [r1, #16]
 80064ae:	f8c1 a014 	str.w	sl, [r1, #20]
 80064b2:	9906      	ldr	r1, [sp, #24]
 80064b4:	6181      	str	r1, [r0, #24]
 80064b6:	2000      	movs	r0, #0
 80064b8:	b009      	add	sp, #36	; 0x24
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	f8dd a008 	ldr.w	sl, [sp, #8]
 80064c2:	e7eb      	b.n	800649c <D80_1CH_HTONS_VOL_HP+0x1b8>
 80064c4:	20000000 	.word	0x20000000
 80064c8:	002d0024 	.word	0x002d0024
 80064cc:	001c0015 	.word	0x001c0015
 80064d0:	000f000a 	.word	0x000f000a
 80064d4:	00060003 	.word	0x00060003
 80064d8:	0037003f 	.word	0x0037003f
 80064dc:	00450049 	.word	0x00450049
 80064e0:	00490045 	.word	0x00490045
 80064e4:	003f0037 	.word	0x003f0037
 80064e8:	00030006 	.word	0x00030006
 80064ec:	000a000f 	.word	0x000a000f
 80064f0:	0015001c 	.word	0x0015001c
 80064f4:	0024002d 	.word	0x0024002d

080064f8 <D128_1CH_HTONS_VOL_HP>:
 80064f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064fc:	b093      	sub	sp, #76	; 0x4c
 80064fe:	4614      	mov	r4, r2
 8006500:	9211      	str	r2, [sp, #68]	; 0x44
 8006502:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8006504:	6912      	ldr	r2, [r2, #16]
 8006506:	9203      	str	r2, [sp, #12]
 8006508:	4622      	mov	r2, r4
 800650a:	4615      	mov	r5, r2
 800650c:	6964      	ldr	r4, [r4, #20]
 800650e:	9406      	str	r4, [sp, #24]
 8006510:	4614      	mov	r4, r2
 8006512:	6992      	ldr	r2, [r2, #24]
 8006514:	9210      	str	r2, [sp, #64]	; 0x40
 8006516:	68ea      	ldr	r2, [r5, #12]
 8006518:	9204      	str	r2, [sp, #16]
 800651a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800651c:	69e6      	ldr	r6, [r4, #28]
 800651e:	920d      	str	r2, [sp, #52]	; 0x34
 8006520:	68a4      	ldr	r4, [r4, #8]
 8006522:	6a2a      	ldr	r2, [r5, #32]
 8006524:	9405      	str	r4, [sp, #20]
 8006526:	920e      	str	r2, [sp, #56]	; 0x38
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 8145 	beq.w	80067b8 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800652e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8006532:	930f      	str	r3, [sp, #60]	; 0x3c
 8006534:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8006814 <D128_1CH_HTONS_VOL_HP+0x31c>
 8006538:	9107      	str	r1, [sp, #28]
 800653a:	f100 0310 	add.w	r3, r0, #16
 800653e:	4699      	mov	r9, r3
 8006540:	f1a9 0110 	sub.w	r1, r9, #16
 8006544:	c90e      	ldmia	r1, {r1, r2, r3}
 8006546:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800654a:	ba49      	rev16	r1, r1
 800654c:	ba52      	rev16	r2, r2
 800654e:	ba5b      	rev16	r3, r3
 8006550:	fa90 fa90 	rev16.w	sl, r0
 8006554:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8006558:	b2cc      	uxtb	r4, r1
 800655a:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800655e:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8006562:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8006566:	0e09      	lsrs	r1, r1, #24
 8006568:	4426      	add	r6, r4
 800656a:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800656e:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 8006572:	b2d0      	uxtb	r0, r2
 8006574:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8006578:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800657c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006580:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8006584:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8006588:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800658c:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8006590:	0e12      	lsrs	r2, r2, #24
 8006592:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8006596:	9701      	str	r7, [sp, #4]
 8006598:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800659c:	4627      	mov	r7, r4
 800659e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 80065a2:	9702      	str	r7, [sp, #8]
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 80065aa:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 80065ae:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 80065b2:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80065b6:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 80065ba:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80065be:	f3c3 4007 	ubfx	r0, r3, #16, #8
 80065c2:	0e1b      	lsrs	r3, r3, #24
 80065c4:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 80065c8:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 80065cc:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 80065d0:	fa5f f38a 	uxtb.w	r3, sl
 80065d4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80065d8:	960a      	str	r6, [sp, #40]	; 0x28
 80065da:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80065de:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 80065e2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80065e6:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80065ea:	950b      	str	r5, [sp, #44]	; 0x2c
 80065ec:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80065f0:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80065f4:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80065f8:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 80065fc:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8006600:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8006604:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8006608:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800660c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8006610:	9308      	str	r3, [sp, #32]
 8006612:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8006616:	9b01      	ldr	r3, [sp, #4]
 8006618:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800661c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006620:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8006624:	9b02      	ldr	r3, [sp, #8]
 8006626:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800662a:	9302      	str	r3, [sp, #8]
 800662c:	9b08      	ldr	r3, [sp, #32]
 800662e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006632:	9308      	str	r3, [sp, #32]
 8006634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006636:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800663a:	950c      	str	r5, [sp, #48]	; 0x30
 800663c:	461d      	mov	r5, r3
 800663e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006640:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8006644:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006648:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800664c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8006650:	9301      	str	r3, [sp, #4]
 8006652:	9b02      	ldr	r3, [sp, #8]
 8006654:	9202      	str	r2, [sp, #8]
 8006656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006658:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800665a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800665e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8006662:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8006666:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800666a:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800666e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006672:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8006676:	9b08      	ldr	r3, [sp, #32]
 8006678:	9f01      	ldr	r7, [sp, #4]
 800667a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800667e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8006682:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8006686:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800668a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800668e:	46be      	mov	lr, r7
 8006690:	0a96      	lsrs	r6, r2, #10
 8006692:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8006696:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800669a:	4f49      	ldr	r7, [pc, #292]	; (80067c0 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800669c:	9a04      	ldr	r2, [sp, #16]
 800669e:	fb2e 2e07 	smlad	lr, lr, r7, r2
 80066a2:	4a48      	ldr	r2, [pc, #288]	; (80067c4 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 80066a4:	fb2a ee02 	smlad	lr, sl, r2, lr
 80066a8:	4a47      	ldr	r2, [pc, #284]	; (80067c8 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 80066aa:	fb21 ee02 	smlad	lr, r1, r2, lr
 80066ae:	4a47      	ldr	r2, [pc, #284]	; (80067cc <D128_1CH_HTONS_VOL_HP+0x2d4>)
 80066b0:	fb24 ee02 	smlad	lr, r4, r2, lr
 80066b4:	4a46      	ldr	r2, [pc, #280]	; (80067d0 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 80066b6:	9f02      	ldr	r7, [sp, #8]
 80066b8:	fb27 ee02 	smlad	lr, r7, r2, lr
 80066bc:	4a45      	ldr	r2, [pc, #276]	; (80067d4 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 80066be:	fb20 ee02 	smlad	lr, r0, r2, lr
 80066c2:	4a45      	ldr	r2, [pc, #276]	; (80067d8 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 80066c4:	fb23 e702 	smlad	r7, r3, r2, lr
 80066c8:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 80066cc:	fb25 7e0e 	smlad	lr, r5, lr, r7
 80066d0:	9f01      	ldr	r7, [sp, #4]
 80066d2:	4a42      	ldr	r2, [pc, #264]	; (80067dc <D128_1CH_HTONS_VOL_HP+0x2e4>)
 80066d4:	46bc      	mov	ip, r7
 80066d6:	9f05      	ldr	r7, [sp, #20]
 80066d8:	fb2c 7c02 	smlad	ip, ip, r2, r7
 80066dc:	4a40      	ldr	r2, [pc, #256]	; (80067e0 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 80066de:	fb2a cc02 	smlad	ip, sl, r2, ip
 80066e2:	4f40      	ldr	r7, [pc, #256]	; (80067e4 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 80066e4:	fb21 cc07 	smlad	ip, r1, r7, ip
 80066e8:	4f3f      	ldr	r7, [pc, #252]	; (80067e8 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 80066ea:	fb24 cc07 	smlad	ip, r4, r7, ip
 80066ee:	4f3f      	ldr	r7, [pc, #252]	; (80067ec <D128_1CH_HTONS_VOL_HP+0x2f4>)
 80066f0:	9a02      	ldr	r2, [sp, #8]
 80066f2:	fb22 cc07 	smlad	ip, r2, r7, ip
 80066f6:	4f3e      	ldr	r7, [pc, #248]	; (80067f0 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 80066f8:	fb20 cc07 	smlad	ip, r0, r7, ip
 80066fc:	4f3d      	ldr	r7, [pc, #244]	; (80067f4 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 80066fe:	fb23 c707 	smlad	r7, r3, r7, ip
 8006702:	f8df c114 	ldr.w	ip, [pc, #276]	; 8006818 <D128_1CH_HTONS_VOL_HP+0x320>
 8006706:	fb25 720c 	smlad	r2, r5, ip, r7
 800670a:	f04f 0b01 	mov.w	fp, #1
 800670e:	9204      	str	r2, [sp, #16]
 8006710:	9f01      	ldr	r7, [sp, #4]
 8006712:	fb27 fb0b 	smuad	fp, r7, fp
 8006716:	4f38      	ldr	r7, [pc, #224]	; (80067f8 <D128_1CH_HTONS_VOL_HP+0x300>)
 8006718:	fb2a ba07 	smlad	sl, sl, r7, fp
 800671c:	4f37      	ldr	r7, [pc, #220]	; (80067fc <D128_1CH_HTONS_VOL_HP+0x304>)
 800671e:	fb21 aa07 	smlad	sl, r1, r7, sl
 8006722:	4f37      	ldr	r7, [pc, #220]	; (8006800 <D128_1CH_HTONS_VOL_HP+0x308>)
 8006724:	fb24 aa07 	smlad	sl, r4, r7, sl
 8006728:	4f36      	ldr	r7, [pc, #216]	; (8006804 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800672a:	9a02      	ldr	r2, [sp, #8]
 800672c:	fb22 a707 	smlad	r7, r2, r7, sl
 8006730:	4a35      	ldr	r2, [pc, #212]	; (8006808 <D128_1CH_HTONS_VOL_HP+0x310>)
 8006732:	fb20 7702 	smlad	r7, r0, r2, r7
 8006736:	4a35      	ldr	r2, [pc, #212]	; (800680c <D128_1CH_HTONS_VOL_HP+0x314>)
 8006738:	fb23 7702 	smlad	r7, r3, r2, r7
 800673c:	4b34      	ldr	r3, [pc, #208]	; (8006810 <D128_1CH_HTONS_VOL_HP+0x318>)
 800673e:	fb25 7303 	smlad	r3, r5, r3, r7
 8006742:	9305      	str	r3, [sp, #20]
 8006744:	9b03      	ldr	r3, [sp, #12]
 8006746:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8006748:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800674c:	4473      	add	r3, lr
 800674e:	461a      	mov	r2, r3
 8006750:	9b06      	ldr	r3, [sp, #24]
 8006752:	f8cd e018 	str.w	lr, [sp, #24]
 8006756:	1ad2      	subs	r2, r2, r3
 8006758:	17d1      	asrs	r1, r2, #31
 800675a:	fba2 2304 	umull	r2, r3, r2, r4
 800675e:	fb04 3301 	mla	r3, r4, r1, r3
 8006762:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8006766:	f143 0300 	adc.w	r3, r3, #0
 800676a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800676c:	021a      	lsls	r2, r3, #8
 800676e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8006772:	2100      	movs	r1, #0
 8006774:	fbc4 0102 	smlal	r0, r1, r4, r2
 8006778:	108a      	asrs	r2, r1, #2
 800677a:	9907      	ldr	r1, [sp, #28]
 800677c:	f302 020f 	ssat	r2, #16, r2
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	f821 2b02 	strh.w	r2, [r1], #2
 8006786:	9303      	str	r3, [sp, #12]
 8006788:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800678a:	9107      	str	r1, [sp, #28]
 800678c:	4299      	cmp	r1, r3
 800678e:	f109 0910 	add.w	r9, r9, #16
 8006792:	f47f aed5 	bne.w	8006540 <D128_1CH_HTONS_VOL_HP+0x48>
 8006796:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006798:	9905      	ldr	r1, [sp, #20]
 800679a:	6091      	str	r1, [r2, #8]
 800679c:	9904      	ldr	r1, [sp, #16]
 800679e:	60d1      	str	r1, [r2, #12]
 80067a0:	4613      	mov	r3, r2
 80067a2:	61d6      	str	r6, [r2, #28]
 80067a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80067a6:	9a03      	ldr	r2, [sp, #12]
 80067a8:	611a      	str	r2, [r3, #16]
 80067aa:	2000      	movs	r0, #0
 80067ac:	f8c3 e014 	str.w	lr, [r3, #20]
 80067b0:	6199      	str	r1, [r3, #24]
 80067b2:	b013      	add	sp, #76	; 0x4c
 80067b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067b8:	f8dd e018 	ldr.w	lr, [sp, #24]
 80067bc:	e7eb      	b.n	8006796 <D128_1CH_HTONS_VOL_HP+0x29e>
 80067be:	bf00      	nop
 80067c0:	00780069 	.word	0x00780069
 80067c4:	005b004e 	.word	0x005b004e
 80067c8:	00420037 	.word	0x00420037
 80067cc:	002d0024 	.word	0x002d0024
 80067d0:	001c0015 	.word	0x001c0015
 80067d4:	000f000a 	.word	0x000f000a
 80067d8:	00060003 	.word	0x00060003
 80067dc:	00880096 	.word	0x00880096
 80067e0:	00a200ac 	.word	0x00a200ac
 80067e4:	00b400ba 	.word	0x00b400ba
 80067e8:	00be00c0 	.word	0x00be00c0
 80067ec:	00c000be 	.word	0x00c000be
 80067f0:	00ba00b4 	.word	0x00ba00b4
 80067f4:	00ac00a2 	.word	0x00ac00a2
 80067f8:	00030006 	.word	0x00030006
 80067fc:	000a000f 	.word	0x000a000f
 8006800:	0015001c 	.word	0x0015001c
 8006804:	0024002d 	.word	0x0024002d
 8006808:	00370042 	.word	0x00370042
 800680c:	004e005b 	.word	0x004e005b
 8006810:	00690078 	.word	0x00690078
 8006814:	20000000 	.word	0x20000000
 8006818:	00960088 	.word	0x00960088

0800681c <PDM_Filter_Init>:
 800681c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681e:	2240      	movs	r2, #64	; 0x40
 8006820:	4604      	mov	r4, r0
 8006822:	2100      	movs	r1, #0
 8006824:	300c      	adds	r0, #12
 8006826:	f000 f9dd 	bl	8006be4 <memset>
 800682a:	493b      	ldr	r1, [pc, #236]	; (8006918 <PDM_Filter_Init+0xfc>)
 800682c:	483b      	ldr	r0, [pc, #236]	; (800691c <PDM_Filter_Init+0x100>)
 800682e:	f000 f971 	bl	8006b14 <CRC_Lock>
 8006832:	8822      	ldrh	r2, [r4, #0]
 8006834:	8963      	ldrh	r3, [r4, #10]
 8006836:	4938      	ldr	r1, [pc, #224]	; (8006918 <PDM_Filter_Init+0xfc>)
 8006838:	8925      	ldrh	r5, [r4, #8]
 800683a:	86a3      	strh	r3, [r4, #52]	; 0x34
 800683c:	2801      	cmp	r0, #1
 800683e:	f04f 0300 	mov.w	r3, #0
 8006842:	bf18      	it	ne
 8006844:	2100      	movne	r1, #0
 8006846:	2a01      	cmp	r2, #1
 8006848:	6461      	str	r1, [r4, #68]	; 0x44
 800684a:	86e5      	strh	r5, [r4, #54]	; 0x36
 800684c:	61a3      	str	r3, [r4, #24]
 800684e:	6123      	str	r3, [r4, #16]
 8006850:	6163      	str	r3, [r4, #20]
 8006852:	60e3      	str	r3, [r4, #12]
 8006854:	6263      	str	r3, [r4, #36]	; 0x24
 8006856:	61e3      	str	r3, [r4, #28]
 8006858:	6223      	str	r3, [r4, #32]
 800685a:	6423      	str	r3, [r4, #64]	; 0x40
 800685c:	d918      	bls.n	8006890 <PDM_Filter_Init+0x74>
 800685e:	2003      	movs	r0, #3
 8006860:	2302      	movs	r3, #2
 8006862:	8862      	ldrh	r2, [r4, #2]
 8006864:	2a01      	cmp	r2, #1
 8006866:	d91d      	bls.n	80068a4 <PDM_Filter_Init+0x88>
 8006868:	2140      	movs	r1, #64	; 0x40
 800686a:	2300      	movs	r3, #0
 800686c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800686e:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8006872:	6862      	ldr	r2, [r4, #4]
 8006874:	bf04      	itt	eq
 8006876:	6421      	streq	r1, [r4, #64]	; 0x40
 8006878:	460b      	moveq	r3, r1
 800687a:	b11a      	cbz	r2, 8006884 <PDM_Filter_Init+0x68>
 800687c:	f043 0310 	orr.w	r3, r3, #16
 8006880:	6423      	str	r3, [r4, #64]	; 0x40
 8006882:	62e2      	str	r2, [r4, #44]	; 0x2c
 8006884:	2200      	movs	r2, #0
 8006886:	8722      	strh	r2, [r4, #56]	; 0x38
 8006888:	b908      	cbnz	r0, 800688e <PDM_Filter_Init+0x72>
 800688a:	3380      	adds	r3, #128	; 0x80
 800688c:	6423      	str	r3, [r4, #64]	; 0x40
 800688e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006890:	4d23      	ldr	r5, [pc, #140]	; (8006920 <PDM_Filter_Init+0x104>)
 8006892:	d010      	beq.n	80068b6 <PDM_Filter_Init+0x9a>
 8006894:	782a      	ldrb	r2, [r5, #0]
 8006896:	2a01      	cmp	r2, #1
 8006898:	d027      	beq.n	80068ea <PDM_Filter_Init+0xce>
 800689a:	8862      	ldrh	r2, [r4, #2]
 800689c:	2a01      	cmp	r2, #1
 800689e:	f04f 0001 	mov.w	r0, #1
 80068a2:	d8e1      	bhi.n	8006868 <PDM_Filter_Init+0x4c>
 80068a4:	d001      	beq.n	80068aa <PDM_Filter_Init+0x8e>
 80068a6:	4618      	mov	r0, r3
 80068a8:	e7de      	b.n	8006868 <PDM_Filter_Init+0x4c>
 80068aa:	2220      	movs	r2, #32
 80068ac:	4618      	mov	r0, r3
 80068ae:	6422      	str	r2, [r4, #64]	; 0x40
 80068b0:	4613      	mov	r3, r2
 80068b2:	2160      	movs	r1, #96	; 0x60
 80068b4:	e7da      	b.n	800686c <PDM_Filter_Init+0x50>
 80068b6:	7829      	ldrb	r1, [r5, #0]
 80068b8:	2900      	cmp	r1, #0
 80068ba:	d1ee      	bne.n	800689a <PDM_Filter_Init+0x7e>
 80068bc:	4919      	ldr	r1, [pc, #100]	; (8006924 <PDM_Filter_Init+0x108>)
 80068be:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800692c <PDM_Filter_Init+0x110>
 80068c2:	4f19      	ldr	r7, [pc, #100]	; (8006928 <PDM_Filter_Init+0x10c>)
 80068c4:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80068c8:	684a      	ldr	r2, [r1, #4]
 80068ca:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80068ce:	ea02 0007 	and.w	r0, r2, r7
 80068d2:	4303      	orrs	r3, r0
 80068d4:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80068d8:	4413      	add	r3, r2
 80068da:	f841 3f04 	str.w	r3, [r1, #4]!
 80068de:	428e      	cmp	r6, r1
 80068e0:	d1f2      	bne.n	80068c8 <PDM_Filter_Init+0xac>
 80068e2:	2001      	movs	r0, #1
 80068e4:	7028      	strb	r0, [r5, #0]
 80068e6:	2300      	movs	r3, #0
 80068e8:	e7bb      	b.n	8006862 <PDM_Filter_Init+0x46>
 80068ea:	490e      	ldr	r1, [pc, #56]	; (8006924 <PDM_Filter_Init+0x108>)
 80068ec:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800692c <PDM_Filter_Init+0x110>
 80068f0:	4f0d      	ldr	r7, [pc, #52]	; (8006928 <PDM_Filter_Init+0x10c>)
 80068f2:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80068f6:	684a      	ldr	r2, [r1, #4]
 80068f8:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80068fc:	ea02 0007 	and.w	r0, r2, r7
 8006900:	4303      	orrs	r3, r0
 8006902:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8006906:	4413      	add	r3, r2
 8006908:	f841 3f04 	str.w	r3, [r1, #4]!
 800690c:	428e      	cmp	r6, r1
 800690e:	d1f2      	bne.n	80068f6 <PDM_Filter_Init+0xda>
 8006910:	2300      	movs	r3, #0
 8006912:	702b      	strb	r3, [r5, #0]
 8006914:	e7c1      	b.n	800689a <PDM_Filter_Init+0x7e>
 8006916:	bf00      	nop
 8006918:	b5e8b5cd 	.word	0xb5e8b5cd
 800691c:	f407a5c2 	.word	0xf407a5c2
 8006920:	200005f8 	.word	0x200005f8
 8006924:	1ffffffc 	.word	0x1ffffffc
 8006928:	000ffc00 	.word	0x000ffc00
 800692c:	3ff00000 	.word	0x3ff00000

08006930 <PDM_Filter_setConfig>:
 8006930:	4b66      	ldr	r3, [pc, #408]	; (8006acc <PDM_Filter_setConfig+0x19c>)
 8006932:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006934:	429a      	cmp	r2, r3
 8006936:	d001      	beq.n	800693c <PDM_Filter_setConfig+0xc>
 8006938:	2004      	movs	r0, #4
 800693a:	4770      	bx	lr
 800693c:	b530      	push	{r4, r5, lr}
 800693e:	880a      	ldrh	r2, [r1, #0]
 8006940:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006942:	ed2d 8b04 	vpush	{d8-d9}
 8006946:	4604      	mov	r4, r0
 8006948:	460d      	mov	r5, r1
 800694a:	1e51      	subs	r1, r2, #1
 800694c:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 8006950:	2906      	cmp	r1, #6
 8006952:	b083      	sub	sp, #12
 8006954:	6420      	str	r0, [r4, #64]	; 0x40
 8006956:	d91a      	bls.n	800698e <PDM_Filter_setConfig+0x5e>
 8006958:	2008      	movs	r0, #8
 800695a:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800695e:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8006962:	4299      	cmp	r1, r3
 8006964:	d07e      	beq.n	8006a64 <PDM_Filter_setConfig+0x134>
 8006966:	f113 0f0c 	cmn.w	r3, #12
 800696a:	da2a      	bge.n	80069c2 <PDM_Filter_setConfig+0x92>
 800696c:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 8006970:	3040      	adds	r0, #64	; 0x40
 8006972:	80ab      	strh	r3, [r5, #4]
 8006974:	8622      	strh	r2, [r4, #48]	; 0x30
 8006976:	886b      	ldrh	r3, [r5, #2]
 8006978:	8663      	strh	r3, [r4, #50]	; 0x32
 800697a:	b920      	cbnz	r0, 8006986 <PDM_Filter_setConfig+0x56>
 800697c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800697e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006982:	6423      	str	r3, [r4, #64]	; 0x40
 8006984:	2000      	movs	r0, #0
 8006986:	b003      	add	sp, #12
 8006988:	ecbd 8b04 	vpop	{d8-d9}
 800698c:	bd30      	pop	{r4, r5, pc}
 800698e:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8006990:	4291      	cmp	r1, r2
 8006992:	d06c      	beq.n	8006a6e <PDM_Filter_setConfig+0x13e>
 8006994:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8006998:	f023 0301 	bic.w	r3, r3, #1
 800699c:	4313      	orrs	r3, r2
 800699e:	f003 0170 	and.w	r1, r3, #112	; 0x70
 80069a2:	6423      	str	r3, [r4, #64]	; 0x40
 80069a4:	2970      	cmp	r1, #112	; 0x70
 80069a6:	f003 030f 	and.w	r3, r3, #15
 80069aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80069ae:	d066      	beq.n	8006a7e <PDM_Filter_setConfig+0x14e>
 80069b0:	2b06      	cmp	r3, #6
 80069b2:	f200 8089 	bhi.w	8006ac8 <PDM_Filter_setConfig+0x198>
 80069b6:	e8df f003 	tbb	[pc, r3]
 80069ba:	4f52      	.short	0x4f52
 80069bc:	3d43494c 	.word	0x3d43494c
 80069c0:	46          	.byte	0x46
 80069c1:	00          	.byte	0x00
 80069c2:	2b33      	cmp	r3, #51	; 0x33
 80069c4:	dc32      	bgt.n	8006a2c <PDM_Filter_setConfig+0xfc>
 80069c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80069c8:	f002 020f 	and.w	r2, r2, #15
 80069cc:	3a01      	subs	r2, #1
 80069ce:	2a06      	cmp	r2, #6
 80069d0:	d872      	bhi.n	8006ab8 <PDM_Filter_setConfig+0x188>
 80069d2:	493f      	ldr	r1, [pc, #252]	; (8006ad0 <PDM_Filter_setConfig+0x1a0>)
 80069d4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80069d8:	ed92 9a00 	vldr	s18, [r2]
 80069dc:	ed92 8a07 	vldr	s16, [r2, #28]
 80069e0:	9001      	str	r0, [sp, #4]
 80069e2:	ee07 3a90 	vmov	s15, r3
 80069e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80069ea:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80069ee:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80069f2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80069f6:	f002 fe4f 	bl	8009698 <powf>
 80069fa:	eddf 0a36 	vldr	s1, [pc, #216]	; 8006ad4 <PDM_Filter_setConfig+0x1a4>
 80069fe:	eef0 8a40 	vmov.f32	s17, s0
 8006a02:	ee70 0ac9 	vsub.f32	s1, s1, s18
 8006a06:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006a0a:	f002 fe45 	bl	8009698 <powf>
 8006a0e:	ee28 8a28 	vmul.f32	s16, s16, s17
 8006a12:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006a16:	f002 fe1b 	bl	8009650 <roundf>
 8006a1a:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8006a1e:	88ab      	ldrh	r3, [r5, #4]
 8006a20:	882a      	ldrh	r2, [r5, #0]
 8006a22:	9801      	ldr	r0, [sp, #4]
 8006a24:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 8006a28:	8723      	strh	r3, [r4, #56]	; 0x38
 8006a2a:	e7a3      	b.n	8006974 <PDM_Filter_setConfig+0x44>
 8006a2c:	2333      	movs	r3, #51	; 0x33
 8006a2e:	3040      	adds	r0, #64	; 0x40
 8006a30:	80ab      	strh	r3, [r5, #4]
 8006a32:	e79f      	b.n	8006974 <PDM_Filter_setConfig+0x44>
 8006a34:	4b28      	ldr	r3, [pc, #160]	; (8006ad8 <PDM_Filter_setConfig+0x1a8>)
 8006a36:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a38:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	e792      	b.n	8006966 <PDM_Filter_setConfig+0x36>
 8006a40:	4b26      	ldr	r3, [pc, #152]	; (8006adc <PDM_Filter_setConfig+0x1ac>)
 8006a42:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a44:	e7f8      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a46:	4b26      	ldr	r3, [pc, #152]	; (8006ae0 <PDM_Filter_setConfig+0x1b0>)
 8006a48:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a4a:	e7f5      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a4c:	4b25      	ldr	r3, [pc, #148]	; (8006ae4 <PDM_Filter_setConfig+0x1b4>)
 8006a4e:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a50:	e7f2      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a52:	4b25      	ldr	r3, [pc, #148]	; (8006ae8 <PDM_Filter_setConfig+0x1b8>)
 8006a54:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a56:	e7ef      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a58:	4b24      	ldr	r3, [pc, #144]	; (8006aec <PDM_Filter_setConfig+0x1bc>)
 8006a5a:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a5c:	e7ec      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a5e:	4b24      	ldr	r3, [pc, #144]	; (8006af0 <PDM_Filter_setConfig+0x1c0>)
 8006a60:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a62:	e7e9      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a64:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8006a66:	4291      	cmp	r1, r2
 8006a68:	f47f af7d 	bne.w	8006966 <PDM_Filter_setConfig+0x36>
 8006a6c:	e783      	b.n	8006976 <PDM_Filter_setConfig+0x46>
 8006a6e:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8006a72:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8006a76:	4299      	cmp	r1, r3
 8006a78:	d023      	beq.n	8006ac2 <PDM_Filter_setConfig+0x192>
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	e773      	b.n	8006966 <PDM_Filter_setConfig+0x36>
 8006a7e:	2b06      	cmp	r3, #6
 8006a80:	d822      	bhi.n	8006ac8 <PDM_Filter_setConfig+0x198>
 8006a82:	e8df f003 	tbb	[pc, r3]
 8006a86:	1316      	.short	0x1316
 8006a88:	070a0d10 	.word	0x070a0d10
 8006a8c:	04          	.byte	0x04
 8006a8d:	00          	.byte	0x00
 8006a8e:	4b19      	ldr	r3, [pc, #100]	; (8006af4 <PDM_Filter_setConfig+0x1c4>)
 8006a90:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a92:	e7d1      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a94:	4b18      	ldr	r3, [pc, #96]	; (8006af8 <PDM_Filter_setConfig+0x1c8>)
 8006a96:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a98:	e7ce      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006a9a:	4b18      	ldr	r3, [pc, #96]	; (8006afc <PDM_Filter_setConfig+0x1cc>)
 8006a9c:	64a3      	str	r3, [r4, #72]	; 0x48
 8006a9e:	e7cb      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006aa0:	4b17      	ldr	r3, [pc, #92]	; (8006b00 <PDM_Filter_setConfig+0x1d0>)
 8006aa2:	64a3      	str	r3, [r4, #72]	; 0x48
 8006aa4:	e7c8      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006aa6:	4b17      	ldr	r3, [pc, #92]	; (8006b04 <PDM_Filter_setConfig+0x1d4>)
 8006aa8:	64a3      	str	r3, [r4, #72]	; 0x48
 8006aaa:	e7c5      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006aac:	4b16      	ldr	r3, [pc, #88]	; (8006b08 <PDM_Filter_setConfig+0x1d8>)
 8006aae:	64a3      	str	r3, [r4, #72]	; 0x48
 8006ab0:	e7c2      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006ab2:	4b16      	ldr	r3, [pc, #88]	; (8006b0c <PDM_Filter_setConfig+0x1dc>)
 8006ab4:	64a3      	str	r3, [r4, #72]	; 0x48
 8006ab6:	e7bf      	b.n	8006a38 <PDM_Filter_setConfig+0x108>
 8006ab8:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8006b10 <PDM_Filter_setConfig+0x1e0>
 8006abc:	eeb0 9a48 	vmov.f32	s18, s16
 8006ac0:	e78e      	b.n	80069e0 <PDM_Filter_setConfig+0xb0>
 8006ac2:	886b      	ldrh	r3, [r5, #2]
 8006ac4:	8663      	strh	r3, [r4, #50]	; 0x32
 8006ac6:	e759      	b.n	800697c <PDM_Filter_setConfig+0x4c>
 8006ac8:	2000      	movs	r0, #0
 8006aca:	e746      	b.n	800695a <PDM_Filter_setConfig+0x2a>
 8006acc:	b5e8b5cd 	.word	0xb5e8b5cd
 8006ad0:	08009e5c 	.word	0x08009e5c
 8006ad4:	42000000 	.word	0x42000000
 8006ad8:	08004e9d 	.word	0x08004e9d
 8006adc:	08004d7d 	.word	0x08004d7d
 8006ae0:	0800502d 	.word	0x0800502d
 8006ae4:	08005871 	.word	0x08005871
 8006ae8:	080055d1 	.word	0x080055d1
 8006aec:	080053b1 	.word	0x080053b1
 8006af0:	080051c5 	.word	0x080051c5
 8006af4:	08005e7d 	.word	0x08005e7d
 8006af8:	08005d45 	.word	0x08005d45
 8006afc:	08005c61 	.word	0x08005c61
 8006b00:	080064f9 	.word	0x080064f9
 8006b04:	080062e5 	.word	0x080062e5
 8006b08:	0800612d 	.word	0x0800612d
 8006b0c:	08005fc1 	.word	0x08005fc1
 8006b10:	00000000 	.word	0x00000000

08006b14 <CRC_Lock>:
 8006b14:	4a17      	ldr	r2, [pc, #92]	; (8006b74 <CRC_Lock+0x60>)
 8006b16:	6813      	ldr	r3, [r2, #0]
 8006b18:	b410      	push	{r4}
 8006b1a:	f023 0301 	bic.w	r3, r3, #1
 8006b1e:	4c16      	ldr	r4, [pc, #88]	; (8006b78 <CRC_Lock+0x64>)
 8006b20:	6013      	str	r3, [r2, #0]
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	b933      	cbnz	r3, 8006b34 <CRC_Lock+0x20>
 8006b26:	4b15      	ldr	r3, [pc, #84]	; (8006b7c <CRC_Lock+0x68>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b2e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006b32:	d00f      	beq.n	8006b54 <CRC_Lock+0x40>
 8006b34:	4a12      	ldr	r2, [pc, #72]	; (8006b80 <CRC_Lock+0x6c>)
 8006b36:	2301      	movs	r3, #1
 8006b38:	6013      	str	r3, [r2, #0]
 8006b3a:	6813      	ldr	r3, [r2, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1fc      	bne.n	8006b3a <CRC_Lock+0x26>
 8006b40:	4b10      	ldr	r3, [pc, #64]	; (8006b84 <CRC_Lock+0x70>)
 8006b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b46:	6018      	str	r0, [r3, #0]
 8006b48:	6818      	ldr	r0, [r3, #0]
 8006b4a:	1a08      	subs	r0, r1, r0
 8006b4c:	fab0 f080 	clz	r0, r0
 8006b50:	0940      	lsrs	r0, r0, #5
 8006b52:	4770      	bx	lr
 8006b54:	4a0c      	ldr	r2, [pc, #48]	; (8006b88 <CRC_Lock+0x74>)
 8006b56:	2301      	movs	r3, #1
 8006b58:	6013      	str	r3, [r2, #0]
 8006b5a:	6813      	ldr	r3, [r2, #0]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1fc      	bne.n	8006b5a <CRC_Lock+0x46>
 8006b60:	4b0a      	ldr	r3, [pc, #40]	; (8006b8c <CRC_Lock+0x78>)
 8006b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b66:	6018      	str	r0, [r3, #0]
 8006b68:	6818      	ldr	r0, [r3, #0]
 8006b6a:	1a40      	subs	r0, r0, r1
 8006b6c:	fab0 f080 	clz	r0, r0
 8006b70:	0940      	lsrs	r0, r0, #5
 8006b72:	4770      	bx	lr
 8006b74:	e0002000 	.word	0xe0002000
 8006b78:	e0042000 	.word	0xe0042000
 8006b7c:	5c001000 	.word	0x5c001000
 8006b80:	40023008 	.word	0x40023008
 8006b84:	40023000 	.word	0x40023000
 8006b88:	58024c08 	.word	0x58024c08
 8006b8c:	58024c00 	.word	0x58024c00

08006b90 <__errno>:
 8006b90:	4b01      	ldr	r3, [pc, #4]	; (8006b98 <__errno+0x8>)
 8006b92:	6818      	ldr	r0, [r3, #0]
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	2000040c 	.word	0x2000040c

08006b9c <__libc_init_array>:
 8006b9c:	b570      	push	{r4, r5, r6, lr}
 8006b9e:	4d0d      	ldr	r5, [pc, #52]	; (8006bd4 <__libc_init_array+0x38>)
 8006ba0:	4c0d      	ldr	r4, [pc, #52]	; (8006bd8 <__libc_init_array+0x3c>)
 8006ba2:	1b64      	subs	r4, r4, r5
 8006ba4:	10a4      	asrs	r4, r4, #2
 8006ba6:	2600      	movs	r6, #0
 8006ba8:	42a6      	cmp	r6, r4
 8006baa:	d109      	bne.n	8006bc0 <__libc_init_array+0x24>
 8006bac:	4d0b      	ldr	r5, [pc, #44]	; (8006bdc <__libc_init_array+0x40>)
 8006bae:	4c0c      	ldr	r4, [pc, #48]	; (8006be0 <__libc_init_array+0x44>)
 8006bb0:	f003 f944 	bl	8009e3c <_init>
 8006bb4:	1b64      	subs	r4, r4, r5
 8006bb6:	10a4      	asrs	r4, r4, #2
 8006bb8:	2600      	movs	r6, #0
 8006bba:	42a6      	cmp	r6, r4
 8006bbc:	d105      	bne.n	8006bca <__libc_init_array+0x2e>
 8006bbe:	bd70      	pop	{r4, r5, r6, pc}
 8006bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bc4:	4798      	blx	r3
 8006bc6:	3601      	adds	r6, #1
 8006bc8:	e7ee      	b.n	8006ba8 <__libc_init_array+0xc>
 8006bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bce:	4798      	blx	r3
 8006bd0:	3601      	adds	r6, #1
 8006bd2:	e7f2      	b.n	8006bba <__libc_init_array+0x1e>
 8006bd4:	0800a2ac 	.word	0x0800a2ac
 8006bd8:	0800a2ac 	.word	0x0800a2ac
 8006bdc:	0800a2ac 	.word	0x0800a2ac
 8006be0:	0800a2b0 	.word	0x0800a2b0

08006be4 <memset>:
 8006be4:	4402      	add	r2, r0
 8006be6:	4603      	mov	r3, r0
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d100      	bne.n	8006bee <memset+0xa>
 8006bec:	4770      	bx	lr
 8006bee:	f803 1b01 	strb.w	r1, [r3], #1
 8006bf2:	e7f9      	b.n	8006be8 <memset+0x4>

08006bf4 <__cvt>:
 8006bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf8:	ec55 4b10 	vmov	r4, r5, d0
 8006bfc:	2d00      	cmp	r5, #0
 8006bfe:	460e      	mov	r6, r1
 8006c00:	4619      	mov	r1, r3
 8006c02:	462b      	mov	r3, r5
 8006c04:	bfbb      	ittet	lt
 8006c06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006c0a:	461d      	movlt	r5, r3
 8006c0c:	2300      	movge	r3, #0
 8006c0e:	232d      	movlt	r3, #45	; 0x2d
 8006c10:	700b      	strb	r3, [r1, #0]
 8006c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c18:	4691      	mov	r9, r2
 8006c1a:	f023 0820 	bic.w	r8, r3, #32
 8006c1e:	bfbc      	itt	lt
 8006c20:	4622      	movlt	r2, r4
 8006c22:	4614      	movlt	r4, r2
 8006c24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c28:	d005      	beq.n	8006c36 <__cvt+0x42>
 8006c2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c2e:	d100      	bne.n	8006c32 <__cvt+0x3e>
 8006c30:	3601      	adds	r6, #1
 8006c32:	2102      	movs	r1, #2
 8006c34:	e000      	b.n	8006c38 <__cvt+0x44>
 8006c36:	2103      	movs	r1, #3
 8006c38:	ab03      	add	r3, sp, #12
 8006c3a:	9301      	str	r3, [sp, #4]
 8006c3c:	ab02      	add	r3, sp, #8
 8006c3e:	9300      	str	r3, [sp, #0]
 8006c40:	ec45 4b10 	vmov	d0, r4, r5
 8006c44:	4653      	mov	r3, sl
 8006c46:	4632      	mov	r2, r6
 8006c48:	f000 fce2 	bl	8007610 <_dtoa_r>
 8006c4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c50:	4607      	mov	r7, r0
 8006c52:	d102      	bne.n	8006c5a <__cvt+0x66>
 8006c54:	f019 0f01 	tst.w	r9, #1
 8006c58:	d022      	beq.n	8006ca0 <__cvt+0xac>
 8006c5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c5e:	eb07 0906 	add.w	r9, r7, r6
 8006c62:	d110      	bne.n	8006c86 <__cvt+0x92>
 8006c64:	783b      	ldrb	r3, [r7, #0]
 8006c66:	2b30      	cmp	r3, #48	; 0x30
 8006c68:	d10a      	bne.n	8006c80 <__cvt+0x8c>
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 ff29 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c76:	b918      	cbnz	r0, 8006c80 <__cvt+0x8c>
 8006c78:	f1c6 0601 	rsb	r6, r6, #1
 8006c7c:	f8ca 6000 	str.w	r6, [sl]
 8006c80:	f8da 3000 	ldr.w	r3, [sl]
 8006c84:	4499      	add	r9, r3
 8006c86:	2200      	movs	r2, #0
 8006c88:	2300      	movs	r3, #0
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	4629      	mov	r1, r5
 8006c8e:	f7f9 ff1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c92:	b108      	cbz	r0, 8006c98 <__cvt+0xa4>
 8006c94:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c98:	2230      	movs	r2, #48	; 0x30
 8006c9a:	9b03      	ldr	r3, [sp, #12]
 8006c9c:	454b      	cmp	r3, r9
 8006c9e:	d307      	bcc.n	8006cb0 <__cvt+0xbc>
 8006ca0:	9b03      	ldr	r3, [sp, #12]
 8006ca2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ca4:	1bdb      	subs	r3, r3, r7
 8006ca6:	4638      	mov	r0, r7
 8006ca8:	6013      	str	r3, [r2, #0]
 8006caa:	b004      	add	sp, #16
 8006cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb0:	1c59      	adds	r1, r3, #1
 8006cb2:	9103      	str	r1, [sp, #12]
 8006cb4:	701a      	strb	r2, [r3, #0]
 8006cb6:	e7f0      	b.n	8006c9a <__cvt+0xa6>

08006cb8 <__exponent>:
 8006cb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2900      	cmp	r1, #0
 8006cbe:	bfb8      	it	lt
 8006cc0:	4249      	neglt	r1, r1
 8006cc2:	f803 2b02 	strb.w	r2, [r3], #2
 8006cc6:	bfb4      	ite	lt
 8006cc8:	222d      	movlt	r2, #45	; 0x2d
 8006cca:	222b      	movge	r2, #43	; 0x2b
 8006ccc:	2909      	cmp	r1, #9
 8006cce:	7042      	strb	r2, [r0, #1]
 8006cd0:	dd2a      	ble.n	8006d28 <__exponent+0x70>
 8006cd2:	f10d 0407 	add.w	r4, sp, #7
 8006cd6:	46a4      	mov	ip, r4
 8006cd8:	270a      	movs	r7, #10
 8006cda:	46a6      	mov	lr, r4
 8006cdc:	460a      	mov	r2, r1
 8006cde:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ce2:	fb07 1516 	mls	r5, r7, r6, r1
 8006ce6:	3530      	adds	r5, #48	; 0x30
 8006ce8:	2a63      	cmp	r2, #99	; 0x63
 8006cea:	f104 34ff 	add.w	r4, r4, #4294967295
 8006cee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006cf2:	4631      	mov	r1, r6
 8006cf4:	dcf1      	bgt.n	8006cda <__exponent+0x22>
 8006cf6:	3130      	adds	r1, #48	; 0x30
 8006cf8:	f1ae 0502 	sub.w	r5, lr, #2
 8006cfc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d00:	1c44      	adds	r4, r0, #1
 8006d02:	4629      	mov	r1, r5
 8006d04:	4561      	cmp	r1, ip
 8006d06:	d30a      	bcc.n	8006d1e <__exponent+0x66>
 8006d08:	f10d 0209 	add.w	r2, sp, #9
 8006d0c:	eba2 020e 	sub.w	r2, r2, lr
 8006d10:	4565      	cmp	r5, ip
 8006d12:	bf88      	it	hi
 8006d14:	2200      	movhi	r2, #0
 8006d16:	4413      	add	r3, r2
 8006d18:	1a18      	subs	r0, r3, r0
 8006d1a:	b003      	add	sp, #12
 8006d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d22:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d26:	e7ed      	b.n	8006d04 <__exponent+0x4c>
 8006d28:	2330      	movs	r3, #48	; 0x30
 8006d2a:	3130      	adds	r1, #48	; 0x30
 8006d2c:	7083      	strb	r3, [r0, #2]
 8006d2e:	70c1      	strb	r1, [r0, #3]
 8006d30:	1d03      	adds	r3, r0, #4
 8006d32:	e7f1      	b.n	8006d18 <__exponent+0x60>

08006d34 <_printf_float>:
 8006d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d38:	ed2d 8b02 	vpush	{d8}
 8006d3c:	b08d      	sub	sp, #52	; 0x34
 8006d3e:	460c      	mov	r4, r1
 8006d40:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d44:	4616      	mov	r6, r2
 8006d46:	461f      	mov	r7, r3
 8006d48:	4605      	mov	r5, r0
 8006d4a:	f001 fb45 	bl	80083d8 <_localeconv_r>
 8006d4e:	f8d0 a000 	ldr.w	sl, [r0]
 8006d52:	4650      	mov	r0, sl
 8006d54:	f7f9 fa3c 	bl	80001d0 <strlen>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	930a      	str	r3, [sp, #40]	; 0x28
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	9305      	str	r3, [sp, #20]
 8006d60:	f8d8 3000 	ldr.w	r3, [r8]
 8006d64:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d68:	3307      	adds	r3, #7
 8006d6a:	f023 0307 	bic.w	r3, r3, #7
 8006d6e:	f103 0208 	add.w	r2, r3, #8
 8006d72:	f8c8 2000 	str.w	r2, [r8]
 8006d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d7e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d86:	9307      	str	r3, [sp, #28]
 8006d88:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d8c:	ee08 0a10 	vmov	s16, r0
 8006d90:	4b9f      	ldr	r3, [pc, #636]	; (8007010 <_printf_float+0x2dc>)
 8006d92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d96:	f04f 32ff 	mov.w	r2, #4294967295
 8006d9a:	f7f9 fec7 	bl	8000b2c <__aeabi_dcmpun>
 8006d9e:	bb88      	cbnz	r0, 8006e04 <_printf_float+0xd0>
 8006da0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006da4:	4b9a      	ldr	r3, [pc, #616]	; (8007010 <_printf_float+0x2dc>)
 8006da6:	f04f 32ff 	mov.w	r2, #4294967295
 8006daa:	f7f9 fea1 	bl	8000af0 <__aeabi_dcmple>
 8006dae:	bb48      	cbnz	r0, 8006e04 <_printf_float+0xd0>
 8006db0:	2200      	movs	r2, #0
 8006db2:	2300      	movs	r3, #0
 8006db4:	4640      	mov	r0, r8
 8006db6:	4649      	mov	r1, r9
 8006db8:	f7f9 fe90 	bl	8000adc <__aeabi_dcmplt>
 8006dbc:	b110      	cbz	r0, 8006dc4 <_printf_float+0x90>
 8006dbe:	232d      	movs	r3, #45	; 0x2d
 8006dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dc4:	4b93      	ldr	r3, [pc, #588]	; (8007014 <_printf_float+0x2e0>)
 8006dc6:	4894      	ldr	r0, [pc, #592]	; (8007018 <_printf_float+0x2e4>)
 8006dc8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006dcc:	bf94      	ite	ls
 8006dce:	4698      	movls	r8, r3
 8006dd0:	4680      	movhi	r8, r0
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	6123      	str	r3, [r4, #16]
 8006dd6:	9b05      	ldr	r3, [sp, #20]
 8006dd8:	f023 0204 	bic.w	r2, r3, #4
 8006ddc:	6022      	str	r2, [r4, #0]
 8006dde:	f04f 0900 	mov.w	r9, #0
 8006de2:	9700      	str	r7, [sp, #0]
 8006de4:	4633      	mov	r3, r6
 8006de6:	aa0b      	add	r2, sp, #44	; 0x2c
 8006de8:	4621      	mov	r1, r4
 8006dea:	4628      	mov	r0, r5
 8006dec:	f000 f9d8 	bl	80071a0 <_printf_common>
 8006df0:	3001      	adds	r0, #1
 8006df2:	f040 8090 	bne.w	8006f16 <_printf_float+0x1e2>
 8006df6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfa:	b00d      	add	sp, #52	; 0x34
 8006dfc:	ecbd 8b02 	vpop	{d8}
 8006e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e04:	4642      	mov	r2, r8
 8006e06:	464b      	mov	r3, r9
 8006e08:	4640      	mov	r0, r8
 8006e0a:	4649      	mov	r1, r9
 8006e0c:	f7f9 fe8e 	bl	8000b2c <__aeabi_dcmpun>
 8006e10:	b140      	cbz	r0, 8006e24 <_printf_float+0xf0>
 8006e12:	464b      	mov	r3, r9
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	bfbc      	itt	lt
 8006e18:	232d      	movlt	r3, #45	; 0x2d
 8006e1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e1e:	487f      	ldr	r0, [pc, #508]	; (800701c <_printf_float+0x2e8>)
 8006e20:	4b7f      	ldr	r3, [pc, #508]	; (8007020 <_printf_float+0x2ec>)
 8006e22:	e7d1      	b.n	8006dc8 <_printf_float+0x94>
 8006e24:	6863      	ldr	r3, [r4, #4]
 8006e26:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e2a:	9206      	str	r2, [sp, #24]
 8006e2c:	1c5a      	adds	r2, r3, #1
 8006e2e:	d13f      	bne.n	8006eb0 <_printf_float+0x17c>
 8006e30:	2306      	movs	r3, #6
 8006e32:	6063      	str	r3, [r4, #4]
 8006e34:	9b05      	ldr	r3, [sp, #20]
 8006e36:	6861      	ldr	r1, [r4, #4]
 8006e38:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	9303      	str	r3, [sp, #12]
 8006e40:	ab0a      	add	r3, sp, #40	; 0x28
 8006e42:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e46:	ab09      	add	r3, sp, #36	; 0x24
 8006e48:	ec49 8b10 	vmov	d0, r8, r9
 8006e4c:	9300      	str	r3, [sp, #0]
 8006e4e:	6022      	str	r2, [r4, #0]
 8006e50:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e54:	4628      	mov	r0, r5
 8006e56:	f7ff fecd 	bl	8006bf4 <__cvt>
 8006e5a:	9b06      	ldr	r3, [sp, #24]
 8006e5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e5e:	2b47      	cmp	r3, #71	; 0x47
 8006e60:	4680      	mov	r8, r0
 8006e62:	d108      	bne.n	8006e76 <_printf_float+0x142>
 8006e64:	1cc8      	adds	r0, r1, #3
 8006e66:	db02      	blt.n	8006e6e <_printf_float+0x13a>
 8006e68:	6863      	ldr	r3, [r4, #4]
 8006e6a:	4299      	cmp	r1, r3
 8006e6c:	dd41      	ble.n	8006ef2 <_printf_float+0x1be>
 8006e6e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e72:	fa5f fb8b 	uxtb.w	fp, fp
 8006e76:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e7a:	d820      	bhi.n	8006ebe <_printf_float+0x18a>
 8006e7c:	3901      	subs	r1, #1
 8006e7e:	465a      	mov	r2, fp
 8006e80:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e84:	9109      	str	r1, [sp, #36]	; 0x24
 8006e86:	f7ff ff17 	bl	8006cb8 <__exponent>
 8006e8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e8c:	1813      	adds	r3, r2, r0
 8006e8e:	2a01      	cmp	r2, #1
 8006e90:	4681      	mov	r9, r0
 8006e92:	6123      	str	r3, [r4, #16]
 8006e94:	dc02      	bgt.n	8006e9c <_printf_float+0x168>
 8006e96:	6822      	ldr	r2, [r4, #0]
 8006e98:	07d2      	lsls	r2, r2, #31
 8006e9a:	d501      	bpl.n	8006ea0 <_printf_float+0x16c>
 8006e9c:	3301      	adds	r3, #1
 8006e9e:	6123      	str	r3, [r4, #16]
 8006ea0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d09c      	beq.n	8006de2 <_printf_float+0xae>
 8006ea8:	232d      	movs	r3, #45	; 0x2d
 8006eaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eae:	e798      	b.n	8006de2 <_printf_float+0xae>
 8006eb0:	9a06      	ldr	r2, [sp, #24]
 8006eb2:	2a47      	cmp	r2, #71	; 0x47
 8006eb4:	d1be      	bne.n	8006e34 <_printf_float+0x100>
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1bc      	bne.n	8006e34 <_printf_float+0x100>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e7b9      	b.n	8006e32 <_printf_float+0xfe>
 8006ebe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006ec2:	d118      	bne.n	8006ef6 <_printf_float+0x1c2>
 8006ec4:	2900      	cmp	r1, #0
 8006ec6:	6863      	ldr	r3, [r4, #4]
 8006ec8:	dd0b      	ble.n	8006ee2 <_printf_float+0x1ae>
 8006eca:	6121      	str	r1, [r4, #16]
 8006ecc:	b913      	cbnz	r3, 8006ed4 <_printf_float+0x1a0>
 8006ece:	6822      	ldr	r2, [r4, #0]
 8006ed0:	07d0      	lsls	r0, r2, #31
 8006ed2:	d502      	bpl.n	8006eda <_printf_float+0x1a6>
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	440b      	add	r3, r1
 8006ed8:	6123      	str	r3, [r4, #16]
 8006eda:	65a1      	str	r1, [r4, #88]	; 0x58
 8006edc:	f04f 0900 	mov.w	r9, #0
 8006ee0:	e7de      	b.n	8006ea0 <_printf_float+0x16c>
 8006ee2:	b913      	cbnz	r3, 8006eea <_printf_float+0x1b6>
 8006ee4:	6822      	ldr	r2, [r4, #0]
 8006ee6:	07d2      	lsls	r2, r2, #31
 8006ee8:	d501      	bpl.n	8006eee <_printf_float+0x1ba>
 8006eea:	3302      	adds	r3, #2
 8006eec:	e7f4      	b.n	8006ed8 <_printf_float+0x1a4>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	e7f2      	b.n	8006ed8 <_printf_float+0x1a4>
 8006ef2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ef8:	4299      	cmp	r1, r3
 8006efa:	db05      	blt.n	8006f08 <_printf_float+0x1d4>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	6121      	str	r1, [r4, #16]
 8006f00:	07d8      	lsls	r0, r3, #31
 8006f02:	d5ea      	bpl.n	8006eda <_printf_float+0x1a6>
 8006f04:	1c4b      	adds	r3, r1, #1
 8006f06:	e7e7      	b.n	8006ed8 <_printf_float+0x1a4>
 8006f08:	2900      	cmp	r1, #0
 8006f0a:	bfd4      	ite	le
 8006f0c:	f1c1 0202 	rsble	r2, r1, #2
 8006f10:	2201      	movgt	r2, #1
 8006f12:	4413      	add	r3, r2
 8006f14:	e7e0      	b.n	8006ed8 <_printf_float+0x1a4>
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	055a      	lsls	r2, r3, #21
 8006f1a:	d407      	bmi.n	8006f2c <_printf_float+0x1f8>
 8006f1c:	6923      	ldr	r3, [r4, #16]
 8006f1e:	4642      	mov	r2, r8
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	d12c      	bne.n	8006f84 <_printf_float+0x250>
 8006f2a:	e764      	b.n	8006df6 <_printf_float+0xc2>
 8006f2c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f30:	f240 80e0 	bls.w	80070f4 <_printf_float+0x3c0>
 8006f34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f38:	2200      	movs	r2, #0
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	f7f9 fdc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	d034      	beq.n	8006fae <_printf_float+0x27a>
 8006f44:	4a37      	ldr	r2, [pc, #220]	; (8007024 <_printf_float+0x2f0>)
 8006f46:	2301      	movs	r3, #1
 8006f48:	4631      	mov	r1, r6
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	47b8      	blx	r7
 8006f4e:	3001      	adds	r0, #1
 8006f50:	f43f af51 	beq.w	8006df6 <_printf_float+0xc2>
 8006f54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	db02      	blt.n	8006f62 <_printf_float+0x22e>
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	07d8      	lsls	r0, r3, #31
 8006f60:	d510      	bpl.n	8006f84 <_printf_float+0x250>
 8006f62:	ee18 3a10 	vmov	r3, s16
 8006f66:	4652      	mov	r2, sl
 8006f68:	4631      	mov	r1, r6
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	47b8      	blx	r7
 8006f6e:	3001      	adds	r0, #1
 8006f70:	f43f af41 	beq.w	8006df6 <_printf_float+0xc2>
 8006f74:	f04f 0800 	mov.w	r8, #0
 8006f78:	f104 091a 	add.w	r9, r4, #26
 8006f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	4543      	cmp	r3, r8
 8006f82:	dc09      	bgt.n	8006f98 <_printf_float+0x264>
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	079b      	lsls	r3, r3, #30
 8006f88:	f100 8105 	bmi.w	8007196 <_printf_float+0x462>
 8006f8c:	68e0      	ldr	r0, [r4, #12]
 8006f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f90:	4298      	cmp	r0, r3
 8006f92:	bfb8      	it	lt
 8006f94:	4618      	movlt	r0, r3
 8006f96:	e730      	b.n	8006dfa <_printf_float+0xc6>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	464a      	mov	r2, r9
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	47b8      	blx	r7
 8006fa2:	3001      	adds	r0, #1
 8006fa4:	f43f af27 	beq.w	8006df6 <_printf_float+0xc2>
 8006fa8:	f108 0801 	add.w	r8, r8, #1
 8006fac:	e7e6      	b.n	8006f7c <_printf_float+0x248>
 8006fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	dc39      	bgt.n	8007028 <_printf_float+0x2f4>
 8006fb4:	4a1b      	ldr	r2, [pc, #108]	; (8007024 <_printf_float+0x2f0>)
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	4631      	mov	r1, r6
 8006fba:	4628      	mov	r0, r5
 8006fbc:	47b8      	blx	r7
 8006fbe:	3001      	adds	r0, #1
 8006fc0:	f43f af19 	beq.w	8006df6 <_printf_float+0xc2>
 8006fc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	d102      	bne.n	8006fd2 <_printf_float+0x29e>
 8006fcc:	6823      	ldr	r3, [r4, #0]
 8006fce:	07d9      	lsls	r1, r3, #31
 8006fd0:	d5d8      	bpl.n	8006f84 <_printf_float+0x250>
 8006fd2:	ee18 3a10 	vmov	r3, s16
 8006fd6:	4652      	mov	r2, sl
 8006fd8:	4631      	mov	r1, r6
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b8      	blx	r7
 8006fde:	3001      	adds	r0, #1
 8006fe0:	f43f af09 	beq.w	8006df6 <_printf_float+0xc2>
 8006fe4:	f04f 0900 	mov.w	r9, #0
 8006fe8:	f104 0a1a 	add.w	sl, r4, #26
 8006fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fee:	425b      	negs	r3, r3
 8006ff0:	454b      	cmp	r3, r9
 8006ff2:	dc01      	bgt.n	8006ff8 <_printf_float+0x2c4>
 8006ff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff6:	e792      	b.n	8006f1e <_printf_float+0x1ea>
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	4652      	mov	r2, sl
 8006ffc:	4631      	mov	r1, r6
 8006ffe:	4628      	mov	r0, r5
 8007000:	47b8      	blx	r7
 8007002:	3001      	adds	r0, #1
 8007004:	f43f aef7 	beq.w	8006df6 <_printf_float+0xc2>
 8007008:	f109 0901 	add.w	r9, r9, #1
 800700c:	e7ee      	b.n	8006fec <_printf_float+0x2b8>
 800700e:	bf00      	nop
 8007010:	7fefffff 	.word	0x7fefffff
 8007014:	08009eb8 	.word	0x08009eb8
 8007018:	08009ebc 	.word	0x08009ebc
 800701c:	08009ec4 	.word	0x08009ec4
 8007020:	08009ec0 	.word	0x08009ec0
 8007024:	08009ec8 	.word	0x08009ec8
 8007028:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800702a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800702c:	429a      	cmp	r2, r3
 800702e:	bfa8      	it	ge
 8007030:	461a      	movge	r2, r3
 8007032:	2a00      	cmp	r2, #0
 8007034:	4691      	mov	r9, r2
 8007036:	dc37      	bgt.n	80070a8 <_printf_float+0x374>
 8007038:	f04f 0b00 	mov.w	fp, #0
 800703c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007040:	f104 021a 	add.w	r2, r4, #26
 8007044:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007046:	9305      	str	r3, [sp, #20]
 8007048:	eba3 0309 	sub.w	r3, r3, r9
 800704c:	455b      	cmp	r3, fp
 800704e:	dc33      	bgt.n	80070b8 <_printf_float+0x384>
 8007050:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007054:	429a      	cmp	r2, r3
 8007056:	db3b      	blt.n	80070d0 <_printf_float+0x39c>
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	07da      	lsls	r2, r3, #31
 800705c:	d438      	bmi.n	80070d0 <_printf_float+0x39c>
 800705e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007060:	9a05      	ldr	r2, [sp, #20]
 8007062:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007064:	1a9a      	subs	r2, r3, r2
 8007066:	eba3 0901 	sub.w	r9, r3, r1
 800706a:	4591      	cmp	r9, r2
 800706c:	bfa8      	it	ge
 800706e:	4691      	movge	r9, r2
 8007070:	f1b9 0f00 	cmp.w	r9, #0
 8007074:	dc35      	bgt.n	80070e2 <_printf_float+0x3ae>
 8007076:	f04f 0800 	mov.w	r8, #0
 800707a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800707e:	f104 0a1a 	add.w	sl, r4, #26
 8007082:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007086:	1a9b      	subs	r3, r3, r2
 8007088:	eba3 0309 	sub.w	r3, r3, r9
 800708c:	4543      	cmp	r3, r8
 800708e:	f77f af79 	ble.w	8006f84 <_printf_float+0x250>
 8007092:	2301      	movs	r3, #1
 8007094:	4652      	mov	r2, sl
 8007096:	4631      	mov	r1, r6
 8007098:	4628      	mov	r0, r5
 800709a:	47b8      	blx	r7
 800709c:	3001      	adds	r0, #1
 800709e:	f43f aeaa 	beq.w	8006df6 <_printf_float+0xc2>
 80070a2:	f108 0801 	add.w	r8, r8, #1
 80070a6:	e7ec      	b.n	8007082 <_printf_float+0x34e>
 80070a8:	4613      	mov	r3, r2
 80070aa:	4631      	mov	r1, r6
 80070ac:	4642      	mov	r2, r8
 80070ae:	4628      	mov	r0, r5
 80070b0:	47b8      	blx	r7
 80070b2:	3001      	adds	r0, #1
 80070b4:	d1c0      	bne.n	8007038 <_printf_float+0x304>
 80070b6:	e69e      	b.n	8006df6 <_printf_float+0xc2>
 80070b8:	2301      	movs	r3, #1
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	9205      	str	r2, [sp, #20]
 80070c0:	47b8      	blx	r7
 80070c2:	3001      	adds	r0, #1
 80070c4:	f43f ae97 	beq.w	8006df6 <_printf_float+0xc2>
 80070c8:	9a05      	ldr	r2, [sp, #20]
 80070ca:	f10b 0b01 	add.w	fp, fp, #1
 80070ce:	e7b9      	b.n	8007044 <_printf_float+0x310>
 80070d0:	ee18 3a10 	vmov	r3, s16
 80070d4:	4652      	mov	r2, sl
 80070d6:	4631      	mov	r1, r6
 80070d8:	4628      	mov	r0, r5
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	d1be      	bne.n	800705e <_printf_float+0x32a>
 80070e0:	e689      	b.n	8006df6 <_printf_float+0xc2>
 80070e2:	9a05      	ldr	r2, [sp, #20]
 80070e4:	464b      	mov	r3, r9
 80070e6:	4442      	add	r2, r8
 80070e8:	4631      	mov	r1, r6
 80070ea:	4628      	mov	r0, r5
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	d1c1      	bne.n	8007076 <_printf_float+0x342>
 80070f2:	e680      	b.n	8006df6 <_printf_float+0xc2>
 80070f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070f6:	2a01      	cmp	r2, #1
 80070f8:	dc01      	bgt.n	80070fe <_printf_float+0x3ca>
 80070fa:	07db      	lsls	r3, r3, #31
 80070fc:	d538      	bpl.n	8007170 <_printf_float+0x43c>
 80070fe:	2301      	movs	r3, #1
 8007100:	4642      	mov	r2, r8
 8007102:	4631      	mov	r1, r6
 8007104:	4628      	mov	r0, r5
 8007106:	47b8      	blx	r7
 8007108:	3001      	adds	r0, #1
 800710a:	f43f ae74 	beq.w	8006df6 <_printf_float+0xc2>
 800710e:	ee18 3a10 	vmov	r3, s16
 8007112:	4652      	mov	r2, sl
 8007114:	4631      	mov	r1, r6
 8007116:	4628      	mov	r0, r5
 8007118:	47b8      	blx	r7
 800711a:	3001      	adds	r0, #1
 800711c:	f43f ae6b 	beq.w	8006df6 <_printf_float+0xc2>
 8007120:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007124:	2200      	movs	r2, #0
 8007126:	2300      	movs	r3, #0
 8007128:	f7f9 fcce 	bl	8000ac8 <__aeabi_dcmpeq>
 800712c:	b9d8      	cbnz	r0, 8007166 <_printf_float+0x432>
 800712e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007130:	f108 0201 	add.w	r2, r8, #1
 8007134:	3b01      	subs	r3, #1
 8007136:	4631      	mov	r1, r6
 8007138:	4628      	mov	r0, r5
 800713a:	47b8      	blx	r7
 800713c:	3001      	adds	r0, #1
 800713e:	d10e      	bne.n	800715e <_printf_float+0x42a>
 8007140:	e659      	b.n	8006df6 <_printf_float+0xc2>
 8007142:	2301      	movs	r3, #1
 8007144:	4652      	mov	r2, sl
 8007146:	4631      	mov	r1, r6
 8007148:	4628      	mov	r0, r5
 800714a:	47b8      	blx	r7
 800714c:	3001      	adds	r0, #1
 800714e:	f43f ae52 	beq.w	8006df6 <_printf_float+0xc2>
 8007152:	f108 0801 	add.w	r8, r8, #1
 8007156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007158:	3b01      	subs	r3, #1
 800715a:	4543      	cmp	r3, r8
 800715c:	dcf1      	bgt.n	8007142 <_printf_float+0x40e>
 800715e:	464b      	mov	r3, r9
 8007160:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007164:	e6dc      	b.n	8006f20 <_printf_float+0x1ec>
 8007166:	f04f 0800 	mov.w	r8, #0
 800716a:	f104 0a1a 	add.w	sl, r4, #26
 800716e:	e7f2      	b.n	8007156 <_printf_float+0x422>
 8007170:	2301      	movs	r3, #1
 8007172:	4642      	mov	r2, r8
 8007174:	e7df      	b.n	8007136 <_printf_float+0x402>
 8007176:	2301      	movs	r3, #1
 8007178:	464a      	mov	r2, r9
 800717a:	4631      	mov	r1, r6
 800717c:	4628      	mov	r0, r5
 800717e:	47b8      	blx	r7
 8007180:	3001      	adds	r0, #1
 8007182:	f43f ae38 	beq.w	8006df6 <_printf_float+0xc2>
 8007186:	f108 0801 	add.w	r8, r8, #1
 800718a:	68e3      	ldr	r3, [r4, #12]
 800718c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800718e:	1a5b      	subs	r3, r3, r1
 8007190:	4543      	cmp	r3, r8
 8007192:	dcf0      	bgt.n	8007176 <_printf_float+0x442>
 8007194:	e6fa      	b.n	8006f8c <_printf_float+0x258>
 8007196:	f04f 0800 	mov.w	r8, #0
 800719a:	f104 0919 	add.w	r9, r4, #25
 800719e:	e7f4      	b.n	800718a <_printf_float+0x456>

080071a0 <_printf_common>:
 80071a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a4:	4616      	mov	r6, r2
 80071a6:	4699      	mov	r9, r3
 80071a8:	688a      	ldr	r2, [r1, #8]
 80071aa:	690b      	ldr	r3, [r1, #16]
 80071ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071b0:	4293      	cmp	r3, r2
 80071b2:	bfb8      	it	lt
 80071b4:	4613      	movlt	r3, r2
 80071b6:	6033      	str	r3, [r6, #0]
 80071b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071bc:	4607      	mov	r7, r0
 80071be:	460c      	mov	r4, r1
 80071c0:	b10a      	cbz	r2, 80071c6 <_printf_common+0x26>
 80071c2:	3301      	adds	r3, #1
 80071c4:	6033      	str	r3, [r6, #0]
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	0699      	lsls	r1, r3, #26
 80071ca:	bf42      	ittt	mi
 80071cc:	6833      	ldrmi	r3, [r6, #0]
 80071ce:	3302      	addmi	r3, #2
 80071d0:	6033      	strmi	r3, [r6, #0]
 80071d2:	6825      	ldr	r5, [r4, #0]
 80071d4:	f015 0506 	ands.w	r5, r5, #6
 80071d8:	d106      	bne.n	80071e8 <_printf_common+0x48>
 80071da:	f104 0a19 	add.w	sl, r4, #25
 80071de:	68e3      	ldr	r3, [r4, #12]
 80071e0:	6832      	ldr	r2, [r6, #0]
 80071e2:	1a9b      	subs	r3, r3, r2
 80071e4:	42ab      	cmp	r3, r5
 80071e6:	dc26      	bgt.n	8007236 <_printf_common+0x96>
 80071e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071ec:	1e13      	subs	r3, r2, #0
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	bf18      	it	ne
 80071f2:	2301      	movne	r3, #1
 80071f4:	0692      	lsls	r2, r2, #26
 80071f6:	d42b      	bmi.n	8007250 <_printf_common+0xb0>
 80071f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071fc:	4649      	mov	r1, r9
 80071fe:	4638      	mov	r0, r7
 8007200:	47c0      	blx	r8
 8007202:	3001      	adds	r0, #1
 8007204:	d01e      	beq.n	8007244 <_printf_common+0xa4>
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	68e5      	ldr	r5, [r4, #12]
 800720a:	6832      	ldr	r2, [r6, #0]
 800720c:	f003 0306 	and.w	r3, r3, #6
 8007210:	2b04      	cmp	r3, #4
 8007212:	bf08      	it	eq
 8007214:	1aad      	subeq	r5, r5, r2
 8007216:	68a3      	ldr	r3, [r4, #8]
 8007218:	6922      	ldr	r2, [r4, #16]
 800721a:	bf0c      	ite	eq
 800721c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007220:	2500      	movne	r5, #0
 8007222:	4293      	cmp	r3, r2
 8007224:	bfc4      	itt	gt
 8007226:	1a9b      	subgt	r3, r3, r2
 8007228:	18ed      	addgt	r5, r5, r3
 800722a:	2600      	movs	r6, #0
 800722c:	341a      	adds	r4, #26
 800722e:	42b5      	cmp	r5, r6
 8007230:	d11a      	bne.n	8007268 <_printf_common+0xc8>
 8007232:	2000      	movs	r0, #0
 8007234:	e008      	b.n	8007248 <_printf_common+0xa8>
 8007236:	2301      	movs	r3, #1
 8007238:	4652      	mov	r2, sl
 800723a:	4649      	mov	r1, r9
 800723c:	4638      	mov	r0, r7
 800723e:	47c0      	blx	r8
 8007240:	3001      	adds	r0, #1
 8007242:	d103      	bne.n	800724c <_printf_common+0xac>
 8007244:	f04f 30ff 	mov.w	r0, #4294967295
 8007248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724c:	3501      	adds	r5, #1
 800724e:	e7c6      	b.n	80071de <_printf_common+0x3e>
 8007250:	18e1      	adds	r1, r4, r3
 8007252:	1c5a      	adds	r2, r3, #1
 8007254:	2030      	movs	r0, #48	; 0x30
 8007256:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800725a:	4422      	add	r2, r4
 800725c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007260:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007264:	3302      	adds	r3, #2
 8007266:	e7c7      	b.n	80071f8 <_printf_common+0x58>
 8007268:	2301      	movs	r3, #1
 800726a:	4622      	mov	r2, r4
 800726c:	4649      	mov	r1, r9
 800726e:	4638      	mov	r0, r7
 8007270:	47c0      	blx	r8
 8007272:	3001      	adds	r0, #1
 8007274:	d0e6      	beq.n	8007244 <_printf_common+0xa4>
 8007276:	3601      	adds	r6, #1
 8007278:	e7d9      	b.n	800722e <_printf_common+0x8e>
	...

0800727c <_printf_i>:
 800727c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007280:	7e0f      	ldrb	r7, [r1, #24]
 8007282:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007284:	2f78      	cmp	r7, #120	; 0x78
 8007286:	4691      	mov	r9, r2
 8007288:	4680      	mov	r8, r0
 800728a:	460c      	mov	r4, r1
 800728c:	469a      	mov	sl, r3
 800728e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007292:	d807      	bhi.n	80072a4 <_printf_i+0x28>
 8007294:	2f62      	cmp	r7, #98	; 0x62
 8007296:	d80a      	bhi.n	80072ae <_printf_i+0x32>
 8007298:	2f00      	cmp	r7, #0
 800729a:	f000 80d8 	beq.w	800744e <_printf_i+0x1d2>
 800729e:	2f58      	cmp	r7, #88	; 0x58
 80072a0:	f000 80a3 	beq.w	80073ea <_printf_i+0x16e>
 80072a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072ac:	e03a      	b.n	8007324 <_printf_i+0xa8>
 80072ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072b2:	2b15      	cmp	r3, #21
 80072b4:	d8f6      	bhi.n	80072a4 <_printf_i+0x28>
 80072b6:	a101      	add	r1, pc, #4	; (adr r1, 80072bc <_printf_i+0x40>)
 80072b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072bc:	08007315 	.word	0x08007315
 80072c0:	08007329 	.word	0x08007329
 80072c4:	080072a5 	.word	0x080072a5
 80072c8:	080072a5 	.word	0x080072a5
 80072cc:	080072a5 	.word	0x080072a5
 80072d0:	080072a5 	.word	0x080072a5
 80072d4:	08007329 	.word	0x08007329
 80072d8:	080072a5 	.word	0x080072a5
 80072dc:	080072a5 	.word	0x080072a5
 80072e0:	080072a5 	.word	0x080072a5
 80072e4:	080072a5 	.word	0x080072a5
 80072e8:	08007435 	.word	0x08007435
 80072ec:	08007359 	.word	0x08007359
 80072f0:	08007417 	.word	0x08007417
 80072f4:	080072a5 	.word	0x080072a5
 80072f8:	080072a5 	.word	0x080072a5
 80072fc:	08007457 	.word	0x08007457
 8007300:	080072a5 	.word	0x080072a5
 8007304:	08007359 	.word	0x08007359
 8007308:	080072a5 	.word	0x080072a5
 800730c:	080072a5 	.word	0x080072a5
 8007310:	0800741f 	.word	0x0800741f
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	1d1a      	adds	r2, r3, #4
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	602a      	str	r2, [r5, #0]
 800731c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007320:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007324:	2301      	movs	r3, #1
 8007326:	e0a3      	b.n	8007470 <_printf_i+0x1f4>
 8007328:	6820      	ldr	r0, [r4, #0]
 800732a:	6829      	ldr	r1, [r5, #0]
 800732c:	0606      	lsls	r6, r0, #24
 800732e:	f101 0304 	add.w	r3, r1, #4
 8007332:	d50a      	bpl.n	800734a <_printf_i+0xce>
 8007334:	680e      	ldr	r6, [r1, #0]
 8007336:	602b      	str	r3, [r5, #0]
 8007338:	2e00      	cmp	r6, #0
 800733a:	da03      	bge.n	8007344 <_printf_i+0xc8>
 800733c:	232d      	movs	r3, #45	; 0x2d
 800733e:	4276      	negs	r6, r6
 8007340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007344:	485e      	ldr	r0, [pc, #376]	; (80074c0 <_printf_i+0x244>)
 8007346:	230a      	movs	r3, #10
 8007348:	e019      	b.n	800737e <_printf_i+0x102>
 800734a:	680e      	ldr	r6, [r1, #0]
 800734c:	602b      	str	r3, [r5, #0]
 800734e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007352:	bf18      	it	ne
 8007354:	b236      	sxthne	r6, r6
 8007356:	e7ef      	b.n	8007338 <_printf_i+0xbc>
 8007358:	682b      	ldr	r3, [r5, #0]
 800735a:	6820      	ldr	r0, [r4, #0]
 800735c:	1d19      	adds	r1, r3, #4
 800735e:	6029      	str	r1, [r5, #0]
 8007360:	0601      	lsls	r1, r0, #24
 8007362:	d501      	bpl.n	8007368 <_printf_i+0xec>
 8007364:	681e      	ldr	r6, [r3, #0]
 8007366:	e002      	b.n	800736e <_printf_i+0xf2>
 8007368:	0646      	lsls	r6, r0, #25
 800736a:	d5fb      	bpl.n	8007364 <_printf_i+0xe8>
 800736c:	881e      	ldrh	r6, [r3, #0]
 800736e:	4854      	ldr	r0, [pc, #336]	; (80074c0 <_printf_i+0x244>)
 8007370:	2f6f      	cmp	r7, #111	; 0x6f
 8007372:	bf0c      	ite	eq
 8007374:	2308      	moveq	r3, #8
 8007376:	230a      	movne	r3, #10
 8007378:	2100      	movs	r1, #0
 800737a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800737e:	6865      	ldr	r5, [r4, #4]
 8007380:	60a5      	str	r5, [r4, #8]
 8007382:	2d00      	cmp	r5, #0
 8007384:	bfa2      	ittt	ge
 8007386:	6821      	ldrge	r1, [r4, #0]
 8007388:	f021 0104 	bicge.w	r1, r1, #4
 800738c:	6021      	strge	r1, [r4, #0]
 800738e:	b90e      	cbnz	r6, 8007394 <_printf_i+0x118>
 8007390:	2d00      	cmp	r5, #0
 8007392:	d04d      	beq.n	8007430 <_printf_i+0x1b4>
 8007394:	4615      	mov	r5, r2
 8007396:	fbb6 f1f3 	udiv	r1, r6, r3
 800739a:	fb03 6711 	mls	r7, r3, r1, r6
 800739e:	5dc7      	ldrb	r7, [r0, r7]
 80073a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80073a4:	4637      	mov	r7, r6
 80073a6:	42bb      	cmp	r3, r7
 80073a8:	460e      	mov	r6, r1
 80073aa:	d9f4      	bls.n	8007396 <_printf_i+0x11a>
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	d10b      	bne.n	80073c8 <_printf_i+0x14c>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	07de      	lsls	r6, r3, #31
 80073b4:	d508      	bpl.n	80073c8 <_printf_i+0x14c>
 80073b6:	6923      	ldr	r3, [r4, #16]
 80073b8:	6861      	ldr	r1, [r4, #4]
 80073ba:	4299      	cmp	r1, r3
 80073bc:	bfde      	ittt	le
 80073be:	2330      	movle	r3, #48	; 0x30
 80073c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073c8:	1b52      	subs	r2, r2, r5
 80073ca:	6122      	str	r2, [r4, #16]
 80073cc:	f8cd a000 	str.w	sl, [sp]
 80073d0:	464b      	mov	r3, r9
 80073d2:	aa03      	add	r2, sp, #12
 80073d4:	4621      	mov	r1, r4
 80073d6:	4640      	mov	r0, r8
 80073d8:	f7ff fee2 	bl	80071a0 <_printf_common>
 80073dc:	3001      	adds	r0, #1
 80073de:	d14c      	bne.n	800747a <_printf_i+0x1fe>
 80073e0:	f04f 30ff 	mov.w	r0, #4294967295
 80073e4:	b004      	add	sp, #16
 80073e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ea:	4835      	ldr	r0, [pc, #212]	; (80074c0 <_printf_i+0x244>)
 80073ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80073f0:	6829      	ldr	r1, [r5, #0]
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80073f8:	6029      	str	r1, [r5, #0]
 80073fa:	061d      	lsls	r5, r3, #24
 80073fc:	d514      	bpl.n	8007428 <_printf_i+0x1ac>
 80073fe:	07df      	lsls	r7, r3, #31
 8007400:	bf44      	itt	mi
 8007402:	f043 0320 	orrmi.w	r3, r3, #32
 8007406:	6023      	strmi	r3, [r4, #0]
 8007408:	b91e      	cbnz	r6, 8007412 <_printf_i+0x196>
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	f023 0320 	bic.w	r3, r3, #32
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	2310      	movs	r3, #16
 8007414:	e7b0      	b.n	8007378 <_printf_i+0xfc>
 8007416:	6823      	ldr	r3, [r4, #0]
 8007418:	f043 0320 	orr.w	r3, r3, #32
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	2378      	movs	r3, #120	; 0x78
 8007420:	4828      	ldr	r0, [pc, #160]	; (80074c4 <_printf_i+0x248>)
 8007422:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007426:	e7e3      	b.n	80073f0 <_printf_i+0x174>
 8007428:	0659      	lsls	r1, r3, #25
 800742a:	bf48      	it	mi
 800742c:	b2b6      	uxthmi	r6, r6
 800742e:	e7e6      	b.n	80073fe <_printf_i+0x182>
 8007430:	4615      	mov	r5, r2
 8007432:	e7bb      	b.n	80073ac <_printf_i+0x130>
 8007434:	682b      	ldr	r3, [r5, #0]
 8007436:	6826      	ldr	r6, [r4, #0]
 8007438:	6961      	ldr	r1, [r4, #20]
 800743a:	1d18      	adds	r0, r3, #4
 800743c:	6028      	str	r0, [r5, #0]
 800743e:	0635      	lsls	r5, r6, #24
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	d501      	bpl.n	8007448 <_printf_i+0x1cc>
 8007444:	6019      	str	r1, [r3, #0]
 8007446:	e002      	b.n	800744e <_printf_i+0x1d2>
 8007448:	0670      	lsls	r0, r6, #25
 800744a:	d5fb      	bpl.n	8007444 <_printf_i+0x1c8>
 800744c:	8019      	strh	r1, [r3, #0]
 800744e:	2300      	movs	r3, #0
 8007450:	6123      	str	r3, [r4, #16]
 8007452:	4615      	mov	r5, r2
 8007454:	e7ba      	b.n	80073cc <_printf_i+0x150>
 8007456:	682b      	ldr	r3, [r5, #0]
 8007458:	1d1a      	adds	r2, r3, #4
 800745a:	602a      	str	r2, [r5, #0]
 800745c:	681d      	ldr	r5, [r3, #0]
 800745e:	6862      	ldr	r2, [r4, #4]
 8007460:	2100      	movs	r1, #0
 8007462:	4628      	mov	r0, r5
 8007464:	f7f8 febc 	bl	80001e0 <memchr>
 8007468:	b108      	cbz	r0, 800746e <_printf_i+0x1f2>
 800746a:	1b40      	subs	r0, r0, r5
 800746c:	6060      	str	r0, [r4, #4]
 800746e:	6863      	ldr	r3, [r4, #4]
 8007470:	6123      	str	r3, [r4, #16]
 8007472:	2300      	movs	r3, #0
 8007474:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007478:	e7a8      	b.n	80073cc <_printf_i+0x150>
 800747a:	6923      	ldr	r3, [r4, #16]
 800747c:	462a      	mov	r2, r5
 800747e:	4649      	mov	r1, r9
 8007480:	4640      	mov	r0, r8
 8007482:	47d0      	blx	sl
 8007484:	3001      	adds	r0, #1
 8007486:	d0ab      	beq.n	80073e0 <_printf_i+0x164>
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	079b      	lsls	r3, r3, #30
 800748c:	d413      	bmi.n	80074b6 <_printf_i+0x23a>
 800748e:	68e0      	ldr	r0, [r4, #12]
 8007490:	9b03      	ldr	r3, [sp, #12]
 8007492:	4298      	cmp	r0, r3
 8007494:	bfb8      	it	lt
 8007496:	4618      	movlt	r0, r3
 8007498:	e7a4      	b.n	80073e4 <_printf_i+0x168>
 800749a:	2301      	movs	r3, #1
 800749c:	4632      	mov	r2, r6
 800749e:	4649      	mov	r1, r9
 80074a0:	4640      	mov	r0, r8
 80074a2:	47d0      	blx	sl
 80074a4:	3001      	adds	r0, #1
 80074a6:	d09b      	beq.n	80073e0 <_printf_i+0x164>
 80074a8:	3501      	adds	r5, #1
 80074aa:	68e3      	ldr	r3, [r4, #12]
 80074ac:	9903      	ldr	r1, [sp, #12]
 80074ae:	1a5b      	subs	r3, r3, r1
 80074b0:	42ab      	cmp	r3, r5
 80074b2:	dcf2      	bgt.n	800749a <_printf_i+0x21e>
 80074b4:	e7eb      	b.n	800748e <_printf_i+0x212>
 80074b6:	2500      	movs	r5, #0
 80074b8:	f104 0619 	add.w	r6, r4, #25
 80074bc:	e7f5      	b.n	80074aa <_printf_i+0x22e>
 80074be:	bf00      	nop
 80074c0:	08009eca 	.word	0x08009eca
 80074c4:	08009edb 	.word	0x08009edb

080074c8 <iprintf>:
 80074c8:	b40f      	push	{r0, r1, r2, r3}
 80074ca:	4b0a      	ldr	r3, [pc, #40]	; (80074f4 <iprintf+0x2c>)
 80074cc:	b513      	push	{r0, r1, r4, lr}
 80074ce:	681c      	ldr	r4, [r3, #0]
 80074d0:	b124      	cbz	r4, 80074dc <iprintf+0x14>
 80074d2:	69a3      	ldr	r3, [r4, #24]
 80074d4:	b913      	cbnz	r3, 80074dc <iprintf+0x14>
 80074d6:	4620      	mov	r0, r4
 80074d8:	f000 fee0 	bl	800829c <__sinit>
 80074dc:	ab05      	add	r3, sp, #20
 80074de:	9a04      	ldr	r2, [sp, #16]
 80074e0:	68a1      	ldr	r1, [r4, #8]
 80074e2:	9301      	str	r3, [sp, #4]
 80074e4:	4620      	mov	r0, r4
 80074e6:	f001 fc39 	bl	8008d5c <_vfiprintf_r>
 80074ea:	b002      	add	sp, #8
 80074ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074f0:	b004      	add	sp, #16
 80074f2:	4770      	bx	lr
 80074f4:	2000040c 	.word	0x2000040c

080074f8 <quorem>:
 80074f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fc:	6903      	ldr	r3, [r0, #16]
 80074fe:	690c      	ldr	r4, [r1, #16]
 8007500:	42a3      	cmp	r3, r4
 8007502:	4607      	mov	r7, r0
 8007504:	f2c0 8081 	blt.w	800760a <quorem+0x112>
 8007508:	3c01      	subs	r4, #1
 800750a:	f101 0814 	add.w	r8, r1, #20
 800750e:	f100 0514 	add.w	r5, r0, #20
 8007512:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007516:	9301      	str	r3, [sp, #4]
 8007518:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800751c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007520:	3301      	adds	r3, #1
 8007522:	429a      	cmp	r2, r3
 8007524:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007528:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800752c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007530:	d331      	bcc.n	8007596 <quorem+0x9e>
 8007532:	f04f 0e00 	mov.w	lr, #0
 8007536:	4640      	mov	r0, r8
 8007538:	46ac      	mov	ip, r5
 800753a:	46f2      	mov	sl, lr
 800753c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007540:	b293      	uxth	r3, r2
 8007542:	fb06 e303 	mla	r3, r6, r3, lr
 8007546:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800754a:	b29b      	uxth	r3, r3
 800754c:	ebaa 0303 	sub.w	r3, sl, r3
 8007550:	f8dc a000 	ldr.w	sl, [ip]
 8007554:	0c12      	lsrs	r2, r2, #16
 8007556:	fa13 f38a 	uxtah	r3, r3, sl
 800755a:	fb06 e202 	mla	r2, r6, r2, lr
 800755e:	9300      	str	r3, [sp, #0]
 8007560:	9b00      	ldr	r3, [sp, #0]
 8007562:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007566:	b292      	uxth	r2, r2
 8007568:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800756c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007570:	f8bd 3000 	ldrh.w	r3, [sp]
 8007574:	4581      	cmp	r9, r0
 8007576:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800757a:	f84c 3b04 	str.w	r3, [ip], #4
 800757e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007582:	d2db      	bcs.n	800753c <quorem+0x44>
 8007584:	f855 300b 	ldr.w	r3, [r5, fp]
 8007588:	b92b      	cbnz	r3, 8007596 <quorem+0x9e>
 800758a:	9b01      	ldr	r3, [sp, #4]
 800758c:	3b04      	subs	r3, #4
 800758e:	429d      	cmp	r5, r3
 8007590:	461a      	mov	r2, r3
 8007592:	d32e      	bcc.n	80075f2 <quorem+0xfa>
 8007594:	613c      	str	r4, [r7, #16]
 8007596:	4638      	mov	r0, r7
 8007598:	f001 f9be 	bl	8008918 <__mcmp>
 800759c:	2800      	cmp	r0, #0
 800759e:	db24      	blt.n	80075ea <quorem+0xf2>
 80075a0:	3601      	adds	r6, #1
 80075a2:	4628      	mov	r0, r5
 80075a4:	f04f 0c00 	mov.w	ip, #0
 80075a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80075ac:	f8d0 e000 	ldr.w	lr, [r0]
 80075b0:	b293      	uxth	r3, r2
 80075b2:	ebac 0303 	sub.w	r3, ip, r3
 80075b6:	0c12      	lsrs	r2, r2, #16
 80075b8:	fa13 f38e 	uxtah	r3, r3, lr
 80075bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80075c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075ca:	45c1      	cmp	r9, r8
 80075cc:	f840 3b04 	str.w	r3, [r0], #4
 80075d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80075d4:	d2e8      	bcs.n	80075a8 <quorem+0xb0>
 80075d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075de:	b922      	cbnz	r2, 80075ea <quorem+0xf2>
 80075e0:	3b04      	subs	r3, #4
 80075e2:	429d      	cmp	r5, r3
 80075e4:	461a      	mov	r2, r3
 80075e6:	d30a      	bcc.n	80075fe <quorem+0x106>
 80075e8:	613c      	str	r4, [r7, #16]
 80075ea:	4630      	mov	r0, r6
 80075ec:	b003      	add	sp, #12
 80075ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f2:	6812      	ldr	r2, [r2, #0]
 80075f4:	3b04      	subs	r3, #4
 80075f6:	2a00      	cmp	r2, #0
 80075f8:	d1cc      	bne.n	8007594 <quorem+0x9c>
 80075fa:	3c01      	subs	r4, #1
 80075fc:	e7c7      	b.n	800758e <quorem+0x96>
 80075fe:	6812      	ldr	r2, [r2, #0]
 8007600:	3b04      	subs	r3, #4
 8007602:	2a00      	cmp	r2, #0
 8007604:	d1f0      	bne.n	80075e8 <quorem+0xf0>
 8007606:	3c01      	subs	r4, #1
 8007608:	e7eb      	b.n	80075e2 <quorem+0xea>
 800760a:	2000      	movs	r0, #0
 800760c:	e7ee      	b.n	80075ec <quorem+0xf4>
	...

08007610 <_dtoa_r>:
 8007610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	ed2d 8b04 	vpush	{d8-d9}
 8007618:	ec57 6b10 	vmov	r6, r7, d0
 800761c:	b093      	sub	sp, #76	; 0x4c
 800761e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007620:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007624:	9106      	str	r1, [sp, #24]
 8007626:	ee10 aa10 	vmov	sl, s0
 800762a:	4604      	mov	r4, r0
 800762c:	9209      	str	r2, [sp, #36]	; 0x24
 800762e:	930c      	str	r3, [sp, #48]	; 0x30
 8007630:	46bb      	mov	fp, r7
 8007632:	b975      	cbnz	r5, 8007652 <_dtoa_r+0x42>
 8007634:	2010      	movs	r0, #16
 8007636:	f000 fed7 	bl	80083e8 <malloc>
 800763a:	4602      	mov	r2, r0
 800763c:	6260      	str	r0, [r4, #36]	; 0x24
 800763e:	b920      	cbnz	r0, 800764a <_dtoa_r+0x3a>
 8007640:	4ba7      	ldr	r3, [pc, #668]	; (80078e0 <_dtoa_r+0x2d0>)
 8007642:	21ea      	movs	r1, #234	; 0xea
 8007644:	48a7      	ldr	r0, [pc, #668]	; (80078e4 <_dtoa_r+0x2d4>)
 8007646:	f001 fddf 	bl	8009208 <__assert_func>
 800764a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800764e:	6005      	str	r5, [r0, #0]
 8007650:	60c5      	str	r5, [r0, #12]
 8007652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007654:	6819      	ldr	r1, [r3, #0]
 8007656:	b151      	cbz	r1, 800766e <_dtoa_r+0x5e>
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	604a      	str	r2, [r1, #4]
 800765c:	2301      	movs	r3, #1
 800765e:	4093      	lsls	r3, r2
 8007660:	608b      	str	r3, [r1, #8]
 8007662:	4620      	mov	r0, r4
 8007664:	f000 ff16 	bl	8008494 <_Bfree>
 8007668:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800766a:	2200      	movs	r2, #0
 800766c:	601a      	str	r2, [r3, #0]
 800766e:	1e3b      	subs	r3, r7, #0
 8007670:	bfaa      	itet	ge
 8007672:	2300      	movge	r3, #0
 8007674:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007678:	f8c8 3000 	strge.w	r3, [r8]
 800767c:	4b9a      	ldr	r3, [pc, #616]	; (80078e8 <_dtoa_r+0x2d8>)
 800767e:	bfbc      	itt	lt
 8007680:	2201      	movlt	r2, #1
 8007682:	f8c8 2000 	strlt.w	r2, [r8]
 8007686:	ea33 030b 	bics.w	r3, r3, fp
 800768a:	d11b      	bne.n	80076c4 <_dtoa_r+0xb4>
 800768c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800768e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007692:	6013      	str	r3, [r2, #0]
 8007694:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007698:	4333      	orrs	r3, r6
 800769a:	f000 8592 	beq.w	80081c2 <_dtoa_r+0xbb2>
 800769e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076a0:	b963      	cbnz	r3, 80076bc <_dtoa_r+0xac>
 80076a2:	4b92      	ldr	r3, [pc, #584]	; (80078ec <_dtoa_r+0x2dc>)
 80076a4:	e022      	b.n	80076ec <_dtoa_r+0xdc>
 80076a6:	4b92      	ldr	r3, [pc, #584]	; (80078f0 <_dtoa_r+0x2e0>)
 80076a8:	9301      	str	r3, [sp, #4]
 80076aa:	3308      	adds	r3, #8
 80076ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	9801      	ldr	r0, [sp, #4]
 80076b2:	b013      	add	sp, #76	; 0x4c
 80076b4:	ecbd 8b04 	vpop	{d8-d9}
 80076b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	4b8b      	ldr	r3, [pc, #556]	; (80078ec <_dtoa_r+0x2dc>)
 80076be:	9301      	str	r3, [sp, #4]
 80076c0:	3303      	adds	r3, #3
 80076c2:	e7f3      	b.n	80076ac <_dtoa_r+0x9c>
 80076c4:	2200      	movs	r2, #0
 80076c6:	2300      	movs	r3, #0
 80076c8:	4650      	mov	r0, sl
 80076ca:	4659      	mov	r1, fp
 80076cc:	f7f9 f9fc 	bl	8000ac8 <__aeabi_dcmpeq>
 80076d0:	ec4b ab19 	vmov	d9, sl, fp
 80076d4:	4680      	mov	r8, r0
 80076d6:	b158      	cbz	r0, 80076f0 <_dtoa_r+0xe0>
 80076d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076da:	2301      	movs	r3, #1
 80076dc:	6013      	str	r3, [r2, #0]
 80076de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 856b 	beq.w	80081bc <_dtoa_r+0xbac>
 80076e6:	4883      	ldr	r0, [pc, #524]	; (80078f4 <_dtoa_r+0x2e4>)
 80076e8:	6018      	str	r0, [r3, #0]
 80076ea:	1e43      	subs	r3, r0, #1
 80076ec:	9301      	str	r3, [sp, #4]
 80076ee:	e7df      	b.n	80076b0 <_dtoa_r+0xa0>
 80076f0:	ec4b ab10 	vmov	d0, sl, fp
 80076f4:	aa10      	add	r2, sp, #64	; 0x40
 80076f6:	a911      	add	r1, sp, #68	; 0x44
 80076f8:	4620      	mov	r0, r4
 80076fa:	f001 f9b3 	bl	8008a64 <__d2b>
 80076fe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007702:	ee08 0a10 	vmov	s16, r0
 8007706:	2d00      	cmp	r5, #0
 8007708:	f000 8084 	beq.w	8007814 <_dtoa_r+0x204>
 800770c:	ee19 3a90 	vmov	r3, s19
 8007710:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007714:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007718:	4656      	mov	r6, sl
 800771a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800771e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007722:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007726:	4b74      	ldr	r3, [pc, #464]	; (80078f8 <_dtoa_r+0x2e8>)
 8007728:	2200      	movs	r2, #0
 800772a:	4630      	mov	r0, r6
 800772c:	4639      	mov	r1, r7
 800772e:	f7f8 fdab 	bl	8000288 <__aeabi_dsub>
 8007732:	a365      	add	r3, pc, #404	; (adr r3, 80078c8 <_dtoa_r+0x2b8>)
 8007734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007738:	f7f8 ff5e 	bl	80005f8 <__aeabi_dmul>
 800773c:	a364      	add	r3, pc, #400	; (adr r3, 80078d0 <_dtoa_r+0x2c0>)
 800773e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007742:	f7f8 fda3 	bl	800028c <__adddf3>
 8007746:	4606      	mov	r6, r0
 8007748:	4628      	mov	r0, r5
 800774a:	460f      	mov	r7, r1
 800774c:	f7f8 feea 	bl	8000524 <__aeabi_i2d>
 8007750:	a361      	add	r3, pc, #388	; (adr r3, 80078d8 <_dtoa_r+0x2c8>)
 8007752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007756:	f7f8 ff4f 	bl	80005f8 <__aeabi_dmul>
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	4630      	mov	r0, r6
 8007760:	4639      	mov	r1, r7
 8007762:	f7f8 fd93 	bl	800028c <__adddf3>
 8007766:	4606      	mov	r6, r0
 8007768:	460f      	mov	r7, r1
 800776a:	f7f9 f9f5 	bl	8000b58 <__aeabi_d2iz>
 800776e:	2200      	movs	r2, #0
 8007770:	9000      	str	r0, [sp, #0]
 8007772:	2300      	movs	r3, #0
 8007774:	4630      	mov	r0, r6
 8007776:	4639      	mov	r1, r7
 8007778:	f7f9 f9b0 	bl	8000adc <__aeabi_dcmplt>
 800777c:	b150      	cbz	r0, 8007794 <_dtoa_r+0x184>
 800777e:	9800      	ldr	r0, [sp, #0]
 8007780:	f7f8 fed0 	bl	8000524 <__aeabi_i2d>
 8007784:	4632      	mov	r2, r6
 8007786:	463b      	mov	r3, r7
 8007788:	f7f9 f99e 	bl	8000ac8 <__aeabi_dcmpeq>
 800778c:	b910      	cbnz	r0, 8007794 <_dtoa_r+0x184>
 800778e:	9b00      	ldr	r3, [sp, #0]
 8007790:	3b01      	subs	r3, #1
 8007792:	9300      	str	r3, [sp, #0]
 8007794:	9b00      	ldr	r3, [sp, #0]
 8007796:	2b16      	cmp	r3, #22
 8007798:	d85a      	bhi.n	8007850 <_dtoa_r+0x240>
 800779a:	9a00      	ldr	r2, [sp, #0]
 800779c:	4b57      	ldr	r3, [pc, #348]	; (80078fc <_dtoa_r+0x2ec>)
 800779e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a6:	ec51 0b19 	vmov	r0, r1, d9
 80077aa:	f7f9 f997 	bl	8000adc <__aeabi_dcmplt>
 80077ae:	2800      	cmp	r0, #0
 80077b0:	d050      	beq.n	8007854 <_dtoa_r+0x244>
 80077b2:	9b00      	ldr	r3, [sp, #0]
 80077b4:	3b01      	subs	r3, #1
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	2300      	movs	r3, #0
 80077ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80077bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077be:	1b5d      	subs	r5, r3, r5
 80077c0:	1e6b      	subs	r3, r5, #1
 80077c2:	9305      	str	r3, [sp, #20]
 80077c4:	bf45      	ittet	mi
 80077c6:	f1c5 0301 	rsbmi	r3, r5, #1
 80077ca:	9304      	strmi	r3, [sp, #16]
 80077cc:	2300      	movpl	r3, #0
 80077ce:	2300      	movmi	r3, #0
 80077d0:	bf4c      	ite	mi
 80077d2:	9305      	strmi	r3, [sp, #20]
 80077d4:	9304      	strpl	r3, [sp, #16]
 80077d6:	9b00      	ldr	r3, [sp, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	db3d      	blt.n	8007858 <_dtoa_r+0x248>
 80077dc:	9b05      	ldr	r3, [sp, #20]
 80077de:	9a00      	ldr	r2, [sp, #0]
 80077e0:	920a      	str	r2, [sp, #40]	; 0x28
 80077e2:	4413      	add	r3, r2
 80077e4:	9305      	str	r3, [sp, #20]
 80077e6:	2300      	movs	r3, #0
 80077e8:	9307      	str	r3, [sp, #28]
 80077ea:	9b06      	ldr	r3, [sp, #24]
 80077ec:	2b09      	cmp	r3, #9
 80077ee:	f200 8089 	bhi.w	8007904 <_dtoa_r+0x2f4>
 80077f2:	2b05      	cmp	r3, #5
 80077f4:	bfc4      	itt	gt
 80077f6:	3b04      	subgt	r3, #4
 80077f8:	9306      	strgt	r3, [sp, #24]
 80077fa:	9b06      	ldr	r3, [sp, #24]
 80077fc:	f1a3 0302 	sub.w	r3, r3, #2
 8007800:	bfcc      	ite	gt
 8007802:	2500      	movgt	r5, #0
 8007804:	2501      	movle	r5, #1
 8007806:	2b03      	cmp	r3, #3
 8007808:	f200 8087 	bhi.w	800791a <_dtoa_r+0x30a>
 800780c:	e8df f003 	tbb	[pc, r3]
 8007810:	59383a2d 	.word	0x59383a2d
 8007814:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007818:	441d      	add	r5, r3
 800781a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800781e:	2b20      	cmp	r3, #32
 8007820:	bfc1      	itttt	gt
 8007822:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007826:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800782a:	fa0b f303 	lslgt.w	r3, fp, r3
 800782e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007832:	bfda      	itte	le
 8007834:	f1c3 0320 	rsble	r3, r3, #32
 8007838:	fa06 f003 	lslle.w	r0, r6, r3
 800783c:	4318      	orrgt	r0, r3
 800783e:	f7f8 fe61 	bl	8000504 <__aeabi_ui2d>
 8007842:	2301      	movs	r3, #1
 8007844:	4606      	mov	r6, r0
 8007846:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800784a:	3d01      	subs	r5, #1
 800784c:	930e      	str	r3, [sp, #56]	; 0x38
 800784e:	e76a      	b.n	8007726 <_dtoa_r+0x116>
 8007850:	2301      	movs	r3, #1
 8007852:	e7b2      	b.n	80077ba <_dtoa_r+0x1aa>
 8007854:	900b      	str	r0, [sp, #44]	; 0x2c
 8007856:	e7b1      	b.n	80077bc <_dtoa_r+0x1ac>
 8007858:	9b04      	ldr	r3, [sp, #16]
 800785a:	9a00      	ldr	r2, [sp, #0]
 800785c:	1a9b      	subs	r3, r3, r2
 800785e:	9304      	str	r3, [sp, #16]
 8007860:	4253      	negs	r3, r2
 8007862:	9307      	str	r3, [sp, #28]
 8007864:	2300      	movs	r3, #0
 8007866:	930a      	str	r3, [sp, #40]	; 0x28
 8007868:	e7bf      	b.n	80077ea <_dtoa_r+0x1da>
 800786a:	2300      	movs	r3, #0
 800786c:	9308      	str	r3, [sp, #32]
 800786e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007870:	2b00      	cmp	r3, #0
 8007872:	dc55      	bgt.n	8007920 <_dtoa_r+0x310>
 8007874:	2301      	movs	r3, #1
 8007876:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800787a:	461a      	mov	r2, r3
 800787c:	9209      	str	r2, [sp, #36]	; 0x24
 800787e:	e00c      	b.n	800789a <_dtoa_r+0x28a>
 8007880:	2301      	movs	r3, #1
 8007882:	e7f3      	b.n	800786c <_dtoa_r+0x25c>
 8007884:	2300      	movs	r3, #0
 8007886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007888:	9308      	str	r3, [sp, #32]
 800788a:	9b00      	ldr	r3, [sp, #0]
 800788c:	4413      	add	r3, r2
 800788e:	9302      	str	r3, [sp, #8]
 8007890:	3301      	adds	r3, #1
 8007892:	2b01      	cmp	r3, #1
 8007894:	9303      	str	r3, [sp, #12]
 8007896:	bfb8      	it	lt
 8007898:	2301      	movlt	r3, #1
 800789a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800789c:	2200      	movs	r2, #0
 800789e:	6042      	str	r2, [r0, #4]
 80078a0:	2204      	movs	r2, #4
 80078a2:	f102 0614 	add.w	r6, r2, #20
 80078a6:	429e      	cmp	r6, r3
 80078a8:	6841      	ldr	r1, [r0, #4]
 80078aa:	d93d      	bls.n	8007928 <_dtoa_r+0x318>
 80078ac:	4620      	mov	r0, r4
 80078ae:	f000 fdb1 	bl	8008414 <_Balloc>
 80078b2:	9001      	str	r0, [sp, #4]
 80078b4:	2800      	cmp	r0, #0
 80078b6:	d13b      	bne.n	8007930 <_dtoa_r+0x320>
 80078b8:	4b11      	ldr	r3, [pc, #68]	; (8007900 <_dtoa_r+0x2f0>)
 80078ba:	4602      	mov	r2, r0
 80078bc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80078c0:	e6c0      	b.n	8007644 <_dtoa_r+0x34>
 80078c2:	2301      	movs	r3, #1
 80078c4:	e7df      	b.n	8007886 <_dtoa_r+0x276>
 80078c6:	bf00      	nop
 80078c8:	636f4361 	.word	0x636f4361
 80078cc:	3fd287a7 	.word	0x3fd287a7
 80078d0:	8b60c8b3 	.word	0x8b60c8b3
 80078d4:	3fc68a28 	.word	0x3fc68a28
 80078d8:	509f79fb 	.word	0x509f79fb
 80078dc:	3fd34413 	.word	0x3fd34413
 80078e0:	08009ef9 	.word	0x08009ef9
 80078e4:	08009f10 	.word	0x08009f10
 80078e8:	7ff00000 	.word	0x7ff00000
 80078ec:	08009ef5 	.word	0x08009ef5
 80078f0:	08009eec 	.word	0x08009eec
 80078f4:	08009ec9 	.word	0x08009ec9
 80078f8:	3ff80000 	.word	0x3ff80000
 80078fc:	0800a060 	.word	0x0800a060
 8007900:	08009f6b 	.word	0x08009f6b
 8007904:	2501      	movs	r5, #1
 8007906:	2300      	movs	r3, #0
 8007908:	9306      	str	r3, [sp, #24]
 800790a:	9508      	str	r5, [sp, #32]
 800790c:	f04f 33ff 	mov.w	r3, #4294967295
 8007910:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007914:	2200      	movs	r2, #0
 8007916:	2312      	movs	r3, #18
 8007918:	e7b0      	b.n	800787c <_dtoa_r+0x26c>
 800791a:	2301      	movs	r3, #1
 800791c:	9308      	str	r3, [sp, #32]
 800791e:	e7f5      	b.n	800790c <_dtoa_r+0x2fc>
 8007920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007922:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007926:	e7b8      	b.n	800789a <_dtoa_r+0x28a>
 8007928:	3101      	adds	r1, #1
 800792a:	6041      	str	r1, [r0, #4]
 800792c:	0052      	lsls	r2, r2, #1
 800792e:	e7b8      	b.n	80078a2 <_dtoa_r+0x292>
 8007930:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007932:	9a01      	ldr	r2, [sp, #4]
 8007934:	601a      	str	r2, [r3, #0]
 8007936:	9b03      	ldr	r3, [sp, #12]
 8007938:	2b0e      	cmp	r3, #14
 800793a:	f200 809d 	bhi.w	8007a78 <_dtoa_r+0x468>
 800793e:	2d00      	cmp	r5, #0
 8007940:	f000 809a 	beq.w	8007a78 <_dtoa_r+0x468>
 8007944:	9b00      	ldr	r3, [sp, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	dd32      	ble.n	80079b0 <_dtoa_r+0x3a0>
 800794a:	4ab7      	ldr	r2, [pc, #732]	; (8007c28 <_dtoa_r+0x618>)
 800794c:	f003 030f 	and.w	r3, r3, #15
 8007950:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007954:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007958:	9b00      	ldr	r3, [sp, #0]
 800795a:	05d8      	lsls	r0, r3, #23
 800795c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007960:	d516      	bpl.n	8007990 <_dtoa_r+0x380>
 8007962:	4bb2      	ldr	r3, [pc, #712]	; (8007c2c <_dtoa_r+0x61c>)
 8007964:	ec51 0b19 	vmov	r0, r1, d9
 8007968:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800796c:	f7f8 ff6e 	bl	800084c <__aeabi_ddiv>
 8007970:	f007 070f 	and.w	r7, r7, #15
 8007974:	4682      	mov	sl, r0
 8007976:	468b      	mov	fp, r1
 8007978:	2503      	movs	r5, #3
 800797a:	4eac      	ldr	r6, [pc, #688]	; (8007c2c <_dtoa_r+0x61c>)
 800797c:	b957      	cbnz	r7, 8007994 <_dtoa_r+0x384>
 800797e:	4642      	mov	r2, r8
 8007980:	464b      	mov	r3, r9
 8007982:	4650      	mov	r0, sl
 8007984:	4659      	mov	r1, fp
 8007986:	f7f8 ff61 	bl	800084c <__aeabi_ddiv>
 800798a:	4682      	mov	sl, r0
 800798c:	468b      	mov	fp, r1
 800798e:	e028      	b.n	80079e2 <_dtoa_r+0x3d2>
 8007990:	2502      	movs	r5, #2
 8007992:	e7f2      	b.n	800797a <_dtoa_r+0x36a>
 8007994:	07f9      	lsls	r1, r7, #31
 8007996:	d508      	bpl.n	80079aa <_dtoa_r+0x39a>
 8007998:	4640      	mov	r0, r8
 800799a:	4649      	mov	r1, r9
 800799c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80079a0:	f7f8 fe2a 	bl	80005f8 <__aeabi_dmul>
 80079a4:	3501      	adds	r5, #1
 80079a6:	4680      	mov	r8, r0
 80079a8:	4689      	mov	r9, r1
 80079aa:	107f      	asrs	r7, r7, #1
 80079ac:	3608      	adds	r6, #8
 80079ae:	e7e5      	b.n	800797c <_dtoa_r+0x36c>
 80079b0:	f000 809b 	beq.w	8007aea <_dtoa_r+0x4da>
 80079b4:	9b00      	ldr	r3, [sp, #0]
 80079b6:	4f9d      	ldr	r7, [pc, #628]	; (8007c2c <_dtoa_r+0x61c>)
 80079b8:	425e      	negs	r6, r3
 80079ba:	4b9b      	ldr	r3, [pc, #620]	; (8007c28 <_dtoa_r+0x618>)
 80079bc:	f006 020f 	and.w	r2, r6, #15
 80079c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c8:	ec51 0b19 	vmov	r0, r1, d9
 80079cc:	f7f8 fe14 	bl	80005f8 <__aeabi_dmul>
 80079d0:	1136      	asrs	r6, r6, #4
 80079d2:	4682      	mov	sl, r0
 80079d4:	468b      	mov	fp, r1
 80079d6:	2300      	movs	r3, #0
 80079d8:	2502      	movs	r5, #2
 80079da:	2e00      	cmp	r6, #0
 80079dc:	d17a      	bne.n	8007ad4 <_dtoa_r+0x4c4>
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1d3      	bne.n	800798a <_dtoa_r+0x37a>
 80079e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f000 8082 	beq.w	8007aee <_dtoa_r+0x4de>
 80079ea:	4b91      	ldr	r3, [pc, #580]	; (8007c30 <_dtoa_r+0x620>)
 80079ec:	2200      	movs	r2, #0
 80079ee:	4650      	mov	r0, sl
 80079f0:	4659      	mov	r1, fp
 80079f2:	f7f9 f873 	bl	8000adc <__aeabi_dcmplt>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d079      	beq.n	8007aee <_dtoa_r+0x4de>
 80079fa:	9b03      	ldr	r3, [sp, #12]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d076      	beq.n	8007aee <_dtoa_r+0x4de>
 8007a00:	9b02      	ldr	r3, [sp, #8]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	dd36      	ble.n	8007a74 <_dtoa_r+0x464>
 8007a06:	9b00      	ldr	r3, [sp, #0]
 8007a08:	4650      	mov	r0, sl
 8007a0a:	4659      	mov	r1, fp
 8007a0c:	1e5f      	subs	r7, r3, #1
 8007a0e:	2200      	movs	r2, #0
 8007a10:	4b88      	ldr	r3, [pc, #544]	; (8007c34 <_dtoa_r+0x624>)
 8007a12:	f7f8 fdf1 	bl	80005f8 <__aeabi_dmul>
 8007a16:	9e02      	ldr	r6, [sp, #8]
 8007a18:	4682      	mov	sl, r0
 8007a1a:	468b      	mov	fp, r1
 8007a1c:	3501      	adds	r5, #1
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f7f8 fd80 	bl	8000524 <__aeabi_i2d>
 8007a24:	4652      	mov	r2, sl
 8007a26:	465b      	mov	r3, fp
 8007a28:	f7f8 fde6 	bl	80005f8 <__aeabi_dmul>
 8007a2c:	4b82      	ldr	r3, [pc, #520]	; (8007c38 <_dtoa_r+0x628>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f7f8 fc2c 	bl	800028c <__adddf3>
 8007a34:	46d0      	mov	r8, sl
 8007a36:	46d9      	mov	r9, fp
 8007a38:	4682      	mov	sl, r0
 8007a3a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007a3e:	2e00      	cmp	r6, #0
 8007a40:	d158      	bne.n	8007af4 <_dtoa_r+0x4e4>
 8007a42:	4b7e      	ldr	r3, [pc, #504]	; (8007c3c <_dtoa_r+0x62c>)
 8007a44:	2200      	movs	r2, #0
 8007a46:	4640      	mov	r0, r8
 8007a48:	4649      	mov	r1, r9
 8007a4a:	f7f8 fc1d 	bl	8000288 <__aeabi_dsub>
 8007a4e:	4652      	mov	r2, sl
 8007a50:	465b      	mov	r3, fp
 8007a52:	4680      	mov	r8, r0
 8007a54:	4689      	mov	r9, r1
 8007a56:	f7f9 f85f 	bl	8000b18 <__aeabi_dcmpgt>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	f040 8295 	bne.w	8007f8a <_dtoa_r+0x97a>
 8007a60:	4652      	mov	r2, sl
 8007a62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007a66:	4640      	mov	r0, r8
 8007a68:	4649      	mov	r1, r9
 8007a6a:	f7f9 f837 	bl	8000adc <__aeabi_dcmplt>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f040 8289 	bne.w	8007f86 <_dtoa_r+0x976>
 8007a74:	ec5b ab19 	vmov	sl, fp, d9
 8007a78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f2c0 8148 	blt.w	8007d10 <_dtoa_r+0x700>
 8007a80:	9a00      	ldr	r2, [sp, #0]
 8007a82:	2a0e      	cmp	r2, #14
 8007a84:	f300 8144 	bgt.w	8007d10 <_dtoa_r+0x700>
 8007a88:	4b67      	ldr	r3, [pc, #412]	; (8007c28 <_dtoa_r+0x618>)
 8007a8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f280 80d5 	bge.w	8007c44 <_dtoa_r+0x634>
 8007a9a:	9b03      	ldr	r3, [sp, #12]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f300 80d1 	bgt.w	8007c44 <_dtoa_r+0x634>
 8007aa2:	f040 826f 	bne.w	8007f84 <_dtoa_r+0x974>
 8007aa6:	4b65      	ldr	r3, [pc, #404]	; (8007c3c <_dtoa_r+0x62c>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4640      	mov	r0, r8
 8007aac:	4649      	mov	r1, r9
 8007aae:	f7f8 fda3 	bl	80005f8 <__aeabi_dmul>
 8007ab2:	4652      	mov	r2, sl
 8007ab4:	465b      	mov	r3, fp
 8007ab6:	f7f9 f825 	bl	8000b04 <__aeabi_dcmpge>
 8007aba:	9e03      	ldr	r6, [sp, #12]
 8007abc:	4637      	mov	r7, r6
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f040 8245 	bne.w	8007f4e <_dtoa_r+0x93e>
 8007ac4:	9d01      	ldr	r5, [sp, #4]
 8007ac6:	2331      	movs	r3, #49	; 0x31
 8007ac8:	f805 3b01 	strb.w	r3, [r5], #1
 8007acc:	9b00      	ldr	r3, [sp, #0]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	9300      	str	r3, [sp, #0]
 8007ad2:	e240      	b.n	8007f56 <_dtoa_r+0x946>
 8007ad4:	07f2      	lsls	r2, r6, #31
 8007ad6:	d505      	bpl.n	8007ae4 <_dtoa_r+0x4d4>
 8007ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007adc:	f7f8 fd8c 	bl	80005f8 <__aeabi_dmul>
 8007ae0:	3501      	adds	r5, #1
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	1076      	asrs	r6, r6, #1
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	e777      	b.n	80079da <_dtoa_r+0x3ca>
 8007aea:	2502      	movs	r5, #2
 8007aec:	e779      	b.n	80079e2 <_dtoa_r+0x3d2>
 8007aee:	9f00      	ldr	r7, [sp, #0]
 8007af0:	9e03      	ldr	r6, [sp, #12]
 8007af2:	e794      	b.n	8007a1e <_dtoa_r+0x40e>
 8007af4:	9901      	ldr	r1, [sp, #4]
 8007af6:	4b4c      	ldr	r3, [pc, #304]	; (8007c28 <_dtoa_r+0x618>)
 8007af8:	4431      	add	r1, r6
 8007afa:	910d      	str	r1, [sp, #52]	; 0x34
 8007afc:	9908      	ldr	r1, [sp, #32]
 8007afe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b06:	2900      	cmp	r1, #0
 8007b08:	d043      	beq.n	8007b92 <_dtoa_r+0x582>
 8007b0a:	494d      	ldr	r1, [pc, #308]	; (8007c40 <_dtoa_r+0x630>)
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	f7f8 fe9d 	bl	800084c <__aeabi_ddiv>
 8007b12:	4652      	mov	r2, sl
 8007b14:	465b      	mov	r3, fp
 8007b16:	f7f8 fbb7 	bl	8000288 <__aeabi_dsub>
 8007b1a:	9d01      	ldr	r5, [sp, #4]
 8007b1c:	4682      	mov	sl, r0
 8007b1e:	468b      	mov	fp, r1
 8007b20:	4649      	mov	r1, r9
 8007b22:	4640      	mov	r0, r8
 8007b24:	f7f9 f818 	bl	8000b58 <__aeabi_d2iz>
 8007b28:	4606      	mov	r6, r0
 8007b2a:	f7f8 fcfb 	bl	8000524 <__aeabi_i2d>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	4640      	mov	r0, r8
 8007b34:	4649      	mov	r1, r9
 8007b36:	f7f8 fba7 	bl	8000288 <__aeabi_dsub>
 8007b3a:	3630      	adds	r6, #48	; 0x30
 8007b3c:	f805 6b01 	strb.w	r6, [r5], #1
 8007b40:	4652      	mov	r2, sl
 8007b42:	465b      	mov	r3, fp
 8007b44:	4680      	mov	r8, r0
 8007b46:	4689      	mov	r9, r1
 8007b48:	f7f8 ffc8 	bl	8000adc <__aeabi_dcmplt>
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	d163      	bne.n	8007c18 <_dtoa_r+0x608>
 8007b50:	4642      	mov	r2, r8
 8007b52:	464b      	mov	r3, r9
 8007b54:	4936      	ldr	r1, [pc, #216]	; (8007c30 <_dtoa_r+0x620>)
 8007b56:	2000      	movs	r0, #0
 8007b58:	f7f8 fb96 	bl	8000288 <__aeabi_dsub>
 8007b5c:	4652      	mov	r2, sl
 8007b5e:	465b      	mov	r3, fp
 8007b60:	f7f8 ffbc 	bl	8000adc <__aeabi_dcmplt>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	f040 80b5 	bne.w	8007cd4 <_dtoa_r+0x6c4>
 8007b6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6c:	429d      	cmp	r5, r3
 8007b6e:	d081      	beq.n	8007a74 <_dtoa_r+0x464>
 8007b70:	4b30      	ldr	r3, [pc, #192]	; (8007c34 <_dtoa_r+0x624>)
 8007b72:	2200      	movs	r2, #0
 8007b74:	4650      	mov	r0, sl
 8007b76:	4659      	mov	r1, fp
 8007b78:	f7f8 fd3e 	bl	80005f8 <__aeabi_dmul>
 8007b7c:	4b2d      	ldr	r3, [pc, #180]	; (8007c34 <_dtoa_r+0x624>)
 8007b7e:	4682      	mov	sl, r0
 8007b80:	468b      	mov	fp, r1
 8007b82:	4640      	mov	r0, r8
 8007b84:	4649      	mov	r1, r9
 8007b86:	2200      	movs	r2, #0
 8007b88:	f7f8 fd36 	bl	80005f8 <__aeabi_dmul>
 8007b8c:	4680      	mov	r8, r0
 8007b8e:	4689      	mov	r9, r1
 8007b90:	e7c6      	b.n	8007b20 <_dtoa_r+0x510>
 8007b92:	4650      	mov	r0, sl
 8007b94:	4659      	mov	r1, fp
 8007b96:	f7f8 fd2f 	bl	80005f8 <__aeabi_dmul>
 8007b9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b9c:	9d01      	ldr	r5, [sp, #4]
 8007b9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ba0:	4682      	mov	sl, r0
 8007ba2:	468b      	mov	fp, r1
 8007ba4:	4649      	mov	r1, r9
 8007ba6:	4640      	mov	r0, r8
 8007ba8:	f7f8 ffd6 	bl	8000b58 <__aeabi_d2iz>
 8007bac:	4606      	mov	r6, r0
 8007bae:	f7f8 fcb9 	bl	8000524 <__aeabi_i2d>
 8007bb2:	3630      	adds	r6, #48	; 0x30
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	4640      	mov	r0, r8
 8007bba:	4649      	mov	r1, r9
 8007bbc:	f7f8 fb64 	bl	8000288 <__aeabi_dsub>
 8007bc0:	f805 6b01 	strb.w	r6, [r5], #1
 8007bc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bc6:	429d      	cmp	r5, r3
 8007bc8:	4680      	mov	r8, r0
 8007bca:	4689      	mov	r9, r1
 8007bcc:	f04f 0200 	mov.w	r2, #0
 8007bd0:	d124      	bne.n	8007c1c <_dtoa_r+0x60c>
 8007bd2:	4b1b      	ldr	r3, [pc, #108]	; (8007c40 <_dtoa_r+0x630>)
 8007bd4:	4650      	mov	r0, sl
 8007bd6:	4659      	mov	r1, fp
 8007bd8:	f7f8 fb58 	bl	800028c <__adddf3>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	460b      	mov	r3, r1
 8007be0:	4640      	mov	r0, r8
 8007be2:	4649      	mov	r1, r9
 8007be4:	f7f8 ff98 	bl	8000b18 <__aeabi_dcmpgt>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	d173      	bne.n	8007cd4 <_dtoa_r+0x6c4>
 8007bec:	4652      	mov	r2, sl
 8007bee:	465b      	mov	r3, fp
 8007bf0:	4913      	ldr	r1, [pc, #76]	; (8007c40 <_dtoa_r+0x630>)
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	f7f8 fb48 	bl	8000288 <__aeabi_dsub>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	4640      	mov	r0, r8
 8007bfe:	4649      	mov	r1, r9
 8007c00:	f7f8 ff6c 	bl	8000adc <__aeabi_dcmplt>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	f43f af35 	beq.w	8007a74 <_dtoa_r+0x464>
 8007c0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c0c:	1e6b      	subs	r3, r5, #1
 8007c0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c10:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c14:	2b30      	cmp	r3, #48	; 0x30
 8007c16:	d0f8      	beq.n	8007c0a <_dtoa_r+0x5fa>
 8007c18:	9700      	str	r7, [sp, #0]
 8007c1a:	e049      	b.n	8007cb0 <_dtoa_r+0x6a0>
 8007c1c:	4b05      	ldr	r3, [pc, #20]	; (8007c34 <_dtoa_r+0x624>)
 8007c1e:	f7f8 fceb 	bl	80005f8 <__aeabi_dmul>
 8007c22:	4680      	mov	r8, r0
 8007c24:	4689      	mov	r9, r1
 8007c26:	e7bd      	b.n	8007ba4 <_dtoa_r+0x594>
 8007c28:	0800a060 	.word	0x0800a060
 8007c2c:	0800a038 	.word	0x0800a038
 8007c30:	3ff00000 	.word	0x3ff00000
 8007c34:	40240000 	.word	0x40240000
 8007c38:	401c0000 	.word	0x401c0000
 8007c3c:	40140000 	.word	0x40140000
 8007c40:	3fe00000 	.word	0x3fe00000
 8007c44:	9d01      	ldr	r5, [sp, #4]
 8007c46:	4656      	mov	r6, sl
 8007c48:	465f      	mov	r7, fp
 8007c4a:	4642      	mov	r2, r8
 8007c4c:	464b      	mov	r3, r9
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 fdfb 	bl	800084c <__aeabi_ddiv>
 8007c56:	f7f8 ff7f 	bl	8000b58 <__aeabi_d2iz>
 8007c5a:	4682      	mov	sl, r0
 8007c5c:	f7f8 fc62 	bl	8000524 <__aeabi_i2d>
 8007c60:	4642      	mov	r2, r8
 8007c62:	464b      	mov	r3, r9
 8007c64:	f7f8 fcc8 	bl	80005f8 <__aeabi_dmul>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4630      	mov	r0, r6
 8007c6e:	4639      	mov	r1, r7
 8007c70:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007c74:	f7f8 fb08 	bl	8000288 <__aeabi_dsub>
 8007c78:	f805 6b01 	strb.w	r6, [r5], #1
 8007c7c:	9e01      	ldr	r6, [sp, #4]
 8007c7e:	9f03      	ldr	r7, [sp, #12]
 8007c80:	1bae      	subs	r6, r5, r6
 8007c82:	42b7      	cmp	r7, r6
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	d135      	bne.n	8007cf6 <_dtoa_r+0x6e6>
 8007c8a:	f7f8 faff 	bl	800028c <__adddf3>
 8007c8e:	4642      	mov	r2, r8
 8007c90:	464b      	mov	r3, r9
 8007c92:	4606      	mov	r6, r0
 8007c94:	460f      	mov	r7, r1
 8007c96:	f7f8 ff3f 	bl	8000b18 <__aeabi_dcmpgt>
 8007c9a:	b9d0      	cbnz	r0, 8007cd2 <_dtoa_r+0x6c2>
 8007c9c:	4642      	mov	r2, r8
 8007c9e:	464b      	mov	r3, r9
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	f7f8 ff10 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ca8:	b110      	cbz	r0, 8007cb0 <_dtoa_r+0x6a0>
 8007caa:	f01a 0f01 	tst.w	sl, #1
 8007cae:	d110      	bne.n	8007cd2 <_dtoa_r+0x6c2>
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	ee18 1a10 	vmov	r1, s16
 8007cb6:	f000 fbed 	bl	8008494 <_Bfree>
 8007cba:	2300      	movs	r3, #0
 8007cbc:	9800      	ldr	r0, [sp, #0]
 8007cbe:	702b      	strb	r3, [r5, #0]
 8007cc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cc2:	3001      	adds	r0, #1
 8007cc4:	6018      	str	r0, [r3, #0]
 8007cc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f43f acf1 	beq.w	80076b0 <_dtoa_r+0xa0>
 8007cce:	601d      	str	r5, [r3, #0]
 8007cd0:	e4ee      	b.n	80076b0 <_dtoa_r+0xa0>
 8007cd2:	9f00      	ldr	r7, [sp, #0]
 8007cd4:	462b      	mov	r3, r5
 8007cd6:	461d      	mov	r5, r3
 8007cd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cdc:	2a39      	cmp	r2, #57	; 0x39
 8007cde:	d106      	bne.n	8007cee <_dtoa_r+0x6de>
 8007ce0:	9a01      	ldr	r2, [sp, #4]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d1f7      	bne.n	8007cd6 <_dtoa_r+0x6c6>
 8007ce6:	9901      	ldr	r1, [sp, #4]
 8007ce8:	2230      	movs	r2, #48	; 0x30
 8007cea:	3701      	adds	r7, #1
 8007cec:	700a      	strb	r2, [r1, #0]
 8007cee:	781a      	ldrb	r2, [r3, #0]
 8007cf0:	3201      	adds	r2, #1
 8007cf2:	701a      	strb	r2, [r3, #0]
 8007cf4:	e790      	b.n	8007c18 <_dtoa_r+0x608>
 8007cf6:	4ba6      	ldr	r3, [pc, #664]	; (8007f90 <_dtoa_r+0x980>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f7f8 fc7d 	bl	80005f8 <__aeabi_dmul>
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2300      	movs	r3, #0
 8007d02:	4606      	mov	r6, r0
 8007d04:	460f      	mov	r7, r1
 8007d06:	f7f8 fedf 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d09d      	beq.n	8007c4a <_dtoa_r+0x63a>
 8007d0e:	e7cf      	b.n	8007cb0 <_dtoa_r+0x6a0>
 8007d10:	9a08      	ldr	r2, [sp, #32]
 8007d12:	2a00      	cmp	r2, #0
 8007d14:	f000 80d7 	beq.w	8007ec6 <_dtoa_r+0x8b6>
 8007d18:	9a06      	ldr	r2, [sp, #24]
 8007d1a:	2a01      	cmp	r2, #1
 8007d1c:	f300 80ba 	bgt.w	8007e94 <_dtoa_r+0x884>
 8007d20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d22:	2a00      	cmp	r2, #0
 8007d24:	f000 80b2 	beq.w	8007e8c <_dtoa_r+0x87c>
 8007d28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d2c:	9e07      	ldr	r6, [sp, #28]
 8007d2e:	9d04      	ldr	r5, [sp, #16]
 8007d30:	9a04      	ldr	r2, [sp, #16]
 8007d32:	441a      	add	r2, r3
 8007d34:	9204      	str	r2, [sp, #16]
 8007d36:	9a05      	ldr	r2, [sp, #20]
 8007d38:	2101      	movs	r1, #1
 8007d3a:	441a      	add	r2, r3
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	9205      	str	r2, [sp, #20]
 8007d40:	f000 fc60 	bl	8008604 <__i2b>
 8007d44:	4607      	mov	r7, r0
 8007d46:	2d00      	cmp	r5, #0
 8007d48:	dd0c      	ble.n	8007d64 <_dtoa_r+0x754>
 8007d4a:	9b05      	ldr	r3, [sp, #20]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	dd09      	ble.n	8007d64 <_dtoa_r+0x754>
 8007d50:	42ab      	cmp	r3, r5
 8007d52:	9a04      	ldr	r2, [sp, #16]
 8007d54:	bfa8      	it	ge
 8007d56:	462b      	movge	r3, r5
 8007d58:	1ad2      	subs	r2, r2, r3
 8007d5a:	9204      	str	r2, [sp, #16]
 8007d5c:	9a05      	ldr	r2, [sp, #20]
 8007d5e:	1aed      	subs	r5, r5, r3
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	9305      	str	r3, [sp, #20]
 8007d64:	9b07      	ldr	r3, [sp, #28]
 8007d66:	b31b      	cbz	r3, 8007db0 <_dtoa_r+0x7a0>
 8007d68:	9b08      	ldr	r3, [sp, #32]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 80af 	beq.w	8007ece <_dtoa_r+0x8be>
 8007d70:	2e00      	cmp	r6, #0
 8007d72:	dd13      	ble.n	8007d9c <_dtoa_r+0x78c>
 8007d74:	4639      	mov	r1, r7
 8007d76:	4632      	mov	r2, r6
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 fd03 	bl	8008784 <__pow5mult>
 8007d7e:	ee18 2a10 	vmov	r2, s16
 8007d82:	4601      	mov	r1, r0
 8007d84:	4607      	mov	r7, r0
 8007d86:	4620      	mov	r0, r4
 8007d88:	f000 fc52 	bl	8008630 <__multiply>
 8007d8c:	ee18 1a10 	vmov	r1, s16
 8007d90:	4680      	mov	r8, r0
 8007d92:	4620      	mov	r0, r4
 8007d94:	f000 fb7e 	bl	8008494 <_Bfree>
 8007d98:	ee08 8a10 	vmov	s16, r8
 8007d9c:	9b07      	ldr	r3, [sp, #28]
 8007d9e:	1b9a      	subs	r2, r3, r6
 8007da0:	d006      	beq.n	8007db0 <_dtoa_r+0x7a0>
 8007da2:	ee18 1a10 	vmov	r1, s16
 8007da6:	4620      	mov	r0, r4
 8007da8:	f000 fcec 	bl	8008784 <__pow5mult>
 8007dac:	ee08 0a10 	vmov	s16, r0
 8007db0:	2101      	movs	r1, #1
 8007db2:	4620      	mov	r0, r4
 8007db4:	f000 fc26 	bl	8008604 <__i2b>
 8007db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	4606      	mov	r6, r0
 8007dbe:	f340 8088 	ble.w	8007ed2 <_dtoa_r+0x8c2>
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	4601      	mov	r1, r0
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f000 fcdc 	bl	8008784 <__pow5mult>
 8007dcc:	9b06      	ldr	r3, [sp, #24]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	4606      	mov	r6, r0
 8007dd2:	f340 8081 	ble.w	8007ed8 <_dtoa_r+0x8c8>
 8007dd6:	f04f 0800 	mov.w	r8, #0
 8007dda:	6933      	ldr	r3, [r6, #16]
 8007ddc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007de0:	6918      	ldr	r0, [r3, #16]
 8007de2:	f000 fbbf 	bl	8008564 <__hi0bits>
 8007de6:	f1c0 0020 	rsb	r0, r0, #32
 8007dea:	9b05      	ldr	r3, [sp, #20]
 8007dec:	4418      	add	r0, r3
 8007dee:	f010 001f 	ands.w	r0, r0, #31
 8007df2:	f000 8092 	beq.w	8007f1a <_dtoa_r+0x90a>
 8007df6:	f1c0 0320 	rsb	r3, r0, #32
 8007dfa:	2b04      	cmp	r3, #4
 8007dfc:	f340 808a 	ble.w	8007f14 <_dtoa_r+0x904>
 8007e00:	f1c0 001c 	rsb	r0, r0, #28
 8007e04:	9b04      	ldr	r3, [sp, #16]
 8007e06:	4403      	add	r3, r0
 8007e08:	9304      	str	r3, [sp, #16]
 8007e0a:	9b05      	ldr	r3, [sp, #20]
 8007e0c:	4403      	add	r3, r0
 8007e0e:	4405      	add	r5, r0
 8007e10:	9305      	str	r3, [sp, #20]
 8007e12:	9b04      	ldr	r3, [sp, #16]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	dd07      	ble.n	8007e28 <_dtoa_r+0x818>
 8007e18:	ee18 1a10 	vmov	r1, s16
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	4620      	mov	r0, r4
 8007e20:	f000 fd0a 	bl	8008838 <__lshift>
 8007e24:	ee08 0a10 	vmov	s16, r0
 8007e28:	9b05      	ldr	r3, [sp, #20]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	dd05      	ble.n	8007e3a <_dtoa_r+0x82a>
 8007e2e:	4631      	mov	r1, r6
 8007e30:	461a      	mov	r2, r3
 8007e32:	4620      	mov	r0, r4
 8007e34:	f000 fd00 	bl	8008838 <__lshift>
 8007e38:	4606      	mov	r6, r0
 8007e3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d06e      	beq.n	8007f1e <_dtoa_r+0x90e>
 8007e40:	ee18 0a10 	vmov	r0, s16
 8007e44:	4631      	mov	r1, r6
 8007e46:	f000 fd67 	bl	8008918 <__mcmp>
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	da67      	bge.n	8007f1e <_dtoa_r+0x90e>
 8007e4e:	9b00      	ldr	r3, [sp, #0]
 8007e50:	3b01      	subs	r3, #1
 8007e52:	ee18 1a10 	vmov	r1, s16
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	220a      	movs	r2, #10
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f000 fb3b 	bl	80084d8 <__multadd>
 8007e62:	9b08      	ldr	r3, [sp, #32]
 8007e64:	ee08 0a10 	vmov	s16, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 81b1 	beq.w	80081d0 <_dtoa_r+0xbc0>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	4639      	mov	r1, r7
 8007e72:	220a      	movs	r2, #10
 8007e74:	4620      	mov	r0, r4
 8007e76:	f000 fb2f 	bl	80084d8 <__multadd>
 8007e7a:	9b02      	ldr	r3, [sp, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	4607      	mov	r7, r0
 8007e80:	f300 808e 	bgt.w	8007fa0 <_dtoa_r+0x990>
 8007e84:	9b06      	ldr	r3, [sp, #24]
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	dc51      	bgt.n	8007f2e <_dtoa_r+0x91e>
 8007e8a:	e089      	b.n	8007fa0 <_dtoa_r+0x990>
 8007e8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e92:	e74b      	b.n	8007d2c <_dtoa_r+0x71c>
 8007e94:	9b03      	ldr	r3, [sp, #12]
 8007e96:	1e5e      	subs	r6, r3, #1
 8007e98:	9b07      	ldr	r3, [sp, #28]
 8007e9a:	42b3      	cmp	r3, r6
 8007e9c:	bfbf      	itttt	lt
 8007e9e:	9b07      	ldrlt	r3, [sp, #28]
 8007ea0:	9607      	strlt	r6, [sp, #28]
 8007ea2:	1af2      	sublt	r2, r6, r3
 8007ea4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007ea6:	bfb6      	itet	lt
 8007ea8:	189b      	addlt	r3, r3, r2
 8007eaa:	1b9e      	subge	r6, r3, r6
 8007eac:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007eae:	9b03      	ldr	r3, [sp, #12]
 8007eb0:	bfb8      	it	lt
 8007eb2:	2600      	movlt	r6, #0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	bfb7      	itett	lt
 8007eb8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007ebc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007ec0:	1a9d      	sublt	r5, r3, r2
 8007ec2:	2300      	movlt	r3, #0
 8007ec4:	e734      	b.n	8007d30 <_dtoa_r+0x720>
 8007ec6:	9e07      	ldr	r6, [sp, #28]
 8007ec8:	9d04      	ldr	r5, [sp, #16]
 8007eca:	9f08      	ldr	r7, [sp, #32]
 8007ecc:	e73b      	b.n	8007d46 <_dtoa_r+0x736>
 8007ece:	9a07      	ldr	r2, [sp, #28]
 8007ed0:	e767      	b.n	8007da2 <_dtoa_r+0x792>
 8007ed2:	9b06      	ldr	r3, [sp, #24]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	dc18      	bgt.n	8007f0a <_dtoa_r+0x8fa>
 8007ed8:	f1ba 0f00 	cmp.w	sl, #0
 8007edc:	d115      	bne.n	8007f0a <_dtoa_r+0x8fa>
 8007ede:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ee2:	b993      	cbnz	r3, 8007f0a <_dtoa_r+0x8fa>
 8007ee4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ee8:	0d1b      	lsrs	r3, r3, #20
 8007eea:	051b      	lsls	r3, r3, #20
 8007eec:	b183      	cbz	r3, 8007f10 <_dtoa_r+0x900>
 8007eee:	9b04      	ldr	r3, [sp, #16]
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	9304      	str	r3, [sp, #16]
 8007ef4:	9b05      	ldr	r3, [sp, #20]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	9305      	str	r3, [sp, #20]
 8007efa:	f04f 0801 	mov.w	r8, #1
 8007efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f47f af6a 	bne.w	8007dda <_dtoa_r+0x7ca>
 8007f06:	2001      	movs	r0, #1
 8007f08:	e76f      	b.n	8007dea <_dtoa_r+0x7da>
 8007f0a:	f04f 0800 	mov.w	r8, #0
 8007f0e:	e7f6      	b.n	8007efe <_dtoa_r+0x8ee>
 8007f10:	4698      	mov	r8, r3
 8007f12:	e7f4      	b.n	8007efe <_dtoa_r+0x8ee>
 8007f14:	f43f af7d 	beq.w	8007e12 <_dtoa_r+0x802>
 8007f18:	4618      	mov	r0, r3
 8007f1a:	301c      	adds	r0, #28
 8007f1c:	e772      	b.n	8007e04 <_dtoa_r+0x7f4>
 8007f1e:	9b03      	ldr	r3, [sp, #12]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	dc37      	bgt.n	8007f94 <_dtoa_r+0x984>
 8007f24:	9b06      	ldr	r3, [sp, #24]
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	dd34      	ble.n	8007f94 <_dtoa_r+0x984>
 8007f2a:	9b03      	ldr	r3, [sp, #12]
 8007f2c:	9302      	str	r3, [sp, #8]
 8007f2e:	9b02      	ldr	r3, [sp, #8]
 8007f30:	b96b      	cbnz	r3, 8007f4e <_dtoa_r+0x93e>
 8007f32:	4631      	mov	r1, r6
 8007f34:	2205      	movs	r2, #5
 8007f36:	4620      	mov	r0, r4
 8007f38:	f000 face 	bl	80084d8 <__multadd>
 8007f3c:	4601      	mov	r1, r0
 8007f3e:	4606      	mov	r6, r0
 8007f40:	ee18 0a10 	vmov	r0, s16
 8007f44:	f000 fce8 	bl	8008918 <__mcmp>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	f73f adbb 	bgt.w	8007ac4 <_dtoa_r+0x4b4>
 8007f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f50:	9d01      	ldr	r5, [sp, #4]
 8007f52:	43db      	mvns	r3, r3
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	f04f 0800 	mov.w	r8, #0
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f000 fa99 	bl	8008494 <_Bfree>
 8007f62:	2f00      	cmp	r7, #0
 8007f64:	f43f aea4 	beq.w	8007cb0 <_dtoa_r+0x6a0>
 8007f68:	f1b8 0f00 	cmp.w	r8, #0
 8007f6c:	d005      	beq.n	8007f7a <_dtoa_r+0x96a>
 8007f6e:	45b8      	cmp	r8, r7
 8007f70:	d003      	beq.n	8007f7a <_dtoa_r+0x96a>
 8007f72:	4641      	mov	r1, r8
 8007f74:	4620      	mov	r0, r4
 8007f76:	f000 fa8d 	bl	8008494 <_Bfree>
 8007f7a:	4639      	mov	r1, r7
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f000 fa89 	bl	8008494 <_Bfree>
 8007f82:	e695      	b.n	8007cb0 <_dtoa_r+0x6a0>
 8007f84:	2600      	movs	r6, #0
 8007f86:	4637      	mov	r7, r6
 8007f88:	e7e1      	b.n	8007f4e <_dtoa_r+0x93e>
 8007f8a:	9700      	str	r7, [sp, #0]
 8007f8c:	4637      	mov	r7, r6
 8007f8e:	e599      	b.n	8007ac4 <_dtoa_r+0x4b4>
 8007f90:	40240000 	.word	0x40240000
 8007f94:	9b08      	ldr	r3, [sp, #32]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	f000 80ca 	beq.w	8008130 <_dtoa_r+0xb20>
 8007f9c:	9b03      	ldr	r3, [sp, #12]
 8007f9e:	9302      	str	r3, [sp, #8]
 8007fa0:	2d00      	cmp	r5, #0
 8007fa2:	dd05      	ble.n	8007fb0 <_dtoa_r+0x9a0>
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	462a      	mov	r2, r5
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f000 fc45 	bl	8008838 <__lshift>
 8007fae:	4607      	mov	r7, r0
 8007fb0:	f1b8 0f00 	cmp.w	r8, #0
 8007fb4:	d05b      	beq.n	800806e <_dtoa_r+0xa5e>
 8007fb6:	6879      	ldr	r1, [r7, #4]
 8007fb8:	4620      	mov	r0, r4
 8007fba:	f000 fa2b 	bl	8008414 <_Balloc>
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	b928      	cbnz	r0, 8007fce <_dtoa_r+0x9be>
 8007fc2:	4b87      	ldr	r3, [pc, #540]	; (80081e0 <_dtoa_r+0xbd0>)
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007fca:	f7ff bb3b 	b.w	8007644 <_dtoa_r+0x34>
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	3202      	adds	r2, #2
 8007fd2:	0092      	lsls	r2, r2, #2
 8007fd4:	f107 010c 	add.w	r1, r7, #12
 8007fd8:	300c      	adds	r0, #12
 8007fda:	f000 fa0d 	bl	80083f8 <memcpy>
 8007fde:	2201      	movs	r2, #1
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f000 fc28 	bl	8008838 <__lshift>
 8007fe8:	9b01      	ldr	r3, [sp, #4]
 8007fea:	f103 0901 	add.w	r9, r3, #1
 8007fee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	9305      	str	r3, [sp, #20]
 8007ff6:	f00a 0301 	and.w	r3, sl, #1
 8007ffa:	46b8      	mov	r8, r7
 8007ffc:	9304      	str	r3, [sp, #16]
 8007ffe:	4607      	mov	r7, r0
 8008000:	4631      	mov	r1, r6
 8008002:	ee18 0a10 	vmov	r0, s16
 8008006:	f7ff fa77 	bl	80074f8 <quorem>
 800800a:	4641      	mov	r1, r8
 800800c:	9002      	str	r0, [sp, #8]
 800800e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008012:	ee18 0a10 	vmov	r0, s16
 8008016:	f000 fc7f 	bl	8008918 <__mcmp>
 800801a:	463a      	mov	r2, r7
 800801c:	9003      	str	r0, [sp, #12]
 800801e:	4631      	mov	r1, r6
 8008020:	4620      	mov	r0, r4
 8008022:	f000 fc95 	bl	8008950 <__mdiff>
 8008026:	68c2      	ldr	r2, [r0, #12]
 8008028:	f109 3bff 	add.w	fp, r9, #4294967295
 800802c:	4605      	mov	r5, r0
 800802e:	bb02      	cbnz	r2, 8008072 <_dtoa_r+0xa62>
 8008030:	4601      	mov	r1, r0
 8008032:	ee18 0a10 	vmov	r0, s16
 8008036:	f000 fc6f 	bl	8008918 <__mcmp>
 800803a:	4602      	mov	r2, r0
 800803c:	4629      	mov	r1, r5
 800803e:	4620      	mov	r0, r4
 8008040:	9207      	str	r2, [sp, #28]
 8008042:	f000 fa27 	bl	8008494 <_Bfree>
 8008046:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800804a:	ea43 0102 	orr.w	r1, r3, r2
 800804e:	9b04      	ldr	r3, [sp, #16]
 8008050:	430b      	orrs	r3, r1
 8008052:	464d      	mov	r5, r9
 8008054:	d10f      	bne.n	8008076 <_dtoa_r+0xa66>
 8008056:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800805a:	d02a      	beq.n	80080b2 <_dtoa_r+0xaa2>
 800805c:	9b03      	ldr	r3, [sp, #12]
 800805e:	2b00      	cmp	r3, #0
 8008060:	dd02      	ble.n	8008068 <_dtoa_r+0xa58>
 8008062:	9b02      	ldr	r3, [sp, #8]
 8008064:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008068:	f88b a000 	strb.w	sl, [fp]
 800806c:	e775      	b.n	8007f5a <_dtoa_r+0x94a>
 800806e:	4638      	mov	r0, r7
 8008070:	e7ba      	b.n	8007fe8 <_dtoa_r+0x9d8>
 8008072:	2201      	movs	r2, #1
 8008074:	e7e2      	b.n	800803c <_dtoa_r+0xa2c>
 8008076:	9b03      	ldr	r3, [sp, #12]
 8008078:	2b00      	cmp	r3, #0
 800807a:	db04      	blt.n	8008086 <_dtoa_r+0xa76>
 800807c:	9906      	ldr	r1, [sp, #24]
 800807e:	430b      	orrs	r3, r1
 8008080:	9904      	ldr	r1, [sp, #16]
 8008082:	430b      	orrs	r3, r1
 8008084:	d122      	bne.n	80080cc <_dtoa_r+0xabc>
 8008086:	2a00      	cmp	r2, #0
 8008088:	ddee      	ble.n	8008068 <_dtoa_r+0xa58>
 800808a:	ee18 1a10 	vmov	r1, s16
 800808e:	2201      	movs	r2, #1
 8008090:	4620      	mov	r0, r4
 8008092:	f000 fbd1 	bl	8008838 <__lshift>
 8008096:	4631      	mov	r1, r6
 8008098:	ee08 0a10 	vmov	s16, r0
 800809c:	f000 fc3c 	bl	8008918 <__mcmp>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	dc03      	bgt.n	80080ac <_dtoa_r+0xa9c>
 80080a4:	d1e0      	bne.n	8008068 <_dtoa_r+0xa58>
 80080a6:	f01a 0f01 	tst.w	sl, #1
 80080aa:	d0dd      	beq.n	8008068 <_dtoa_r+0xa58>
 80080ac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80080b0:	d1d7      	bne.n	8008062 <_dtoa_r+0xa52>
 80080b2:	2339      	movs	r3, #57	; 0x39
 80080b4:	f88b 3000 	strb.w	r3, [fp]
 80080b8:	462b      	mov	r3, r5
 80080ba:	461d      	mov	r5, r3
 80080bc:	3b01      	subs	r3, #1
 80080be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80080c2:	2a39      	cmp	r2, #57	; 0x39
 80080c4:	d071      	beq.n	80081aa <_dtoa_r+0xb9a>
 80080c6:	3201      	adds	r2, #1
 80080c8:	701a      	strb	r2, [r3, #0]
 80080ca:	e746      	b.n	8007f5a <_dtoa_r+0x94a>
 80080cc:	2a00      	cmp	r2, #0
 80080ce:	dd07      	ble.n	80080e0 <_dtoa_r+0xad0>
 80080d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80080d4:	d0ed      	beq.n	80080b2 <_dtoa_r+0xaa2>
 80080d6:	f10a 0301 	add.w	r3, sl, #1
 80080da:	f88b 3000 	strb.w	r3, [fp]
 80080de:	e73c      	b.n	8007f5a <_dtoa_r+0x94a>
 80080e0:	9b05      	ldr	r3, [sp, #20]
 80080e2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80080e6:	4599      	cmp	r9, r3
 80080e8:	d047      	beq.n	800817a <_dtoa_r+0xb6a>
 80080ea:	ee18 1a10 	vmov	r1, s16
 80080ee:	2300      	movs	r3, #0
 80080f0:	220a      	movs	r2, #10
 80080f2:	4620      	mov	r0, r4
 80080f4:	f000 f9f0 	bl	80084d8 <__multadd>
 80080f8:	45b8      	cmp	r8, r7
 80080fa:	ee08 0a10 	vmov	s16, r0
 80080fe:	f04f 0300 	mov.w	r3, #0
 8008102:	f04f 020a 	mov.w	r2, #10
 8008106:	4641      	mov	r1, r8
 8008108:	4620      	mov	r0, r4
 800810a:	d106      	bne.n	800811a <_dtoa_r+0xb0a>
 800810c:	f000 f9e4 	bl	80084d8 <__multadd>
 8008110:	4680      	mov	r8, r0
 8008112:	4607      	mov	r7, r0
 8008114:	f109 0901 	add.w	r9, r9, #1
 8008118:	e772      	b.n	8008000 <_dtoa_r+0x9f0>
 800811a:	f000 f9dd 	bl	80084d8 <__multadd>
 800811e:	4639      	mov	r1, r7
 8008120:	4680      	mov	r8, r0
 8008122:	2300      	movs	r3, #0
 8008124:	220a      	movs	r2, #10
 8008126:	4620      	mov	r0, r4
 8008128:	f000 f9d6 	bl	80084d8 <__multadd>
 800812c:	4607      	mov	r7, r0
 800812e:	e7f1      	b.n	8008114 <_dtoa_r+0xb04>
 8008130:	9b03      	ldr	r3, [sp, #12]
 8008132:	9302      	str	r3, [sp, #8]
 8008134:	9d01      	ldr	r5, [sp, #4]
 8008136:	ee18 0a10 	vmov	r0, s16
 800813a:	4631      	mov	r1, r6
 800813c:	f7ff f9dc 	bl	80074f8 <quorem>
 8008140:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008144:	9b01      	ldr	r3, [sp, #4]
 8008146:	f805 ab01 	strb.w	sl, [r5], #1
 800814a:	1aea      	subs	r2, r5, r3
 800814c:	9b02      	ldr	r3, [sp, #8]
 800814e:	4293      	cmp	r3, r2
 8008150:	dd09      	ble.n	8008166 <_dtoa_r+0xb56>
 8008152:	ee18 1a10 	vmov	r1, s16
 8008156:	2300      	movs	r3, #0
 8008158:	220a      	movs	r2, #10
 800815a:	4620      	mov	r0, r4
 800815c:	f000 f9bc 	bl	80084d8 <__multadd>
 8008160:	ee08 0a10 	vmov	s16, r0
 8008164:	e7e7      	b.n	8008136 <_dtoa_r+0xb26>
 8008166:	9b02      	ldr	r3, [sp, #8]
 8008168:	2b00      	cmp	r3, #0
 800816a:	bfc8      	it	gt
 800816c:	461d      	movgt	r5, r3
 800816e:	9b01      	ldr	r3, [sp, #4]
 8008170:	bfd8      	it	le
 8008172:	2501      	movle	r5, #1
 8008174:	441d      	add	r5, r3
 8008176:	f04f 0800 	mov.w	r8, #0
 800817a:	ee18 1a10 	vmov	r1, s16
 800817e:	2201      	movs	r2, #1
 8008180:	4620      	mov	r0, r4
 8008182:	f000 fb59 	bl	8008838 <__lshift>
 8008186:	4631      	mov	r1, r6
 8008188:	ee08 0a10 	vmov	s16, r0
 800818c:	f000 fbc4 	bl	8008918 <__mcmp>
 8008190:	2800      	cmp	r0, #0
 8008192:	dc91      	bgt.n	80080b8 <_dtoa_r+0xaa8>
 8008194:	d102      	bne.n	800819c <_dtoa_r+0xb8c>
 8008196:	f01a 0f01 	tst.w	sl, #1
 800819a:	d18d      	bne.n	80080b8 <_dtoa_r+0xaa8>
 800819c:	462b      	mov	r3, r5
 800819e:	461d      	mov	r5, r3
 80081a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081a4:	2a30      	cmp	r2, #48	; 0x30
 80081a6:	d0fa      	beq.n	800819e <_dtoa_r+0xb8e>
 80081a8:	e6d7      	b.n	8007f5a <_dtoa_r+0x94a>
 80081aa:	9a01      	ldr	r2, [sp, #4]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d184      	bne.n	80080ba <_dtoa_r+0xaaa>
 80081b0:	9b00      	ldr	r3, [sp, #0]
 80081b2:	3301      	adds	r3, #1
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	2331      	movs	r3, #49	; 0x31
 80081b8:	7013      	strb	r3, [r2, #0]
 80081ba:	e6ce      	b.n	8007f5a <_dtoa_r+0x94a>
 80081bc:	4b09      	ldr	r3, [pc, #36]	; (80081e4 <_dtoa_r+0xbd4>)
 80081be:	f7ff ba95 	b.w	80076ec <_dtoa_r+0xdc>
 80081c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f47f aa6e 	bne.w	80076a6 <_dtoa_r+0x96>
 80081ca:	4b07      	ldr	r3, [pc, #28]	; (80081e8 <_dtoa_r+0xbd8>)
 80081cc:	f7ff ba8e 	b.w	80076ec <_dtoa_r+0xdc>
 80081d0:	9b02      	ldr	r3, [sp, #8]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	dcae      	bgt.n	8008134 <_dtoa_r+0xb24>
 80081d6:	9b06      	ldr	r3, [sp, #24]
 80081d8:	2b02      	cmp	r3, #2
 80081da:	f73f aea8 	bgt.w	8007f2e <_dtoa_r+0x91e>
 80081de:	e7a9      	b.n	8008134 <_dtoa_r+0xb24>
 80081e0:	08009f6b 	.word	0x08009f6b
 80081e4:	08009ec8 	.word	0x08009ec8
 80081e8:	08009eec 	.word	0x08009eec

080081ec <std>:
 80081ec:	2300      	movs	r3, #0
 80081ee:	b510      	push	{r4, lr}
 80081f0:	4604      	mov	r4, r0
 80081f2:	e9c0 3300 	strd	r3, r3, [r0]
 80081f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081fa:	6083      	str	r3, [r0, #8]
 80081fc:	8181      	strh	r1, [r0, #12]
 80081fe:	6643      	str	r3, [r0, #100]	; 0x64
 8008200:	81c2      	strh	r2, [r0, #14]
 8008202:	6183      	str	r3, [r0, #24]
 8008204:	4619      	mov	r1, r3
 8008206:	2208      	movs	r2, #8
 8008208:	305c      	adds	r0, #92	; 0x5c
 800820a:	f7fe fceb 	bl	8006be4 <memset>
 800820e:	4b05      	ldr	r3, [pc, #20]	; (8008224 <std+0x38>)
 8008210:	6263      	str	r3, [r4, #36]	; 0x24
 8008212:	4b05      	ldr	r3, [pc, #20]	; (8008228 <std+0x3c>)
 8008214:	62a3      	str	r3, [r4, #40]	; 0x28
 8008216:	4b05      	ldr	r3, [pc, #20]	; (800822c <std+0x40>)
 8008218:	62e3      	str	r3, [r4, #44]	; 0x2c
 800821a:	4b05      	ldr	r3, [pc, #20]	; (8008230 <std+0x44>)
 800821c:	6224      	str	r4, [r4, #32]
 800821e:	6323      	str	r3, [r4, #48]	; 0x30
 8008220:	bd10      	pop	{r4, pc}
 8008222:	bf00      	nop
 8008224:	08008fdd 	.word	0x08008fdd
 8008228:	08008fff 	.word	0x08008fff
 800822c:	08009037 	.word	0x08009037
 8008230:	0800905b 	.word	0x0800905b

08008234 <_cleanup_r>:
 8008234:	4901      	ldr	r1, [pc, #4]	; (800823c <_cleanup_r+0x8>)
 8008236:	f000 b8af 	b.w	8008398 <_fwalk_reent>
 800823a:	bf00      	nop
 800823c:	08009371 	.word	0x08009371

08008240 <__sfmoreglue>:
 8008240:	b570      	push	{r4, r5, r6, lr}
 8008242:	2268      	movs	r2, #104	; 0x68
 8008244:	1e4d      	subs	r5, r1, #1
 8008246:	4355      	muls	r5, r2
 8008248:	460e      	mov	r6, r1
 800824a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800824e:	f000 fce7 	bl	8008c20 <_malloc_r>
 8008252:	4604      	mov	r4, r0
 8008254:	b140      	cbz	r0, 8008268 <__sfmoreglue+0x28>
 8008256:	2100      	movs	r1, #0
 8008258:	e9c0 1600 	strd	r1, r6, [r0]
 800825c:	300c      	adds	r0, #12
 800825e:	60a0      	str	r0, [r4, #8]
 8008260:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008264:	f7fe fcbe 	bl	8006be4 <memset>
 8008268:	4620      	mov	r0, r4
 800826a:	bd70      	pop	{r4, r5, r6, pc}

0800826c <__sfp_lock_acquire>:
 800826c:	4801      	ldr	r0, [pc, #4]	; (8008274 <__sfp_lock_acquire+0x8>)
 800826e:	f000 b8b8 	b.w	80083e2 <__retarget_lock_acquire_recursive>
 8008272:	bf00      	nop
 8008274:	20000851 	.word	0x20000851

08008278 <__sfp_lock_release>:
 8008278:	4801      	ldr	r0, [pc, #4]	; (8008280 <__sfp_lock_release+0x8>)
 800827a:	f000 b8b3 	b.w	80083e4 <__retarget_lock_release_recursive>
 800827e:	bf00      	nop
 8008280:	20000851 	.word	0x20000851

08008284 <__sinit_lock_acquire>:
 8008284:	4801      	ldr	r0, [pc, #4]	; (800828c <__sinit_lock_acquire+0x8>)
 8008286:	f000 b8ac 	b.w	80083e2 <__retarget_lock_acquire_recursive>
 800828a:	bf00      	nop
 800828c:	20000852 	.word	0x20000852

08008290 <__sinit_lock_release>:
 8008290:	4801      	ldr	r0, [pc, #4]	; (8008298 <__sinit_lock_release+0x8>)
 8008292:	f000 b8a7 	b.w	80083e4 <__retarget_lock_release_recursive>
 8008296:	bf00      	nop
 8008298:	20000852 	.word	0x20000852

0800829c <__sinit>:
 800829c:	b510      	push	{r4, lr}
 800829e:	4604      	mov	r4, r0
 80082a0:	f7ff fff0 	bl	8008284 <__sinit_lock_acquire>
 80082a4:	69a3      	ldr	r3, [r4, #24]
 80082a6:	b11b      	cbz	r3, 80082b0 <__sinit+0x14>
 80082a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082ac:	f7ff bff0 	b.w	8008290 <__sinit_lock_release>
 80082b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80082b4:	6523      	str	r3, [r4, #80]	; 0x50
 80082b6:	4b13      	ldr	r3, [pc, #76]	; (8008304 <__sinit+0x68>)
 80082b8:	4a13      	ldr	r2, [pc, #76]	; (8008308 <__sinit+0x6c>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80082be:	42a3      	cmp	r3, r4
 80082c0:	bf04      	itt	eq
 80082c2:	2301      	moveq	r3, #1
 80082c4:	61a3      	streq	r3, [r4, #24]
 80082c6:	4620      	mov	r0, r4
 80082c8:	f000 f820 	bl	800830c <__sfp>
 80082cc:	6060      	str	r0, [r4, #4]
 80082ce:	4620      	mov	r0, r4
 80082d0:	f000 f81c 	bl	800830c <__sfp>
 80082d4:	60a0      	str	r0, [r4, #8]
 80082d6:	4620      	mov	r0, r4
 80082d8:	f000 f818 	bl	800830c <__sfp>
 80082dc:	2200      	movs	r2, #0
 80082de:	60e0      	str	r0, [r4, #12]
 80082e0:	2104      	movs	r1, #4
 80082e2:	6860      	ldr	r0, [r4, #4]
 80082e4:	f7ff ff82 	bl	80081ec <std>
 80082e8:	68a0      	ldr	r0, [r4, #8]
 80082ea:	2201      	movs	r2, #1
 80082ec:	2109      	movs	r1, #9
 80082ee:	f7ff ff7d 	bl	80081ec <std>
 80082f2:	68e0      	ldr	r0, [r4, #12]
 80082f4:	2202      	movs	r2, #2
 80082f6:	2112      	movs	r1, #18
 80082f8:	f7ff ff78 	bl	80081ec <std>
 80082fc:	2301      	movs	r3, #1
 80082fe:	61a3      	str	r3, [r4, #24]
 8008300:	e7d2      	b.n	80082a8 <__sinit+0xc>
 8008302:	bf00      	nop
 8008304:	08009eb4 	.word	0x08009eb4
 8008308:	08008235 	.word	0x08008235

0800830c <__sfp>:
 800830c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800830e:	4607      	mov	r7, r0
 8008310:	f7ff ffac 	bl	800826c <__sfp_lock_acquire>
 8008314:	4b1e      	ldr	r3, [pc, #120]	; (8008390 <__sfp+0x84>)
 8008316:	681e      	ldr	r6, [r3, #0]
 8008318:	69b3      	ldr	r3, [r6, #24]
 800831a:	b913      	cbnz	r3, 8008322 <__sfp+0x16>
 800831c:	4630      	mov	r0, r6
 800831e:	f7ff ffbd 	bl	800829c <__sinit>
 8008322:	3648      	adds	r6, #72	; 0x48
 8008324:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008328:	3b01      	subs	r3, #1
 800832a:	d503      	bpl.n	8008334 <__sfp+0x28>
 800832c:	6833      	ldr	r3, [r6, #0]
 800832e:	b30b      	cbz	r3, 8008374 <__sfp+0x68>
 8008330:	6836      	ldr	r6, [r6, #0]
 8008332:	e7f7      	b.n	8008324 <__sfp+0x18>
 8008334:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008338:	b9d5      	cbnz	r5, 8008370 <__sfp+0x64>
 800833a:	4b16      	ldr	r3, [pc, #88]	; (8008394 <__sfp+0x88>)
 800833c:	60e3      	str	r3, [r4, #12]
 800833e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008342:	6665      	str	r5, [r4, #100]	; 0x64
 8008344:	f000 f84c 	bl	80083e0 <__retarget_lock_init_recursive>
 8008348:	f7ff ff96 	bl	8008278 <__sfp_lock_release>
 800834c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008350:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008354:	6025      	str	r5, [r4, #0]
 8008356:	61a5      	str	r5, [r4, #24]
 8008358:	2208      	movs	r2, #8
 800835a:	4629      	mov	r1, r5
 800835c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008360:	f7fe fc40 	bl	8006be4 <memset>
 8008364:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008368:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800836c:	4620      	mov	r0, r4
 800836e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008370:	3468      	adds	r4, #104	; 0x68
 8008372:	e7d9      	b.n	8008328 <__sfp+0x1c>
 8008374:	2104      	movs	r1, #4
 8008376:	4638      	mov	r0, r7
 8008378:	f7ff ff62 	bl	8008240 <__sfmoreglue>
 800837c:	4604      	mov	r4, r0
 800837e:	6030      	str	r0, [r6, #0]
 8008380:	2800      	cmp	r0, #0
 8008382:	d1d5      	bne.n	8008330 <__sfp+0x24>
 8008384:	f7ff ff78 	bl	8008278 <__sfp_lock_release>
 8008388:	230c      	movs	r3, #12
 800838a:	603b      	str	r3, [r7, #0]
 800838c:	e7ee      	b.n	800836c <__sfp+0x60>
 800838e:	bf00      	nop
 8008390:	08009eb4 	.word	0x08009eb4
 8008394:	ffff0001 	.word	0xffff0001

08008398 <_fwalk_reent>:
 8008398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800839c:	4606      	mov	r6, r0
 800839e:	4688      	mov	r8, r1
 80083a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083a4:	2700      	movs	r7, #0
 80083a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083aa:	f1b9 0901 	subs.w	r9, r9, #1
 80083ae:	d505      	bpl.n	80083bc <_fwalk_reent+0x24>
 80083b0:	6824      	ldr	r4, [r4, #0]
 80083b2:	2c00      	cmp	r4, #0
 80083b4:	d1f7      	bne.n	80083a6 <_fwalk_reent+0xe>
 80083b6:	4638      	mov	r0, r7
 80083b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083bc:	89ab      	ldrh	r3, [r5, #12]
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d907      	bls.n	80083d2 <_fwalk_reent+0x3a>
 80083c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083c6:	3301      	adds	r3, #1
 80083c8:	d003      	beq.n	80083d2 <_fwalk_reent+0x3a>
 80083ca:	4629      	mov	r1, r5
 80083cc:	4630      	mov	r0, r6
 80083ce:	47c0      	blx	r8
 80083d0:	4307      	orrs	r7, r0
 80083d2:	3568      	adds	r5, #104	; 0x68
 80083d4:	e7e9      	b.n	80083aa <_fwalk_reent+0x12>
	...

080083d8 <_localeconv_r>:
 80083d8:	4800      	ldr	r0, [pc, #0]	; (80083dc <_localeconv_r+0x4>)
 80083da:	4770      	bx	lr
 80083dc:	20000560 	.word	0x20000560

080083e0 <__retarget_lock_init_recursive>:
 80083e0:	4770      	bx	lr

080083e2 <__retarget_lock_acquire_recursive>:
 80083e2:	4770      	bx	lr

080083e4 <__retarget_lock_release_recursive>:
 80083e4:	4770      	bx	lr
	...

080083e8 <malloc>:
 80083e8:	4b02      	ldr	r3, [pc, #8]	; (80083f4 <malloc+0xc>)
 80083ea:	4601      	mov	r1, r0
 80083ec:	6818      	ldr	r0, [r3, #0]
 80083ee:	f000 bc17 	b.w	8008c20 <_malloc_r>
 80083f2:	bf00      	nop
 80083f4:	2000040c 	.word	0x2000040c

080083f8 <memcpy>:
 80083f8:	440a      	add	r2, r1
 80083fa:	4291      	cmp	r1, r2
 80083fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008400:	d100      	bne.n	8008404 <memcpy+0xc>
 8008402:	4770      	bx	lr
 8008404:	b510      	push	{r4, lr}
 8008406:	f811 4b01 	ldrb.w	r4, [r1], #1
 800840a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800840e:	4291      	cmp	r1, r2
 8008410:	d1f9      	bne.n	8008406 <memcpy+0xe>
 8008412:	bd10      	pop	{r4, pc}

08008414 <_Balloc>:
 8008414:	b570      	push	{r4, r5, r6, lr}
 8008416:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008418:	4604      	mov	r4, r0
 800841a:	460d      	mov	r5, r1
 800841c:	b976      	cbnz	r6, 800843c <_Balloc+0x28>
 800841e:	2010      	movs	r0, #16
 8008420:	f7ff ffe2 	bl	80083e8 <malloc>
 8008424:	4602      	mov	r2, r0
 8008426:	6260      	str	r0, [r4, #36]	; 0x24
 8008428:	b920      	cbnz	r0, 8008434 <_Balloc+0x20>
 800842a:	4b18      	ldr	r3, [pc, #96]	; (800848c <_Balloc+0x78>)
 800842c:	4818      	ldr	r0, [pc, #96]	; (8008490 <_Balloc+0x7c>)
 800842e:	2166      	movs	r1, #102	; 0x66
 8008430:	f000 feea 	bl	8009208 <__assert_func>
 8008434:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008438:	6006      	str	r6, [r0, #0]
 800843a:	60c6      	str	r6, [r0, #12]
 800843c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800843e:	68f3      	ldr	r3, [r6, #12]
 8008440:	b183      	cbz	r3, 8008464 <_Balloc+0x50>
 8008442:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800844a:	b9b8      	cbnz	r0, 800847c <_Balloc+0x68>
 800844c:	2101      	movs	r1, #1
 800844e:	fa01 f605 	lsl.w	r6, r1, r5
 8008452:	1d72      	adds	r2, r6, #5
 8008454:	0092      	lsls	r2, r2, #2
 8008456:	4620      	mov	r0, r4
 8008458:	f000 fb60 	bl	8008b1c <_calloc_r>
 800845c:	b160      	cbz	r0, 8008478 <_Balloc+0x64>
 800845e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008462:	e00e      	b.n	8008482 <_Balloc+0x6e>
 8008464:	2221      	movs	r2, #33	; 0x21
 8008466:	2104      	movs	r1, #4
 8008468:	4620      	mov	r0, r4
 800846a:	f000 fb57 	bl	8008b1c <_calloc_r>
 800846e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008470:	60f0      	str	r0, [r6, #12]
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1e4      	bne.n	8008442 <_Balloc+0x2e>
 8008478:	2000      	movs	r0, #0
 800847a:	bd70      	pop	{r4, r5, r6, pc}
 800847c:	6802      	ldr	r2, [r0, #0]
 800847e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008482:	2300      	movs	r3, #0
 8008484:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008488:	e7f7      	b.n	800847a <_Balloc+0x66>
 800848a:	bf00      	nop
 800848c:	08009ef9 	.word	0x08009ef9
 8008490:	08009fdc 	.word	0x08009fdc

08008494 <_Bfree>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008498:	4605      	mov	r5, r0
 800849a:	460c      	mov	r4, r1
 800849c:	b976      	cbnz	r6, 80084bc <_Bfree+0x28>
 800849e:	2010      	movs	r0, #16
 80084a0:	f7ff ffa2 	bl	80083e8 <malloc>
 80084a4:	4602      	mov	r2, r0
 80084a6:	6268      	str	r0, [r5, #36]	; 0x24
 80084a8:	b920      	cbnz	r0, 80084b4 <_Bfree+0x20>
 80084aa:	4b09      	ldr	r3, [pc, #36]	; (80084d0 <_Bfree+0x3c>)
 80084ac:	4809      	ldr	r0, [pc, #36]	; (80084d4 <_Bfree+0x40>)
 80084ae:	218a      	movs	r1, #138	; 0x8a
 80084b0:	f000 feaa 	bl	8009208 <__assert_func>
 80084b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084b8:	6006      	str	r6, [r0, #0]
 80084ba:	60c6      	str	r6, [r0, #12]
 80084bc:	b13c      	cbz	r4, 80084ce <_Bfree+0x3a>
 80084be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80084c0:	6862      	ldr	r2, [r4, #4]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084c8:	6021      	str	r1, [r4, #0]
 80084ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084ce:	bd70      	pop	{r4, r5, r6, pc}
 80084d0:	08009ef9 	.word	0x08009ef9
 80084d4:	08009fdc 	.word	0x08009fdc

080084d8 <__multadd>:
 80084d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084dc:	690d      	ldr	r5, [r1, #16]
 80084de:	4607      	mov	r7, r0
 80084e0:	460c      	mov	r4, r1
 80084e2:	461e      	mov	r6, r3
 80084e4:	f101 0c14 	add.w	ip, r1, #20
 80084e8:	2000      	movs	r0, #0
 80084ea:	f8dc 3000 	ldr.w	r3, [ip]
 80084ee:	b299      	uxth	r1, r3
 80084f0:	fb02 6101 	mla	r1, r2, r1, r6
 80084f4:	0c1e      	lsrs	r6, r3, #16
 80084f6:	0c0b      	lsrs	r3, r1, #16
 80084f8:	fb02 3306 	mla	r3, r2, r6, r3
 80084fc:	b289      	uxth	r1, r1
 80084fe:	3001      	adds	r0, #1
 8008500:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008504:	4285      	cmp	r5, r0
 8008506:	f84c 1b04 	str.w	r1, [ip], #4
 800850a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800850e:	dcec      	bgt.n	80084ea <__multadd+0x12>
 8008510:	b30e      	cbz	r6, 8008556 <__multadd+0x7e>
 8008512:	68a3      	ldr	r3, [r4, #8]
 8008514:	42ab      	cmp	r3, r5
 8008516:	dc19      	bgt.n	800854c <__multadd+0x74>
 8008518:	6861      	ldr	r1, [r4, #4]
 800851a:	4638      	mov	r0, r7
 800851c:	3101      	adds	r1, #1
 800851e:	f7ff ff79 	bl	8008414 <_Balloc>
 8008522:	4680      	mov	r8, r0
 8008524:	b928      	cbnz	r0, 8008532 <__multadd+0x5a>
 8008526:	4602      	mov	r2, r0
 8008528:	4b0c      	ldr	r3, [pc, #48]	; (800855c <__multadd+0x84>)
 800852a:	480d      	ldr	r0, [pc, #52]	; (8008560 <__multadd+0x88>)
 800852c:	21b5      	movs	r1, #181	; 0xb5
 800852e:	f000 fe6b 	bl	8009208 <__assert_func>
 8008532:	6922      	ldr	r2, [r4, #16]
 8008534:	3202      	adds	r2, #2
 8008536:	f104 010c 	add.w	r1, r4, #12
 800853a:	0092      	lsls	r2, r2, #2
 800853c:	300c      	adds	r0, #12
 800853e:	f7ff ff5b 	bl	80083f8 <memcpy>
 8008542:	4621      	mov	r1, r4
 8008544:	4638      	mov	r0, r7
 8008546:	f7ff ffa5 	bl	8008494 <_Bfree>
 800854a:	4644      	mov	r4, r8
 800854c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008550:	3501      	adds	r5, #1
 8008552:	615e      	str	r6, [r3, #20]
 8008554:	6125      	str	r5, [r4, #16]
 8008556:	4620      	mov	r0, r4
 8008558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800855c:	08009f6b 	.word	0x08009f6b
 8008560:	08009fdc 	.word	0x08009fdc

08008564 <__hi0bits>:
 8008564:	0c03      	lsrs	r3, r0, #16
 8008566:	041b      	lsls	r3, r3, #16
 8008568:	b9d3      	cbnz	r3, 80085a0 <__hi0bits+0x3c>
 800856a:	0400      	lsls	r0, r0, #16
 800856c:	2310      	movs	r3, #16
 800856e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008572:	bf04      	itt	eq
 8008574:	0200      	lsleq	r0, r0, #8
 8008576:	3308      	addeq	r3, #8
 8008578:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800857c:	bf04      	itt	eq
 800857e:	0100      	lsleq	r0, r0, #4
 8008580:	3304      	addeq	r3, #4
 8008582:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008586:	bf04      	itt	eq
 8008588:	0080      	lsleq	r0, r0, #2
 800858a:	3302      	addeq	r3, #2
 800858c:	2800      	cmp	r0, #0
 800858e:	db05      	blt.n	800859c <__hi0bits+0x38>
 8008590:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008594:	f103 0301 	add.w	r3, r3, #1
 8008598:	bf08      	it	eq
 800859a:	2320      	moveq	r3, #32
 800859c:	4618      	mov	r0, r3
 800859e:	4770      	bx	lr
 80085a0:	2300      	movs	r3, #0
 80085a2:	e7e4      	b.n	800856e <__hi0bits+0xa>

080085a4 <__lo0bits>:
 80085a4:	6803      	ldr	r3, [r0, #0]
 80085a6:	f013 0207 	ands.w	r2, r3, #7
 80085aa:	4601      	mov	r1, r0
 80085ac:	d00b      	beq.n	80085c6 <__lo0bits+0x22>
 80085ae:	07da      	lsls	r2, r3, #31
 80085b0:	d423      	bmi.n	80085fa <__lo0bits+0x56>
 80085b2:	0798      	lsls	r0, r3, #30
 80085b4:	bf49      	itett	mi
 80085b6:	085b      	lsrmi	r3, r3, #1
 80085b8:	089b      	lsrpl	r3, r3, #2
 80085ba:	2001      	movmi	r0, #1
 80085bc:	600b      	strmi	r3, [r1, #0]
 80085be:	bf5c      	itt	pl
 80085c0:	600b      	strpl	r3, [r1, #0]
 80085c2:	2002      	movpl	r0, #2
 80085c4:	4770      	bx	lr
 80085c6:	b298      	uxth	r0, r3
 80085c8:	b9a8      	cbnz	r0, 80085f6 <__lo0bits+0x52>
 80085ca:	0c1b      	lsrs	r3, r3, #16
 80085cc:	2010      	movs	r0, #16
 80085ce:	b2da      	uxtb	r2, r3
 80085d0:	b90a      	cbnz	r2, 80085d6 <__lo0bits+0x32>
 80085d2:	3008      	adds	r0, #8
 80085d4:	0a1b      	lsrs	r3, r3, #8
 80085d6:	071a      	lsls	r2, r3, #28
 80085d8:	bf04      	itt	eq
 80085da:	091b      	lsreq	r3, r3, #4
 80085dc:	3004      	addeq	r0, #4
 80085de:	079a      	lsls	r2, r3, #30
 80085e0:	bf04      	itt	eq
 80085e2:	089b      	lsreq	r3, r3, #2
 80085e4:	3002      	addeq	r0, #2
 80085e6:	07da      	lsls	r2, r3, #31
 80085e8:	d403      	bmi.n	80085f2 <__lo0bits+0x4e>
 80085ea:	085b      	lsrs	r3, r3, #1
 80085ec:	f100 0001 	add.w	r0, r0, #1
 80085f0:	d005      	beq.n	80085fe <__lo0bits+0x5a>
 80085f2:	600b      	str	r3, [r1, #0]
 80085f4:	4770      	bx	lr
 80085f6:	4610      	mov	r0, r2
 80085f8:	e7e9      	b.n	80085ce <__lo0bits+0x2a>
 80085fa:	2000      	movs	r0, #0
 80085fc:	4770      	bx	lr
 80085fe:	2020      	movs	r0, #32
 8008600:	4770      	bx	lr
	...

08008604 <__i2b>:
 8008604:	b510      	push	{r4, lr}
 8008606:	460c      	mov	r4, r1
 8008608:	2101      	movs	r1, #1
 800860a:	f7ff ff03 	bl	8008414 <_Balloc>
 800860e:	4602      	mov	r2, r0
 8008610:	b928      	cbnz	r0, 800861e <__i2b+0x1a>
 8008612:	4b05      	ldr	r3, [pc, #20]	; (8008628 <__i2b+0x24>)
 8008614:	4805      	ldr	r0, [pc, #20]	; (800862c <__i2b+0x28>)
 8008616:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800861a:	f000 fdf5 	bl	8009208 <__assert_func>
 800861e:	2301      	movs	r3, #1
 8008620:	6144      	str	r4, [r0, #20]
 8008622:	6103      	str	r3, [r0, #16]
 8008624:	bd10      	pop	{r4, pc}
 8008626:	bf00      	nop
 8008628:	08009f6b 	.word	0x08009f6b
 800862c:	08009fdc 	.word	0x08009fdc

08008630 <__multiply>:
 8008630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008634:	4691      	mov	r9, r2
 8008636:	690a      	ldr	r2, [r1, #16]
 8008638:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800863c:	429a      	cmp	r2, r3
 800863e:	bfb8      	it	lt
 8008640:	460b      	movlt	r3, r1
 8008642:	460c      	mov	r4, r1
 8008644:	bfbc      	itt	lt
 8008646:	464c      	movlt	r4, r9
 8008648:	4699      	movlt	r9, r3
 800864a:	6927      	ldr	r7, [r4, #16]
 800864c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008650:	68a3      	ldr	r3, [r4, #8]
 8008652:	6861      	ldr	r1, [r4, #4]
 8008654:	eb07 060a 	add.w	r6, r7, sl
 8008658:	42b3      	cmp	r3, r6
 800865a:	b085      	sub	sp, #20
 800865c:	bfb8      	it	lt
 800865e:	3101      	addlt	r1, #1
 8008660:	f7ff fed8 	bl	8008414 <_Balloc>
 8008664:	b930      	cbnz	r0, 8008674 <__multiply+0x44>
 8008666:	4602      	mov	r2, r0
 8008668:	4b44      	ldr	r3, [pc, #272]	; (800877c <__multiply+0x14c>)
 800866a:	4845      	ldr	r0, [pc, #276]	; (8008780 <__multiply+0x150>)
 800866c:	f240 115d 	movw	r1, #349	; 0x15d
 8008670:	f000 fdca 	bl	8009208 <__assert_func>
 8008674:	f100 0514 	add.w	r5, r0, #20
 8008678:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800867c:	462b      	mov	r3, r5
 800867e:	2200      	movs	r2, #0
 8008680:	4543      	cmp	r3, r8
 8008682:	d321      	bcc.n	80086c8 <__multiply+0x98>
 8008684:	f104 0314 	add.w	r3, r4, #20
 8008688:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800868c:	f109 0314 	add.w	r3, r9, #20
 8008690:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008694:	9202      	str	r2, [sp, #8]
 8008696:	1b3a      	subs	r2, r7, r4
 8008698:	3a15      	subs	r2, #21
 800869a:	f022 0203 	bic.w	r2, r2, #3
 800869e:	3204      	adds	r2, #4
 80086a0:	f104 0115 	add.w	r1, r4, #21
 80086a4:	428f      	cmp	r7, r1
 80086a6:	bf38      	it	cc
 80086a8:	2204      	movcc	r2, #4
 80086aa:	9201      	str	r2, [sp, #4]
 80086ac:	9a02      	ldr	r2, [sp, #8]
 80086ae:	9303      	str	r3, [sp, #12]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d80c      	bhi.n	80086ce <__multiply+0x9e>
 80086b4:	2e00      	cmp	r6, #0
 80086b6:	dd03      	ble.n	80086c0 <__multiply+0x90>
 80086b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d05a      	beq.n	8008776 <__multiply+0x146>
 80086c0:	6106      	str	r6, [r0, #16]
 80086c2:	b005      	add	sp, #20
 80086c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c8:	f843 2b04 	str.w	r2, [r3], #4
 80086cc:	e7d8      	b.n	8008680 <__multiply+0x50>
 80086ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80086d2:	f1ba 0f00 	cmp.w	sl, #0
 80086d6:	d024      	beq.n	8008722 <__multiply+0xf2>
 80086d8:	f104 0e14 	add.w	lr, r4, #20
 80086dc:	46a9      	mov	r9, r5
 80086de:	f04f 0c00 	mov.w	ip, #0
 80086e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80086e6:	f8d9 1000 	ldr.w	r1, [r9]
 80086ea:	fa1f fb82 	uxth.w	fp, r2
 80086ee:	b289      	uxth	r1, r1
 80086f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80086f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80086f8:	f8d9 2000 	ldr.w	r2, [r9]
 80086fc:	4461      	add	r1, ip
 80086fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008702:	fb0a c20b 	mla	r2, sl, fp, ip
 8008706:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800870a:	b289      	uxth	r1, r1
 800870c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008710:	4577      	cmp	r7, lr
 8008712:	f849 1b04 	str.w	r1, [r9], #4
 8008716:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800871a:	d8e2      	bhi.n	80086e2 <__multiply+0xb2>
 800871c:	9a01      	ldr	r2, [sp, #4]
 800871e:	f845 c002 	str.w	ip, [r5, r2]
 8008722:	9a03      	ldr	r2, [sp, #12]
 8008724:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008728:	3304      	adds	r3, #4
 800872a:	f1b9 0f00 	cmp.w	r9, #0
 800872e:	d020      	beq.n	8008772 <__multiply+0x142>
 8008730:	6829      	ldr	r1, [r5, #0]
 8008732:	f104 0c14 	add.w	ip, r4, #20
 8008736:	46ae      	mov	lr, r5
 8008738:	f04f 0a00 	mov.w	sl, #0
 800873c:	f8bc b000 	ldrh.w	fp, [ip]
 8008740:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008744:	fb09 220b 	mla	r2, r9, fp, r2
 8008748:	4492      	add	sl, r2
 800874a:	b289      	uxth	r1, r1
 800874c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008750:	f84e 1b04 	str.w	r1, [lr], #4
 8008754:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008758:	f8be 1000 	ldrh.w	r1, [lr]
 800875c:	0c12      	lsrs	r2, r2, #16
 800875e:	fb09 1102 	mla	r1, r9, r2, r1
 8008762:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008766:	4567      	cmp	r7, ip
 8008768:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800876c:	d8e6      	bhi.n	800873c <__multiply+0x10c>
 800876e:	9a01      	ldr	r2, [sp, #4]
 8008770:	50a9      	str	r1, [r5, r2]
 8008772:	3504      	adds	r5, #4
 8008774:	e79a      	b.n	80086ac <__multiply+0x7c>
 8008776:	3e01      	subs	r6, #1
 8008778:	e79c      	b.n	80086b4 <__multiply+0x84>
 800877a:	bf00      	nop
 800877c:	08009f6b 	.word	0x08009f6b
 8008780:	08009fdc 	.word	0x08009fdc

08008784 <__pow5mult>:
 8008784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008788:	4615      	mov	r5, r2
 800878a:	f012 0203 	ands.w	r2, r2, #3
 800878e:	4606      	mov	r6, r0
 8008790:	460f      	mov	r7, r1
 8008792:	d007      	beq.n	80087a4 <__pow5mult+0x20>
 8008794:	4c25      	ldr	r4, [pc, #148]	; (800882c <__pow5mult+0xa8>)
 8008796:	3a01      	subs	r2, #1
 8008798:	2300      	movs	r3, #0
 800879a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800879e:	f7ff fe9b 	bl	80084d8 <__multadd>
 80087a2:	4607      	mov	r7, r0
 80087a4:	10ad      	asrs	r5, r5, #2
 80087a6:	d03d      	beq.n	8008824 <__pow5mult+0xa0>
 80087a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80087aa:	b97c      	cbnz	r4, 80087cc <__pow5mult+0x48>
 80087ac:	2010      	movs	r0, #16
 80087ae:	f7ff fe1b 	bl	80083e8 <malloc>
 80087b2:	4602      	mov	r2, r0
 80087b4:	6270      	str	r0, [r6, #36]	; 0x24
 80087b6:	b928      	cbnz	r0, 80087c4 <__pow5mult+0x40>
 80087b8:	4b1d      	ldr	r3, [pc, #116]	; (8008830 <__pow5mult+0xac>)
 80087ba:	481e      	ldr	r0, [pc, #120]	; (8008834 <__pow5mult+0xb0>)
 80087bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80087c0:	f000 fd22 	bl	8009208 <__assert_func>
 80087c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087c8:	6004      	str	r4, [r0, #0]
 80087ca:	60c4      	str	r4, [r0, #12]
 80087cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80087d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087d4:	b94c      	cbnz	r4, 80087ea <__pow5mult+0x66>
 80087d6:	f240 2171 	movw	r1, #625	; 0x271
 80087da:	4630      	mov	r0, r6
 80087dc:	f7ff ff12 	bl	8008604 <__i2b>
 80087e0:	2300      	movs	r3, #0
 80087e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80087e6:	4604      	mov	r4, r0
 80087e8:	6003      	str	r3, [r0, #0]
 80087ea:	f04f 0900 	mov.w	r9, #0
 80087ee:	07eb      	lsls	r3, r5, #31
 80087f0:	d50a      	bpl.n	8008808 <__pow5mult+0x84>
 80087f2:	4639      	mov	r1, r7
 80087f4:	4622      	mov	r2, r4
 80087f6:	4630      	mov	r0, r6
 80087f8:	f7ff ff1a 	bl	8008630 <__multiply>
 80087fc:	4639      	mov	r1, r7
 80087fe:	4680      	mov	r8, r0
 8008800:	4630      	mov	r0, r6
 8008802:	f7ff fe47 	bl	8008494 <_Bfree>
 8008806:	4647      	mov	r7, r8
 8008808:	106d      	asrs	r5, r5, #1
 800880a:	d00b      	beq.n	8008824 <__pow5mult+0xa0>
 800880c:	6820      	ldr	r0, [r4, #0]
 800880e:	b938      	cbnz	r0, 8008820 <__pow5mult+0x9c>
 8008810:	4622      	mov	r2, r4
 8008812:	4621      	mov	r1, r4
 8008814:	4630      	mov	r0, r6
 8008816:	f7ff ff0b 	bl	8008630 <__multiply>
 800881a:	6020      	str	r0, [r4, #0]
 800881c:	f8c0 9000 	str.w	r9, [r0]
 8008820:	4604      	mov	r4, r0
 8008822:	e7e4      	b.n	80087ee <__pow5mult+0x6a>
 8008824:	4638      	mov	r0, r7
 8008826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800882a:	bf00      	nop
 800882c:	0800a128 	.word	0x0800a128
 8008830:	08009ef9 	.word	0x08009ef9
 8008834:	08009fdc 	.word	0x08009fdc

08008838 <__lshift>:
 8008838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800883c:	460c      	mov	r4, r1
 800883e:	6849      	ldr	r1, [r1, #4]
 8008840:	6923      	ldr	r3, [r4, #16]
 8008842:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008846:	68a3      	ldr	r3, [r4, #8]
 8008848:	4607      	mov	r7, r0
 800884a:	4691      	mov	r9, r2
 800884c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008850:	f108 0601 	add.w	r6, r8, #1
 8008854:	42b3      	cmp	r3, r6
 8008856:	db0b      	blt.n	8008870 <__lshift+0x38>
 8008858:	4638      	mov	r0, r7
 800885a:	f7ff fddb 	bl	8008414 <_Balloc>
 800885e:	4605      	mov	r5, r0
 8008860:	b948      	cbnz	r0, 8008876 <__lshift+0x3e>
 8008862:	4602      	mov	r2, r0
 8008864:	4b2a      	ldr	r3, [pc, #168]	; (8008910 <__lshift+0xd8>)
 8008866:	482b      	ldr	r0, [pc, #172]	; (8008914 <__lshift+0xdc>)
 8008868:	f240 11d9 	movw	r1, #473	; 0x1d9
 800886c:	f000 fccc 	bl	8009208 <__assert_func>
 8008870:	3101      	adds	r1, #1
 8008872:	005b      	lsls	r3, r3, #1
 8008874:	e7ee      	b.n	8008854 <__lshift+0x1c>
 8008876:	2300      	movs	r3, #0
 8008878:	f100 0114 	add.w	r1, r0, #20
 800887c:	f100 0210 	add.w	r2, r0, #16
 8008880:	4618      	mov	r0, r3
 8008882:	4553      	cmp	r3, sl
 8008884:	db37      	blt.n	80088f6 <__lshift+0xbe>
 8008886:	6920      	ldr	r0, [r4, #16]
 8008888:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800888c:	f104 0314 	add.w	r3, r4, #20
 8008890:	f019 091f 	ands.w	r9, r9, #31
 8008894:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008898:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800889c:	d02f      	beq.n	80088fe <__lshift+0xc6>
 800889e:	f1c9 0e20 	rsb	lr, r9, #32
 80088a2:	468a      	mov	sl, r1
 80088a4:	f04f 0c00 	mov.w	ip, #0
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	fa02 f209 	lsl.w	r2, r2, r9
 80088ae:	ea42 020c 	orr.w	r2, r2, ip
 80088b2:	f84a 2b04 	str.w	r2, [sl], #4
 80088b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ba:	4298      	cmp	r0, r3
 80088bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80088c0:	d8f2      	bhi.n	80088a8 <__lshift+0x70>
 80088c2:	1b03      	subs	r3, r0, r4
 80088c4:	3b15      	subs	r3, #21
 80088c6:	f023 0303 	bic.w	r3, r3, #3
 80088ca:	3304      	adds	r3, #4
 80088cc:	f104 0215 	add.w	r2, r4, #21
 80088d0:	4290      	cmp	r0, r2
 80088d2:	bf38      	it	cc
 80088d4:	2304      	movcc	r3, #4
 80088d6:	f841 c003 	str.w	ip, [r1, r3]
 80088da:	f1bc 0f00 	cmp.w	ip, #0
 80088de:	d001      	beq.n	80088e4 <__lshift+0xac>
 80088e0:	f108 0602 	add.w	r6, r8, #2
 80088e4:	3e01      	subs	r6, #1
 80088e6:	4638      	mov	r0, r7
 80088e8:	612e      	str	r6, [r5, #16]
 80088ea:	4621      	mov	r1, r4
 80088ec:	f7ff fdd2 	bl	8008494 <_Bfree>
 80088f0:	4628      	mov	r0, r5
 80088f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80088fa:	3301      	adds	r3, #1
 80088fc:	e7c1      	b.n	8008882 <__lshift+0x4a>
 80088fe:	3904      	subs	r1, #4
 8008900:	f853 2b04 	ldr.w	r2, [r3], #4
 8008904:	f841 2f04 	str.w	r2, [r1, #4]!
 8008908:	4298      	cmp	r0, r3
 800890a:	d8f9      	bhi.n	8008900 <__lshift+0xc8>
 800890c:	e7ea      	b.n	80088e4 <__lshift+0xac>
 800890e:	bf00      	nop
 8008910:	08009f6b 	.word	0x08009f6b
 8008914:	08009fdc 	.word	0x08009fdc

08008918 <__mcmp>:
 8008918:	b530      	push	{r4, r5, lr}
 800891a:	6902      	ldr	r2, [r0, #16]
 800891c:	690c      	ldr	r4, [r1, #16]
 800891e:	1b12      	subs	r2, r2, r4
 8008920:	d10e      	bne.n	8008940 <__mcmp+0x28>
 8008922:	f100 0314 	add.w	r3, r0, #20
 8008926:	3114      	adds	r1, #20
 8008928:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800892c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008930:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008934:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008938:	42a5      	cmp	r5, r4
 800893a:	d003      	beq.n	8008944 <__mcmp+0x2c>
 800893c:	d305      	bcc.n	800894a <__mcmp+0x32>
 800893e:	2201      	movs	r2, #1
 8008940:	4610      	mov	r0, r2
 8008942:	bd30      	pop	{r4, r5, pc}
 8008944:	4283      	cmp	r3, r0
 8008946:	d3f3      	bcc.n	8008930 <__mcmp+0x18>
 8008948:	e7fa      	b.n	8008940 <__mcmp+0x28>
 800894a:	f04f 32ff 	mov.w	r2, #4294967295
 800894e:	e7f7      	b.n	8008940 <__mcmp+0x28>

08008950 <__mdiff>:
 8008950:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008954:	460c      	mov	r4, r1
 8008956:	4606      	mov	r6, r0
 8008958:	4611      	mov	r1, r2
 800895a:	4620      	mov	r0, r4
 800895c:	4690      	mov	r8, r2
 800895e:	f7ff ffdb 	bl	8008918 <__mcmp>
 8008962:	1e05      	subs	r5, r0, #0
 8008964:	d110      	bne.n	8008988 <__mdiff+0x38>
 8008966:	4629      	mov	r1, r5
 8008968:	4630      	mov	r0, r6
 800896a:	f7ff fd53 	bl	8008414 <_Balloc>
 800896e:	b930      	cbnz	r0, 800897e <__mdiff+0x2e>
 8008970:	4b3a      	ldr	r3, [pc, #232]	; (8008a5c <__mdiff+0x10c>)
 8008972:	4602      	mov	r2, r0
 8008974:	f240 2132 	movw	r1, #562	; 0x232
 8008978:	4839      	ldr	r0, [pc, #228]	; (8008a60 <__mdiff+0x110>)
 800897a:	f000 fc45 	bl	8009208 <__assert_func>
 800897e:	2301      	movs	r3, #1
 8008980:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008984:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008988:	bfa4      	itt	ge
 800898a:	4643      	movge	r3, r8
 800898c:	46a0      	movge	r8, r4
 800898e:	4630      	mov	r0, r6
 8008990:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008994:	bfa6      	itte	ge
 8008996:	461c      	movge	r4, r3
 8008998:	2500      	movge	r5, #0
 800899a:	2501      	movlt	r5, #1
 800899c:	f7ff fd3a 	bl	8008414 <_Balloc>
 80089a0:	b920      	cbnz	r0, 80089ac <__mdiff+0x5c>
 80089a2:	4b2e      	ldr	r3, [pc, #184]	; (8008a5c <__mdiff+0x10c>)
 80089a4:	4602      	mov	r2, r0
 80089a6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80089aa:	e7e5      	b.n	8008978 <__mdiff+0x28>
 80089ac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80089b0:	6926      	ldr	r6, [r4, #16]
 80089b2:	60c5      	str	r5, [r0, #12]
 80089b4:	f104 0914 	add.w	r9, r4, #20
 80089b8:	f108 0514 	add.w	r5, r8, #20
 80089bc:	f100 0e14 	add.w	lr, r0, #20
 80089c0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80089c4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80089c8:	f108 0210 	add.w	r2, r8, #16
 80089cc:	46f2      	mov	sl, lr
 80089ce:	2100      	movs	r1, #0
 80089d0:	f859 3b04 	ldr.w	r3, [r9], #4
 80089d4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80089d8:	fa1f f883 	uxth.w	r8, r3
 80089dc:	fa11 f18b 	uxtah	r1, r1, fp
 80089e0:	0c1b      	lsrs	r3, r3, #16
 80089e2:	eba1 0808 	sub.w	r8, r1, r8
 80089e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80089ea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80089ee:	fa1f f888 	uxth.w	r8, r8
 80089f2:	1419      	asrs	r1, r3, #16
 80089f4:	454e      	cmp	r6, r9
 80089f6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80089fa:	f84a 3b04 	str.w	r3, [sl], #4
 80089fe:	d8e7      	bhi.n	80089d0 <__mdiff+0x80>
 8008a00:	1b33      	subs	r3, r6, r4
 8008a02:	3b15      	subs	r3, #21
 8008a04:	f023 0303 	bic.w	r3, r3, #3
 8008a08:	3304      	adds	r3, #4
 8008a0a:	3415      	adds	r4, #21
 8008a0c:	42a6      	cmp	r6, r4
 8008a0e:	bf38      	it	cc
 8008a10:	2304      	movcc	r3, #4
 8008a12:	441d      	add	r5, r3
 8008a14:	4473      	add	r3, lr
 8008a16:	469e      	mov	lr, r3
 8008a18:	462e      	mov	r6, r5
 8008a1a:	4566      	cmp	r6, ip
 8008a1c:	d30e      	bcc.n	8008a3c <__mdiff+0xec>
 8008a1e:	f10c 0203 	add.w	r2, ip, #3
 8008a22:	1b52      	subs	r2, r2, r5
 8008a24:	f022 0203 	bic.w	r2, r2, #3
 8008a28:	3d03      	subs	r5, #3
 8008a2a:	45ac      	cmp	ip, r5
 8008a2c:	bf38      	it	cc
 8008a2e:	2200      	movcc	r2, #0
 8008a30:	441a      	add	r2, r3
 8008a32:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008a36:	b17b      	cbz	r3, 8008a58 <__mdiff+0x108>
 8008a38:	6107      	str	r7, [r0, #16]
 8008a3a:	e7a3      	b.n	8008984 <__mdiff+0x34>
 8008a3c:	f856 8b04 	ldr.w	r8, [r6], #4
 8008a40:	fa11 f288 	uxtah	r2, r1, r8
 8008a44:	1414      	asrs	r4, r2, #16
 8008a46:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008a4a:	b292      	uxth	r2, r2
 8008a4c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a50:	f84e 2b04 	str.w	r2, [lr], #4
 8008a54:	1421      	asrs	r1, r4, #16
 8008a56:	e7e0      	b.n	8008a1a <__mdiff+0xca>
 8008a58:	3f01      	subs	r7, #1
 8008a5a:	e7ea      	b.n	8008a32 <__mdiff+0xe2>
 8008a5c:	08009f6b 	.word	0x08009f6b
 8008a60:	08009fdc 	.word	0x08009fdc

08008a64 <__d2b>:
 8008a64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a68:	4689      	mov	r9, r1
 8008a6a:	2101      	movs	r1, #1
 8008a6c:	ec57 6b10 	vmov	r6, r7, d0
 8008a70:	4690      	mov	r8, r2
 8008a72:	f7ff fccf 	bl	8008414 <_Balloc>
 8008a76:	4604      	mov	r4, r0
 8008a78:	b930      	cbnz	r0, 8008a88 <__d2b+0x24>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	4b25      	ldr	r3, [pc, #148]	; (8008b14 <__d2b+0xb0>)
 8008a7e:	4826      	ldr	r0, [pc, #152]	; (8008b18 <__d2b+0xb4>)
 8008a80:	f240 310a 	movw	r1, #778	; 0x30a
 8008a84:	f000 fbc0 	bl	8009208 <__assert_func>
 8008a88:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008a8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a90:	bb35      	cbnz	r5, 8008ae0 <__d2b+0x7c>
 8008a92:	2e00      	cmp	r6, #0
 8008a94:	9301      	str	r3, [sp, #4]
 8008a96:	d028      	beq.n	8008aea <__d2b+0x86>
 8008a98:	4668      	mov	r0, sp
 8008a9a:	9600      	str	r6, [sp, #0]
 8008a9c:	f7ff fd82 	bl	80085a4 <__lo0bits>
 8008aa0:	9900      	ldr	r1, [sp, #0]
 8008aa2:	b300      	cbz	r0, 8008ae6 <__d2b+0x82>
 8008aa4:	9a01      	ldr	r2, [sp, #4]
 8008aa6:	f1c0 0320 	rsb	r3, r0, #32
 8008aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8008aae:	430b      	orrs	r3, r1
 8008ab0:	40c2      	lsrs	r2, r0
 8008ab2:	6163      	str	r3, [r4, #20]
 8008ab4:	9201      	str	r2, [sp, #4]
 8008ab6:	9b01      	ldr	r3, [sp, #4]
 8008ab8:	61a3      	str	r3, [r4, #24]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	bf14      	ite	ne
 8008abe:	2202      	movne	r2, #2
 8008ac0:	2201      	moveq	r2, #1
 8008ac2:	6122      	str	r2, [r4, #16]
 8008ac4:	b1d5      	cbz	r5, 8008afc <__d2b+0x98>
 8008ac6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008aca:	4405      	add	r5, r0
 8008acc:	f8c9 5000 	str.w	r5, [r9]
 8008ad0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ad4:	f8c8 0000 	str.w	r0, [r8]
 8008ad8:	4620      	mov	r0, r4
 8008ada:	b003      	add	sp, #12
 8008adc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ae0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ae4:	e7d5      	b.n	8008a92 <__d2b+0x2e>
 8008ae6:	6161      	str	r1, [r4, #20]
 8008ae8:	e7e5      	b.n	8008ab6 <__d2b+0x52>
 8008aea:	a801      	add	r0, sp, #4
 8008aec:	f7ff fd5a 	bl	80085a4 <__lo0bits>
 8008af0:	9b01      	ldr	r3, [sp, #4]
 8008af2:	6163      	str	r3, [r4, #20]
 8008af4:	2201      	movs	r2, #1
 8008af6:	6122      	str	r2, [r4, #16]
 8008af8:	3020      	adds	r0, #32
 8008afa:	e7e3      	b.n	8008ac4 <__d2b+0x60>
 8008afc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b04:	f8c9 0000 	str.w	r0, [r9]
 8008b08:	6918      	ldr	r0, [r3, #16]
 8008b0a:	f7ff fd2b 	bl	8008564 <__hi0bits>
 8008b0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b12:	e7df      	b.n	8008ad4 <__d2b+0x70>
 8008b14:	08009f6b 	.word	0x08009f6b
 8008b18:	08009fdc 	.word	0x08009fdc

08008b1c <_calloc_r>:
 8008b1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b1e:	fba1 2402 	umull	r2, r4, r1, r2
 8008b22:	b94c      	cbnz	r4, 8008b38 <_calloc_r+0x1c>
 8008b24:	4611      	mov	r1, r2
 8008b26:	9201      	str	r2, [sp, #4]
 8008b28:	f000 f87a 	bl	8008c20 <_malloc_r>
 8008b2c:	9a01      	ldr	r2, [sp, #4]
 8008b2e:	4605      	mov	r5, r0
 8008b30:	b930      	cbnz	r0, 8008b40 <_calloc_r+0x24>
 8008b32:	4628      	mov	r0, r5
 8008b34:	b003      	add	sp, #12
 8008b36:	bd30      	pop	{r4, r5, pc}
 8008b38:	220c      	movs	r2, #12
 8008b3a:	6002      	str	r2, [r0, #0]
 8008b3c:	2500      	movs	r5, #0
 8008b3e:	e7f8      	b.n	8008b32 <_calloc_r+0x16>
 8008b40:	4621      	mov	r1, r4
 8008b42:	f7fe f84f 	bl	8006be4 <memset>
 8008b46:	e7f4      	b.n	8008b32 <_calloc_r+0x16>

08008b48 <_free_r>:
 8008b48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b4a:	2900      	cmp	r1, #0
 8008b4c:	d044      	beq.n	8008bd8 <_free_r+0x90>
 8008b4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b52:	9001      	str	r0, [sp, #4]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f1a1 0404 	sub.w	r4, r1, #4
 8008b5a:	bfb8      	it	lt
 8008b5c:	18e4      	addlt	r4, r4, r3
 8008b5e:	f000 fcdf 	bl	8009520 <__malloc_lock>
 8008b62:	4a1e      	ldr	r2, [pc, #120]	; (8008bdc <_free_r+0x94>)
 8008b64:	9801      	ldr	r0, [sp, #4]
 8008b66:	6813      	ldr	r3, [r2, #0]
 8008b68:	b933      	cbnz	r3, 8008b78 <_free_r+0x30>
 8008b6a:	6063      	str	r3, [r4, #4]
 8008b6c:	6014      	str	r4, [r2, #0]
 8008b6e:	b003      	add	sp, #12
 8008b70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b74:	f000 bcda 	b.w	800952c <__malloc_unlock>
 8008b78:	42a3      	cmp	r3, r4
 8008b7a:	d908      	bls.n	8008b8e <_free_r+0x46>
 8008b7c:	6825      	ldr	r5, [r4, #0]
 8008b7e:	1961      	adds	r1, r4, r5
 8008b80:	428b      	cmp	r3, r1
 8008b82:	bf01      	itttt	eq
 8008b84:	6819      	ldreq	r1, [r3, #0]
 8008b86:	685b      	ldreq	r3, [r3, #4]
 8008b88:	1949      	addeq	r1, r1, r5
 8008b8a:	6021      	streq	r1, [r4, #0]
 8008b8c:	e7ed      	b.n	8008b6a <_free_r+0x22>
 8008b8e:	461a      	mov	r2, r3
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	b10b      	cbz	r3, 8008b98 <_free_r+0x50>
 8008b94:	42a3      	cmp	r3, r4
 8008b96:	d9fa      	bls.n	8008b8e <_free_r+0x46>
 8008b98:	6811      	ldr	r1, [r2, #0]
 8008b9a:	1855      	adds	r5, r2, r1
 8008b9c:	42a5      	cmp	r5, r4
 8008b9e:	d10b      	bne.n	8008bb8 <_free_r+0x70>
 8008ba0:	6824      	ldr	r4, [r4, #0]
 8008ba2:	4421      	add	r1, r4
 8008ba4:	1854      	adds	r4, r2, r1
 8008ba6:	42a3      	cmp	r3, r4
 8008ba8:	6011      	str	r1, [r2, #0]
 8008baa:	d1e0      	bne.n	8008b6e <_free_r+0x26>
 8008bac:	681c      	ldr	r4, [r3, #0]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	6053      	str	r3, [r2, #4]
 8008bb2:	4421      	add	r1, r4
 8008bb4:	6011      	str	r1, [r2, #0]
 8008bb6:	e7da      	b.n	8008b6e <_free_r+0x26>
 8008bb8:	d902      	bls.n	8008bc0 <_free_r+0x78>
 8008bba:	230c      	movs	r3, #12
 8008bbc:	6003      	str	r3, [r0, #0]
 8008bbe:	e7d6      	b.n	8008b6e <_free_r+0x26>
 8008bc0:	6825      	ldr	r5, [r4, #0]
 8008bc2:	1961      	adds	r1, r4, r5
 8008bc4:	428b      	cmp	r3, r1
 8008bc6:	bf04      	itt	eq
 8008bc8:	6819      	ldreq	r1, [r3, #0]
 8008bca:	685b      	ldreq	r3, [r3, #4]
 8008bcc:	6063      	str	r3, [r4, #4]
 8008bce:	bf04      	itt	eq
 8008bd0:	1949      	addeq	r1, r1, r5
 8008bd2:	6021      	streq	r1, [r4, #0]
 8008bd4:	6054      	str	r4, [r2, #4]
 8008bd6:	e7ca      	b.n	8008b6e <_free_r+0x26>
 8008bd8:	b003      	add	sp, #12
 8008bda:	bd30      	pop	{r4, r5, pc}
 8008bdc:	20000854 	.word	0x20000854

08008be0 <sbrk_aligned>:
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	4e0e      	ldr	r6, [pc, #56]	; (8008c1c <sbrk_aligned+0x3c>)
 8008be4:	460c      	mov	r4, r1
 8008be6:	6831      	ldr	r1, [r6, #0]
 8008be8:	4605      	mov	r5, r0
 8008bea:	b911      	cbnz	r1, 8008bf2 <sbrk_aligned+0x12>
 8008bec:	f000 f9e6 	bl	8008fbc <_sbrk_r>
 8008bf0:	6030      	str	r0, [r6, #0]
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f000 f9e1 	bl	8008fbc <_sbrk_r>
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	d00a      	beq.n	8008c14 <sbrk_aligned+0x34>
 8008bfe:	1cc4      	adds	r4, r0, #3
 8008c00:	f024 0403 	bic.w	r4, r4, #3
 8008c04:	42a0      	cmp	r0, r4
 8008c06:	d007      	beq.n	8008c18 <sbrk_aligned+0x38>
 8008c08:	1a21      	subs	r1, r4, r0
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f000 f9d6 	bl	8008fbc <_sbrk_r>
 8008c10:	3001      	adds	r0, #1
 8008c12:	d101      	bne.n	8008c18 <sbrk_aligned+0x38>
 8008c14:	f04f 34ff 	mov.w	r4, #4294967295
 8008c18:	4620      	mov	r0, r4
 8008c1a:	bd70      	pop	{r4, r5, r6, pc}
 8008c1c:	20000858 	.word	0x20000858

08008c20 <_malloc_r>:
 8008c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c24:	1ccd      	adds	r5, r1, #3
 8008c26:	f025 0503 	bic.w	r5, r5, #3
 8008c2a:	3508      	adds	r5, #8
 8008c2c:	2d0c      	cmp	r5, #12
 8008c2e:	bf38      	it	cc
 8008c30:	250c      	movcc	r5, #12
 8008c32:	2d00      	cmp	r5, #0
 8008c34:	4607      	mov	r7, r0
 8008c36:	db01      	blt.n	8008c3c <_malloc_r+0x1c>
 8008c38:	42a9      	cmp	r1, r5
 8008c3a:	d905      	bls.n	8008c48 <_malloc_r+0x28>
 8008c3c:	230c      	movs	r3, #12
 8008c3e:	603b      	str	r3, [r7, #0]
 8008c40:	2600      	movs	r6, #0
 8008c42:	4630      	mov	r0, r6
 8008c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c48:	4e2e      	ldr	r6, [pc, #184]	; (8008d04 <_malloc_r+0xe4>)
 8008c4a:	f000 fc69 	bl	8009520 <__malloc_lock>
 8008c4e:	6833      	ldr	r3, [r6, #0]
 8008c50:	461c      	mov	r4, r3
 8008c52:	bb34      	cbnz	r4, 8008ca2 <_malloc_r+0x82>
 8008c54:	4629      	mov	r1, r5
 8008c56:	4638      	mov	r0, r7
 8008c58:	f7ff ffc2 	bl	8008be0 <sbrk_aligned>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	4604      	mov	r4, r0
 8008c60:	d14d      	bne.n	8008cfe <_malloc_r+0xde>
 8008c62:	6834      	ldr	r4, [r6, #0]
 8008c64:	4626      	mov	r6, r4
 8008c66:	2e00      	cmp	r6, #0
 8008c68:	d140      	bne.n	8008cec <_malloc_r+0xcc>
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	4638      	mov	r0, r7
 8008c70:	eb04 0803 	add.w	r8, r4, r3
 8008c74:	f000 f9a2 	bl	8008fbc <_sbrk_r>
 8008c78:	4580      	cmp	r8, r0
 8008c7a:	d13a      	bne.n	8008cf2 <_malloc_r+0xd2>
 8008c7c:	6821      	ldr	r1, [r4, #0]
 8008c7e:	3503      	adds	r5, #3
 8008c80:	1a6d      	subs	r5, r5, r1
 8008c82:	f025 0503 	bic.w	r5, r5, #3
 8008c86:	3508      	adds	r5, #8
 8008c88:	2d0c      	cmp	r5, #12
 8008c8a:	bf38      	it	cc
 8008c8c:	250c      	movcc	r5, #12
 8008c8e:	4629      	mov	r1, r5
 8008c90:	4638      	mov	r0, r7
 8008c92:	f7ff ffa5 	bl	8008be0 <sbrk_aligned>
 8008c96:	3001      	adds	r0, #1
 8008c98:	d02b      	beq.n	8008cf2 <_malloc_r+0xd2>
 8008c9a:	6823      	ldr	r3, [r4, #0]
 8008c9c:	442b      	add	r3, r5
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	e00e      	b.n	8008cc0 <_malloc_r+0xa0>
 8008ca2:	6822      	ldr	r2, [r4, #0]
 8008ca4:	1b52      	subs	r2, r2, r5
 8008ca6:	d41e      	bmi.n	8008ce6 <_malloc_r+0xc6>
 8008ca8:	2a0b      	cmp	r2, #11
 8008caa:	d916      	bls.n	8008cda <_malloc_r+0xba>
 8008cac:	1961      	adds	r1, r4, r5
 8008cae:	42a3      	cmp	r3, r4
 8008cb0:	6025      	str	r5, [r4, #0]
 8008cb2:	bf18      	it	ne
 8008cb4:	6059      	strne	r1, [r3, #4]
 8008cb6:	6863      	ldr	r3, [r4, #4]
 8008cb8:	bf08      	it	eq
 8008cba:	6031      	streq	r1, [r6, #0]
 8008cbc:	5162      	str	r2, [r4, r5]
 8008cbe:	604b      	str	r3, [r1, #4]
 8008cc0:	4638      	mov	r0, r7
 8008cc2:	f104 060b 	add.w	r6, r4, #11
 8008cc6:	f000 fc31 	bl	800952c <__malloc_unlock>
 8008cca:	f026 0607 	bic.w	r6, r6, #7
 8008cce:	1d23      	adds	r3, r4, #4
 8008cd0:	1af2      	subs	r2, r6, r3
 8008cd2:	d0b6      	beq.n	8008c42 <_malloc_r+0x22>
 8008cd4:	1b9b      	subs	r3, r3, r6
 8008cd6:	50a3      	str	r3, [r4, r2]
 8008cd8:	e7b3      	b.n	8008c42 <_malloc_r+0x22>
 8008cda:	6862      	ldr	r2, [r4, #4]
 8008cdc:	42a3      	cmp	r3, r4
 8008cde:	bf0c      	ite	eq
 8008ce0:	6032      	streq	r2, [r6, #0]
 8008ce2:	605a      	strne	r2, [r3, #4]
 8008ce4:	e7ec      	b.n	8008cc0 <_malloc_r+0xa0>
 8008ce6:	4623      	mov	r3, r4
 8008ce8:	6864      	ldr	r4, [r4, #4]
 8008cea:	e7b2      	b.n	8008c52 <_malloc_r+0x32>
 8008cec:	4634      	mov	r4, r6
 8008cee:	6876      	ldr	r6, [r6, #4]
 8008cf0:	e7b9      	b.n	8008c66 <_malloc_r+0x46>
 8008cf2:	230c      	movs	r3, #12
 8008cf4:	603b      	str	r3, [r7, #0]
 8008cf6:	4638      	mov	r0, r7
 8008cf8:	f000 fc18 	bl	800952c <__malloc_unlock>
 8008cfc:	e7a1      	b.n	8008c42 <_malloc_r+0x22>
 8008cfe:	6025      	str	r5, [r4, #0]
 8008d00:	e7de      	b.n	8008cc0 <_malloc_r+0xa0>
 8008d02:	bf00      	nop
 8008d04:	20000854 	.word	0x20000854

08008d08 <__sfputc_r>:
 8008d08:	6893      	ldr	r3, [r2, #8]
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	b410      	push	{r4}
 8008d10:	6093      	str	r3, [r2, #8]
 8008d12:	da08      	bge.n	8008d26 <__sfputc_r+0x1e>
 8008d14:	6994      	ldr	r4, [r2, #24]
 8008d16:	42a3      	cmp	r3, r4
 8008d18:	db01      	blt.n	8008d1e <__sfputc_r+0x16>
 8008d1a:	290a      	cmp	r1, #10
 8008d1c:	d103      	bne.n	8008d26 <__sfputc_r+0x1e>
 8008d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d22:	f000 b99f 	b.w	8009064 <__swbuf_r>
 8008d26:	6813      	ldr	r3, [r2, #0]
 8008d28:	1c58      	adds	r0, r3, #1
 8008d2a:	6010      	str	r0, [r2, #0]
 8008d2c:	7019      	strb	r1, [r3, #0]
 8008d2e:	4608      	mov	r0, r1
 8008d30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d34:	4770      	bx	lr

08008d36 <__sfputs_r>:
 8008d36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d38:	4606      	mov	r6, r0
 8008d3a:	460f      	mov	r7, r1
 8008d3c:	4614      	mov	r4, r2
 8008d3e:	18d5      	adds	r5, r2, r3
 8008d40:	42ac      	cmp	r4, r5
 8008d42:	d101      	bne.n	8008d48 <__sfputs_r+0x12>
 8008d44:	2000      	movs	r0, #0
 8008d46:	e007      	b.n	8008d58 <__sfputs_r+0x22>
 8008d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d4c:	463a      	mov	r2, r7
 8008d4e:	4630      	mov	r0, r6
 8008d50:	f7ff ffda 	bl	8008d08 <__sfputc_r>
 8008d54:	1c43      	adds	r3, r0, #1
 8008d56:	d1f3      	bne.n	8008d40 <__sfputs_r+0xa>
 8008d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d5c <_vfiprintf_r>:
 8008d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d60:	460d      	mov	r5, r1
 8008d62:	b09d      	sub	sp, #116	; 0x74
 8008d64:	4614      	mov	r4, r2
 8008d66:	4698      	mov	r8, r3
 8008d68:	4606      	mov	r6, r0
 8008d6a:	b118      	cbz	r0, 8008d74 <_vfiprintf_r+0x18>
 8008d6c:	6983      	ldr	r3, [r0, #24]
 8008d6e:	b90b      	cbnz	r3, 8008d74 <_vfiprintf_r+0x18>
 8008d70:	f7ff fa94 	bl	800829c <__sinit>
 8008d74:	4b89      	ldr	r3, [pc, #548]	; (8008f9c <_vfiprintf_r+0x240>)
 8008d76:	429d      	cmp	r5, r3
 8008d78:	d11b      	bne.n	8008db2 <_vfiprintf_r+0x56>
 8008d7a:	6875      	ldr	r5, [r6, #4]
 8008d7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d7e:	07d9      	lsls	r1, r3, #31
 8008d80:	d405      	bmi.n	8008d8e <_vfiprintf_r+0x32>
 8008d82:	89ab      	ldrh	r3, [r5, #12]
 8008d84:	059a      	lsls	r2, r3, #22
 8008d86:	d402      	bmi.n	8008d8e <_vfiprintf_r+0x32>
 8008d88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d8a:	f7ff fb2a 	bl	80083e2 <__retarget_lock_acquire_recursive>
 8008d8e:	89ab      	ldrh	r3, [r5, #12]
 8008d90:	071b      	lsls	r3, r3, #28
 8008d92:	d501      	bpl.n	8008d98 <_vfiprintf_r+0x3c>
 8008d94:	692b      	ldr	r3, [r5, #16]
 8008d96:	b9eb      	cbnz	r3, 8008dd4 <_vfiprintf_r+0x78>
 8008d98:	4629      	mov	r1, r5
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	f000 f9c6 	bl	800912c <__swsetup_r>
 8008da0:	b1c0      	cbz	r0, 8008dd4 <_vfiprintf_r+0x78>
 8008da2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008da4:	07dc      	lsls	r4, r3, #31
 8008da6:	d50e      	bpl.n	8008dc6 <_vfiprintf_r+0x6a>
 8008da8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dac:	b01d      	add	sp, #116	; 0x74
 8008dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db2:	4b7b      	ldr	r3, [pc, #492]	; (8008fa0 <_vfiprintf_r+0x244>)
 8008db4:	429d      	cmp	r5, r3
 8008db6:	d101      	bne.n	8008dbc <_vfiprintf_r+0x60>
 8008db8:	68b5      	ldr	r5, [r6, #8]
 8008dba:	e7df      	b.n	8008d7c <_vfiprintf_r+0x20>
 8008dbc:	4b79      	ldr	r3, [pc, #484]	; (8008fa4 <_vfiprintf_r+0x248>)
 8008dbe:	429d      	cmp	r5, r3
 8008dc0:	bf08      	it	eq
 8008dc2:	68f5      	ldreq	r5, [r6, #12]
 8008dc4:	e7da      	b.n	8008d7c <_vfiprintf_r+0x20>
 8008dc6:	89ab      	ldrh	r3, [r5, #12]
 8008dc8:	0598      	lsls	r0, r3, #22
 8008dca:	d4ed      	bmi.n	8008da8 <_vfiprintf_r+0x4c>
 8008dcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008dce:	f7ff fb09 	bl	80083e4 <__retarget_lock_release_recursive>
 8008dd2:	e7e9      	b.n	8008da8 <_vfiprintf_r+0x4c>
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8008dd8:	2320      	movs	r3, #32
 8008dda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dde:	f8cd 800c 	str.w	r8, [sp, #12]
 8008de2:	2330      	movs	r3, #48	; 0x30
 8008de4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008fa8 <_vfiprintf_r+0x24c>
 8008de8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dec:	f04f 0901 	mov.w	r9, #1
 8008df0:	4623      	mov	r3, r4
 8008df2:	469a      	mov	sl, r3
 8008df4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008df8:	b10a      	cbz	r2, 8008dfe <_vfiprintf_r+0xa2>
 8008dfa:	2a25      	cmp	r2, #37	; 0x25
 8008dfc:	d1f9      	bne.n	8008df2 <_vfiprintf_r+0x96>
 8008dfe:	ebba 0b04 	subs.w	fp, sl, r4
 8008e02:	d00b      	beq.n	8008e1c <_vfiprintf_r+0xc0>
 8008e04:	465b      	mov	r3, fp
 8008e06:	4622      	mov	r2, r4
 8008e08:	4629      	mov	r1, r5
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	f7ff ff93 	bl	8008d36 <__sfputs_r>
 8008e10:	3001      	adds	r0, #1
 8008e12:	f000 80aa 	beq.w	8008f6a <_vfiprintf_r+0x20e>
 8008e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e18:	445a      	add	r2, fp
 8008e1a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e1c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f000 80a2 	beq.w	8008f6a <_vfiprintf_r+0x20e>
 8008e26:	2300      	movs	r3, #0
 8008e28:	f04f 32ff 	mov.w	r2, #4294967295
 8008e2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e30:	f10a 0a01 	add.w	sl, sl, #1
 8008e34:	9304      	str	r3, [sp, #16]
 8008e36:	9307      	str	r3, [sp, #28]
 8008e38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e3c:	931a      	str	r3, [sp, #104]	; 0x68
 8008e3e:	4654      	mov	r4, sl
 8008e40:	2205      	movs	r2, #5
 8008e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e46:	4858      	ldr	r0, [pc, #352]	; (8008fa8 <_vfiprintf_r+0x24c>)
 8008e48:	f7f7 f9ca 	bl	80001e0 <memchr>
 8008e4c:	9a04      	ldr	r2, [sp, #16]
 8008e4e:	b9d8      	cbnz	r0, 8008e88 <_vfiprintf_r+0x12c>
 8008e50:	06d1      	lsls	r1, r2, #27
 8008e52:	bf44      	itt	mi
 8008e54:	2320      	movmi	r3, #32
 8008e56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e5a:	0713      	lsls	r3, r2, #28
 8008e5c:	bf44      	itt	mi
 8008e5e:	232b      	movmi	r3, #43	; 0x2b
 8008e60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e64:	f89a 3000 	ldrb.w	r3, [sl]
 8008e68:	2b2a      	cmp	r3, #42	; 0x2a
 8008e6a:	d015      	beq.n	8008e98 <_vfiprintf_r+0x13c>
 8008e6c:	9a07      	ldr	r2, [sp, #28]
 8008e6e:	4654      	mov	r4, sl
 8008e70:	2000      	movs	r0, #0
 8008e72:	f04f 0c0a 	mov.w	ip, #10
 8008e76:	4621      	mov	r1, r4
 8008e78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e7c:	3b30      	subs	r3, #48	; 0x30
 8008e7e:	2b09      	cmp	r3, #9
 8008e80:	d94e      	bls.n	8008f20 <_vfiprintf_r+0x1c4>
 8008e82:	b1b0      	cbz	r0, 8008eb2 <_vfiprintf_r+0x156>
 8008e84:	9207      	str	r2, [sp, #28]
 8008e86:	e014      	b.n	8008eb2 <_vfiprintf_r+0x156>
 8008e88:	eba0 0308 	sub.w	r3, r0, r8
 8008e8c:	fa09 f303 	lsl.w	r3, r9, r3
 8008e90:	4313      	orrs	r3, r2
 8008e92:	9304      	str	r3, [sp, #16]
 8008e94:	46a2      	mov	sl, r4
 8008e96:	e7d2      	b.n	8008e3e <_vfiprintf_r+0xe2>
 8008e98:	9b03      	ldr	r3, [sp, #12]
 8008e9a:	1d19      	adds	r1, r3, #4
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	9103      	str	r1, [sp, #12]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	bfbb      	ittet	lt
 8008ea4:	425b      	neglt	r3, r3
 8008ea6:	f042 0202 	orrlt.w	r2, r2, #2
 8008eaa:	9307      	strge	r3, [sp, #28]
 8008eac:	9307      	strlt	r3, [sp, #28]
 8008eae:	bfb8      	it	lt
 8008eb0:	9204      	strlt	r2, [sp, #16]
 8008eb2:	7823      	ldrb	r3, [r4, #0]
 8008eb4:	2b2e      	cmp	r3, #46	; 0x2e
 8008eb6:	d10c      	bne.n	8008ed2 <_vfiprintf_r+0x176>
 8008eb8:	7863      	ldrb	r3, [r4, #1]
 8008eba:	2b2a      	cmp	r3, #42	; 0x2a
 8008ebc:	d135      	bne.n	8008f2a <_vfiprintf_r+0x1ce>
 8008ebe:	9b03      	ldr	r3, [sp, #12]
 8008ec0:	1d1a      	adds	r2, r3, #4
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	9203      	str	r2, [sp, #12]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	bfb8      	it	lt
 8008eca:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ece:	3402      	adds	r4, #2
 8008ed0:	9305      	str	r3, [sp, #20]
 8008ed2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008fb8 <_vfiprintf_r+0x25c>
 8008ed6:	7821      	ldrb	r1, [r4, #0]
 8008ed8:	2203      	movs	r2, #3
 8008eda:	4650      	mov	r0, sl
 8008edc:	f7f7 f980 	bl	80001e0 <memchr>
 8008ee0:	b140      	cbz	r0, 8008ef4 <_vfiprintf_r+0x198>
 8008ee2:	2340      	movs	r3, #64	; 0x40
 8008ee4:	eba0 000a 	sub.w	r0, r0, sl
 8008ee8:	fa03 f000 	lsl.w	r0, r3, r0
 8008eec:	9b04      	ldr	r3, [sp, #16]
 8008eee:	4303      	orrs	r3, r0
 8008ef0:	3401      	adds	r4, #1
 8008ef2:	9304      	str	r3, [sp, #16]
 8008ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef8:	482c      	ldr	r0, [pc, #176]	; (8008fac <_vfiprintf_r+0x250>)
 8008efa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008efe:	2206      	movs	r2, #6
 8008f00:	f7f7 f96e 	bl	80001e0 <memchr>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	d03f      	beq.n	8008f88 <_vfiprintf_r+0x22c>
 8008f08:	4b29      	ldr	r3, [pc, #164]	; (8008fb0 <_vfiprintf_r+0x254>)
 8008f0a:	bb1b      	cbnz	r3, 8008f54 <_vfiprintf_r+0x1f8>
 8008f0c:	9b03      	ldr	r3, [sp, #12]
 8008f0e:	3307      	adds	r3, #7
 8008f10:	f023 0307 	bic.w	r3, r3, #7
 8008f14:	3308      	adds	r3, #8
 8008f16:	9303      	str	r3, [sp, #12]
 8008f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f1a:	443b      	add	r3, r7
 8008f1c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f1e:	e767      	b.n	8008df0 <_vfiprintf_r+0x94>
 8008f20:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f24:	460c      	mov	r4, r1
 8008f26:	2001      	movs	r0, #1
 8008f28:	e7a5      	b.n	8008e76 <_vfiprintf_r+0x11a>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	3401      	adds	r4, #1
 8008f2e:	9305      	str	r3, [sp, #20]
 8008f30:	4619      	mov	r1, r3
 8008f32:	f04f 0c0a 	mov.w	ip, #10
 8008f36:	4620      	mov	r0, r4
 8008f38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f3c:	3a30      	subs	r2, #48	; 0x30
 8008f3e:	2a09      	cmp	r2, #9
 8008f40:	d903      	bls.n	8008f4a <_vfiprintf_r+0x1ee>
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0c5      	beq.n	8008ed2 <_vfiprintf_r+0x176>
 8008f46:	9105      	str	r1, [sp, #20]
 8008f48:	e7c3      	b.n	8008ed2 <_vfiprintf_r+0x176>
 8008f4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f4e:	4604      	mov	r4, r0
 8008f50:	2301      	movs	r3, #1
 8008f52:	e7f0      	b.n	8008f36 <_vfiprintf_r+0x1da>
 8008f54:	ab03      	add	r3, sp, #12
 8008f56:	9300      	str	r3, [sp, #0]
 8008f58:	462a      	mov	r2, r5
 8008f5a:	4b16      	ldr	r3, [pc, #88]	; (8008fb4 <_vfiprintf_r+0x258>)
 8008f5c:	a904      	add	r1, sp, #16
 8008f5e:	4630      	mov	r0, r6
 8008f60:	f7fd fee8 	bl	8006d34 <_printf_float>
 8008f64:	4607      	mov	r7, r0
 8008f66:	1c78      	adds	r0, r7, #1
 8008f68:	d1d6      	bne.n	8008f18 <_vfiprintf_r+0x1bc>
 8008f6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f6c:	07d9      	lsls	r1, r3, #31
 8008f6e:	d405      	bmi.n	8008f7c <_vfiprintf_r+0x220>
 8008f70:	89ab      	ldrh	r3, [r5, #12]
 8008f72:	059a      	lsls	r2, r3, #22
 8008f74:	d402      	bmi.n	8008f7c <_vfiprintf_r+0x220>
 8008f76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f78:	f7ff fa34 	bl	80083e4 <__retarget_lock_release_recursive>
 8008f7c:	89ab      	ldrh	r3, [r5, #12]
 8008f7e:	065b      	lsls	r3, r3, #25
 8008f80:	f53f af12 	bmi.w	8008da8 <_vfiprintf_r+0x4c>
 8008f84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f86:	e711      	b.n	8008dac <_vfiprintf_r+0x50>
 8008f88:	ab03      	add	r3, sp, #12
 8008f8a:	9300      	str	r3, [sp, #0]
 8008f8c:	462a      	mov	r2, r5
 8008f8e:	4b09      	ldr	r3, [pc, #36]	; (8008fb4 <_vfiprintf_r+0x258>)
 8008f90:	a904      	add	r1, sp, #16
 8008f92:	4630      	mov	r0, r6
 8008f94:	f7fe f972 	bl	800727c <_printf_i>
 8008f98:	e7e4      	b.n	8008f64 <_vfiprintf_r+0x208>
 8008f9a:	bf00      	nop
 8008f9c:	08009f9c 	.word	0x08009f9c
 8008fa0:	08009fbc 	.word	0x08009fbc
 8008fa4:	08009f7c 	.word	0x08009f7c
 8008fa8:	0800a134 	.word	0x0800a134
 8008fac:	0800a13e 	.word	0x0800a13e
 8008fb0:	08006d35 	.word	0x08006d35
 8008fb4:	08008d37 	.word	0x08008d37
 8008fb8:	0800a13a 	.word	0x0800a13a

08008fbc <_sbrk_r>:
 8008fbc:	b538      	push	{r3, r4, r5, lr}
 8008fbe:	4d06      	ldr	r5, [pc, #24]	; (8008fd8 <_sbrk_r+0x1c>)
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	4608      	mov	r0, r1
 8008fc6:	602b      	str	r3, [r5, #0]
 8008fc8:	f7f8 faf0 	bl	80015ac <_sbrk>
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	d102      	bne.n	8008fd6 <_sbrk_r+0x1a>
 8008fd0:	682b      	ldr	r3, [r5, #0]
 8008fd2:	b103      	cbz	r3, 8008fd6 <_sbrk_r+0x1a>
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	bd38      	pop	{r3, r4, r5, pc}
 8008fd8:	2000085c 	.word	0x2000085c

08008fdc <__sread>:
 8008fdc:	b510      	push	{r4, lr}
 8008fde:	460c      	mov	r4, r1
 8008fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fe4:	f000 faa8 	bl	8009538 <_read_r>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	bfab      	itete	ge
 8008fec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008fee:	89a3      	ldrhlt	r3, [r4, #12]
 8008ff0:	181b      	addge	r3, r3, r0
 8008ff2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ff6:	bfac      	ite	ge
 8008ff8:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ffa:	81a3      	strhlt	r3, [r4, #12]
 8008ffc:	bd10      	pop	{r4, pc}

08008ffe <__swrite>:
 8008ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009002:	461f      	mov	r7, r3
 8009004:	898b      	ldrh	r3, [r1, #12]
 8009006:	05db      	lsls	r3, r3, #23
 8009008:	4605      	mov	r5, r0
 800900a:	460c      	mov	r4, r1
 800900c:	4616      	mov	r6, r2
 800900e:	d505      	bpl.n	800901c <__swrite+0x1e>
 8009010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009014:	2302      	movs	r3, #2
 8009016:	2200      	movs	r2, #0
 8009018:	f000 f9f8 	bl	800940c <_lseek_r>
 800901c:	89a3      	ldrh	r3, [r4, #12]
 800901e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009022:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009026:	81a3      	strh	r3, [r4, #12]
 8009028:	4632      	mov	r2, r6
 800902a:	463b      	mov	r3, r7
 800902c:	4628      	mov	r0, r5
 800902e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009032:	f000 b869 	b.w	8009108 <_write_r>

08009036 <__sseek>:
 8009036:	b510      	push	{r4, lr}
 8009038:	460c      	mov	r4, r1
 800903a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800903e:	f000 f9e5 	bl	800940c <_lseek_r>
 8009042:	1c43      	adds	r3, r0, #1
 8009044:	89a3      	ldrh	r3, [r4, #12]
 8009046:	bf15      	itete	ne
 8009048:	6560      	strne	r0, [r4, #84]	; 0x54
 800904a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800904e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009052:	81a3      	strheq	r3, [r4, #12]
 8009054:	bf18      	it	ne
 8009056:	81a3      	strhne	r3, [r4, #12]
 8009058:	bd10      	pop	{r4, pc}

0800905a <__sclose>:
 800905a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800905e:	f000 b8f1 	b.w	8009244 <_close_r>
	...

08009064 <__swbuf_r>:
 8009064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009066:	460e      	mov	r6, r1
 8009068:	4614      	mov	r4, r2
 800906a:	4605      	mov	r5, r0
 800906c:	b118      	cbz	r0, 8009076 <__swbuf_r+0x12>
 800906e:	6983      	ldr	r3, [r0, #24]
 8009070:	b90b      	cbnz	r3, 8009076 <__swbuf_r+0x12>
 8009072:	f7ff f913 	bl	800829c <__sinit>
 8009076:	4b21      	ldr	r3, [pc, #132]	; (80090fc <__swbuf_r+0x98>)
 8009078:	429c      	cmp	r4, r3
 800907a:	d12b      	bne.n	80090d4 <__swbuf_r+0x70>
 800907c:	686c      	ldr	r4, [r5, #4]
 800907e:	69a3      	ldr	r3, [r4, #24]
 8009080:	60a3      	str	r3, [r4, #8]
 8009082:	89a3      	ldrh	r3, [r4, #12]
 8009084:	071a      	lsls	r2, r3, #28
 8009086:	d52f      	bpl.n	80090e8 <__swbuf_r+0x84>
 8009088:	6923      	ldr	r3, [r4, #16]
 800908a:	b36b      	cbz	r3, 80090e8 <__swbuf_r+0x84>
 800908c:	6923      	ldr	r3, [r4, #16]
 800908e:	6820      	ldr	r0, [r4, #0]
 8009090:	1ac0      	subs	r0, r0, r3
 8009092:	6963      	ldr	r3, [r4, #20]
 8009094:	b2f6      	uxtb	r6, r6
 8009096:	4283      	cmp	r3, r0
 8009098:	4637      	mov	r7, r6
 800909a:	dc04      	bgt.n	80090a6 <__swbuf_r+0x42>
 800909c:	4621      	mov	r1, r4
 800909e:	4628      	mov	r0, r5
 80090a0:	f000 f966 	bl	8009370 <_fflush_r>
 80090a4:	bb30      	cbnz	r0, 80090f4 <__swbuf_r+0x90>
 80090a6:	68a3      	ldr	r3, [r4, #8]
 80090a8:	3b01      	subs	r3, #1
 80090aa:	60a3      	str	r3, [r4, #8]
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	1c5a      	adds	r2, r3, #1
 80090b0:	6022      	str	r2, [r4, #0]
 80090b2:	701e      	strb	r6, [r3, #0]
 80090b4:	6963      	ldr	r3, [r4, #20]
 80090b6:	3001      	adds	r0, #1
 80090b8:	4283      	cmp	r3, r0
 80090ba:	d004      	beq.n	80090c6 <__swbuf_r+0x62>
 80090bc:	89a3      	ldrh	r3, [r4, #12]
 80090be:	07db      	lsls	r3, r3, #31
 80090c0:	d506      	bpl.n	80090d0 <__swbuf_r+0x6c>
 80090c2:	2e0a      	cmp	r6, #10
 80090c4:	d104      	bne.n	80090d0 <__swbuf_r+0x6c>
 80090c6:	4621      	mov	r1, r4
 80090c8:	4628      	mov	r0, r5
 80090ca:	f000 f951 	bl	8009370 <_fflush_r>
 80090ce:	b988      	cbnz	r0, 80090f4 <__swbuf_r+0x90>
 80090d0:	4638      	mov	r0, r7
 80090d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d4:	4b0a      	ldr	r3, [pc, #40]	; (8009100 <__swbuf_r+0x9c>)
 80090d6:	429c      	cmp	r4, r3
 80090d8:	d101      	bne.n	80090de <__swbuf_r+0x7a>
 80090da:	68ac      	ldr	r4, [r5, #8]
 80090dc:	e7cf      	b.n	800907e <__swbuf_r+0x1a>
 80090de:	4b09      	ldr	r3, [pc, #36]	; (8009104 <__swbuf_r+0xa0>)
 80090e0:	429c      	cmp	r4, r3
 80090e2:	bf08      	it	eq
 80090e4:	68ec      	ldreq	r4, [r5, #12]
 80090e6:	e7ca      	b.n	800907e <__swbuf_r+0x1a>
 80090e8:	4621      	mov	r1, r4
 80090ea:	4628      	mov	r0, r5
 80090ec:	f000 f81e 	bl	800912c <__swsetup_r>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d0cb      	beq.n	800908c <__swbuf_r+0x28>
 80090f4:	f04f 37ff 	mov.w	r7, #4294967295
 80090f8:	e7ea      	b.n	80090d0 <__swbuf_r+0x6c>
 80090fa:	bf00      	nop
 80090fc:	08009f9c 	.word	0x08009f9c
 8009100:	08009fbc 	.word	0x08009fbc
 8009104:	08009f7c 	.word	0x08009f7c

08009108 <_write_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	4d07      	ldr	r5, [pc, #28]	; (8009128 <_write_r+0x20>)
 800910c:	4604      	mov	r4, r0
 800910e:	4608      	mov	r0, r1
 8009110:	4611      	mov	r1, r2
 8009112:	2200      	movs	r2, #0
 8009114:	602a      	str	r2, [r5, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	f7f8 f9f7 	bl	800150a <_write>
 800911c:	1c43      	adds	r3, r0, #1
 800911e:	d102      	bne.n	8009126 <_write_r+0x1e>
 8009120:	682b      	ldr	r3, [r5, #0]
 8009122:	b103      	cbz	r3, 8009126 <_write_r+0x1e>
 8009124:	6023      	str	r3, [r4, #0]
 8009126:	bd38      	pop	{r3, r4, r5, pc}
 8009128:	2000085c 	.word	0x2000085c

0800912c <__swsetup_r>:
 800912c:	4b32      	ldr	r3, [pc, #200]	; (80091f8 <__swsetup_r+0xcc>)
 800912e:	b570      	push	{r4, r5, r6, lr}
 8009130:	681d      	ldr	r5, [r3, #0]
 8009132:	4606      	mov	r6, r0
 8009134:	460c      	mov	r4, r1
 8009136:	b125      	cbz	r5, 8009142 <__swsetup_r+0x16>
 8009138:	69ab      	ldr	r3, [r5, #24]
 800913a:	b913      	cbnz	r3, 8009142 <__swsetup_r+0x16>
 800913c:	4628      	mov	r0, r5
 800913e:	f7ff f8ad 	bl	800829c <__sinit>
 8009142:	4b2e      	ldr	r3, [pc, #184]	; (80091fc <__swsetup_r+0xd0>)
 8009144:	429c      	cmp	r4, r3
 8009146:	d10f      	bne.n	8009168 <__swsetup_r+0x3c>
 8009148:	686c      	ldr	r4, [r5, #4]
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009150:	0719      	lsls	r1, r3, #28
 8009152:	d42c      	bmi.n	80091ae <__swsetup_r+0x82>
 8009154:	06dd      	lsls	r5, r3, #27
 8009156:	d411      	bmi.n	800917c <__swsetup_r+0x50>
 8009158:	2309      	movs	r3, #9
 800915a:	6033      	str	r3, [r6, #0]
 800915c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009160:	81a3      	strh	r3, [r4, #12]
 8009162:	f04f 30ff 	mov.w	r0, #4294967295
 8009166:	e03e      	b.n	80091e6 <__swsetup_r+0xba>
 8009168:	4b25      	ldr	r3, [pc, #148]	; (8009200 <__swsetup_r+0xd4>)
 800916a:	429c      	cmp	r4, r3
 800916c:	d101      	bne.n	8009172 <__swsetup_r+0x46>
 800916e:	68ac      	ldr	r4, [r5, #8]
 8009170:	e7eb      	b.n	800914a <__swsetup_r+0x1e>
 8009172:	4b24      	ldr	r3, [pc, #144]	; (8009204 <__swsetup_r+0xd8>)
 8009174:	429c      	cmp	r4, r3
 8009176:	bf08      	it	eq
 8009178:	68ec      	ldreq	r4, [r5, #12]
 800917a:	e7e6      	b.n	800914a <__swsetup_r+0x1e>
 800917c:	0758      	lsls	r0, r3, #29
 800917e:	d512      	bpl.n	80091a6 <__swsetup_r+0x7a>
 8009180:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009182:	b141      	cbz	r1, 8009196 <__swsetup_r+0x6a>
 8009184:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009188:	4299      	cmp	r1, r3
 800918a:	d002      	beq.n	8009192 <__swsetup_r+0x66>
 800918c:	4630      	mov	r0, r6
 800918e:	f7ff fcdb 	bl	8008b48 <_free_r>
 8009192:	2300      	movs	r3, #0
 8009194:	6363      	str	r3, [r4, #52]	; 0x34
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800919c:	81a3      	strh	r3, [r4, #12]
 800919e:	2300      	movs	r3, #0
 80091a0:	6063      	str	r3, [r4, #4]
 80091a2:	6923      	ldr	r3, [r4, #16]
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	89a3      	ldrh	r3, [r4, #12]
 80091a8:	f043 0308 	orr.w	r3, r3, #8
 80091ac:	81a3      	strh	r3, [r4, #12]
 80091ae:	6923      	ldr	r3, [r4, #16]
 80091b0:	b94b      	cbnz	r3, 80091c6 <__swsetup_r+0x9a>
 80091b2:	89a3      	ldrh	r3, [r4, #12]
 80091b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091bc:	d003      	beq.n	80091c6 <__swsetup_r+0x9a>
 80091be:	4621      	mov	r1, r4
 80091c0:	4630      	mov	r0, r6
 80091c2:	f000 f95b 	bl	800947c <__smakebuf_r>
 80091c6:	89a0      	ldrh	r0, [r4, #12]
 80091c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091cc:	f010 0301 	ands.w	r3, r0, #1
 80091d0:	d00a      	beq.n	80091e8 <__swsetup_r+0xbc>
 80091d2:	2300      	movs	r3, #0
 80091d4:	60a3      	str	r3, [r4, #8]
 80091d6:	6963      	ldr	r3, [r4, #20]
 80091d8:	425b      	negs	r3, r3
 80091da:	61a3      	str	r3, [r4, #24]
 80091dc:	6923      	ldr	r3, [r4, #16]
 80091de:	b943      	cbnz	r3, 80091f2 <__swsetup_r+0xc6>
 80091e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091e4:	d1ba      	bne.n	800915c <__swsetup_r+0x30>
 80091e6:	bd70      	pop	{r4, r5, r6, pc}
 80091e8:	0781      	lsls	r1, r0, #30
 80091ea:	bf58      	it	pl
 80091ec:	6963      	ldrpl	r3, [r4, #20]
 80091ee:	60a3      	str	r3, [r4, #8]
 80091f0:	e7f4      	b.n	80091dc <__swsetup_r+0xb0>
 80091f2:	2000      	movs	r0, #0
 80091f4:	e7f7      	b.n	80091e6 <__swsetup_r+0xba>
 80091f6:	bf00      	nop
 80091f8:	2000040c 	.word	0x2000040c
 80091fc:	08009f9c 	.word	0x08009f9c
 8009200:	08009fbc 	.word	0x08009fbc
 8009204:	08009f7c 	.word	0x08009f7c

08009208 <__assert_func>:
 8009208:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800920a:	4614      	mov	r4, r2
 800920c:	461a      	mov	r2, r3
 800920e:	4b09      	ldr	r3, [pc, #36]	; (8009234 <__assert_func+0x2c>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4605      	mov	r5, r0
 8009214:	68d8      	ldr	r0, [r3, #12]
 8009216:	b14c      	cbz	r4, 800922c <__assert_func+0x24>
 8009218:	4b07      	ldr	r3, [pc, #28]	; (8009238 <__assert_func+0x30>)
 800921a:	9100      	str	r1, [sp, #0]
 800921c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009220:	4906      	ldr	r1, [pc, #24]	; (800923c <__assert_func+0x34>)
 8009222:	462b      	mov	r3, r5
 8009224:	f000 f8e0 	bl	80093e8 <fiprintf>
 8009228:	f000 f9a5 	bl	8009576 <abort>
 800922c:	4b04      	ldr	r3, [pc, #16]	; (8009240 <__assert_func+0x38>)
 800922e:	461c      	mov	r4, r3
 8009230:	e7f3      	b.n	800921a <__assert_func+0x12>
 8009232:	bf00      	nop
 8009234:	2000040c 	.word	0x2000040c
 8009238:	0800a145 	.word	0x0800a145
 800923c:	0800a152 	.word	0x0800a152
 8009240:	0800a180 	.word	0x0800a180

08009244 <_close_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4d06      	ldr	r5, [pc, #24]	; (8009260 <_close_r+0x1c>)
 8009248:	2300      	movs	r3, #0
 800924a:	4604      	mov	r4, r0
 800924c:	4608      	mov	r0, r1
 800924e:	602b      	str	r3, [r5, #0]
 8009250:	f7f8 f977 	bl	8001542 <_close>
 8009254:	1c43      	adds	r3, r0, #1
 8009256:	d102      	bne.n	800925e <_close_r+0x1a>
 8009258:	682b      	ldr	r3, [r5, #0]
 800925a:	b103      	cbz	r3, 800925e <_close_r+0x1a>
 800925c:	6023      	str	r3, [r4, #0]
 800925e:	bd38      	pop	{r3, r4, r5, pc}
 8009260:	2000085c 	.word	0x2000085c

08009264 <__sflush_r>:
 8009264:	898a      	ldrh	r2, [r1, #12]
 8009266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926a:	4605      	mov	r5, r0
 800926c:	0710      	lsls	r0, r2, #28
 800926e:	460c      	mov	r4, r1
 8009270:	d458      	bmi.n	8009324 <__sflush_r+0xc0>
 8009272:	684b      	ldr	r3, [r1, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	dc05      	bgt.n	8009284 <__sflush_r+0x20>
 8009278:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800927a:	2b00      	cmp	r3, #0
 800927c:	dc02      	bgt.n	8009284 <__sflush_r+0x20>
 800927e:	2000      	movs	r0, #0
 8009280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009284:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009286:	2e00      	cmp	r6, #0
 8009288:	d0f9      	beq.n	800927e <__sflush_r+0x1a>
 800928a:	2300      	movs	r3, #0
 800928c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009290:	682f      	ldr	r7, [r5, #0]
 8009292:	602b      	str	r3, [r5, #0]
 8009294:	d032      	beq.n	80092fc <__sflush_r+0x98>
 8009296:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009298:	89a3      	ldrh	r3, [r4, #12]
 800929a:	075a      	lsls	r2, r3, #29
 800929c:	d505      	bpl.n	80092aa <__sflush_r+0x46>
 800929e:	6863      	ldr	r3, [r4, #4]
 80092a0:	1ac0      	subs	r0, r0, r3
 80092a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092a4:	b10b      	cbz	r3, 80092aa <__sflush_r+0x46>
 80092a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092a8:	1ac0      	subs	r0, r0, r3
 80092aa:	2300      	movs	r3, #0
 80092ac:	4602      	mov	r2, r0
 80092ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092b0:	6a21      	ldr	r1, [r4, #32]
 80092b2:	4628      	mov	r0, r5
 80092b4:	47b0      	blx	r6
 80092b6:	1c43      	adds	r3, r0, #1
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	d106      	bne.n	80092ca <__sflush_r+0x66>
 80092bc:	6829      	ldr	r1, [r5, #0]
 80092be:	291d      	cmp	r1, #29
 80092c0:	d82c      	bhi.n	800931c <__sflush_r+0xb8>
 80092c2:	4a2a      	ldr	r2, [pc, #168]	; (800936c <__sflush_r+0x108>)
 80092c4:	40ca      	lsrs	r2, r1
 80092c6:	07d6      	lsls	r6, r2, #31
 80092c8:	d528      	bpl.n	800931c <__sflush_r+0xb8>
 80092ca:	2200      	movs	r2, #0
 80092cc:	6062      	str	r2, [r4, #4]
 80092ce:	04d9      	lsls	r1, r3, #19
 80092d0:	6922      	ldr	r2, [r4, #16]
 80092d2:	6022      	str	r2, [r4, #0]
 80092d4:	d504      	bpl.n	80092e0 <__sflush_r+0x7c>
 80092d6:	1c42      	adds	r2, r0, #1
 80092d8:	d101      	bne.n	80092de <__sflush_r+0x7a>
 80092da:	682b      	ldr	r3, [r5, #0]
 80092dc:	b903      	cbnz	r3, 80092e0 <__sflush_r+0x7c>
 80092de:	6560      	str	r0, [r4, #84]	; 0x54
 80092e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092e2:	602f      	str	r7, [r5, #0]
 80092e4:	2900      	cmp	r1, #0
 80092e6:	d0ca      	beq.n	800927e <__sflush_r+0x1a>
 80092e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092ec:	4299      	cmp	r1, r3
 80092ee:	d002      	beq.n	80092f6 <__sflush_r+0x92>
 80092f0:	4628      	mov	r0, r5
 80092f2:	f7ff fc29 	bl	8008b48 <_free_r>
 80092f6:	2000      	movs	r0, #0
 80092f8:	6360      	str	r0, [r4, #52]	; 0x34
 80092fa:	e7c1      	b.n	8009280 <__sflush_r+0x1c>
 80092fc:	6a21      	ldr	r1, [r4, #32]
 80092fe:	2301      	movs	r3, #1
 8009300:	4628      	mov	r0, r5
 8009302:	47b0      	blx	r6
 8009304:	1c41      	adds	r1, r0, #1
 8009306:	d1c7      	bne.n	8009298 <__sflush_r+0x34>
 8009308:	682b      	ldr	r3, [r5, #0]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d0c4      	beq.n	8009298 <__sflush_r+0x34>
 800930e:	2b1d      	cmp	r3, #29
 8009310:	d001      	beq.n	8009316 <__sflush_r+0xb2>
 8009312:	2b16      	cmp	r3, #22
 8009314:	d101      	bne.n	800931a <__sflush_r+0xb6>
 8009316:	602f      	str	r7, [r5, #0]
 8009318:	e7b1      	b.n	800927e <__sflush_r+0x1a>
 800931a:	89a3      	ldrh	r3, [r4, #12]
 800931c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009320:	81a3      	strh	r3, [r4, #12]
 8009322:	e7ad      	b.n	8009280 <__sflush_r+0x1c>
 8009324:	690f      	ldr	r7, [r1, #16]
 8009326:	2f00      	cmp	r7, #0
 8009328:	d0a9      	beq.n	800927e <__sflush_r+0x1a>
 800932a:	0793      	lsls	r3, r2, #30
 800932c:	680e      	ldr	r6, [r1, #0]
 800932e:	bf08      	it	eq
 8009330:	694b      	ldreq	r3, [r1, #20]
 8009332:	600f      	str	r7, [r1, #0]
 8009334:	bf18      	it	ne
 8009336:	2300      	movne	r3, #0
 8009338:	eba6 0807 	sub.w	r8, r6, r7
 800933c:	608b      	str	r3, [r1, #8]
 800933e:	f1b8 0f00 	cmp.w	r8, #0
 8009342:	dd9c      	ble.n	800927e <__sflush_r+0x1a>
 8009344:	6a21      	ldr	r1, [r4, #32]
 8009346:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009348:	4643      	mov	r3, r8
 800934a:	463a      	mov	r2, r7
 800934c:	4628      	mov	r0, r5
 800934e:	47b0      	blx	r6
 8009350:	2800      	cmp	r0, #0
 8009352:	dc06      	bgt.n	8009362 <__sflush_r+0xfe>
 8009354:	89a3      	ldrh	r3, [r4, #12]
 8009356:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800935a:	81a3      	strh	r3, [r4, #12]
 800935c:	f04f 30ff 	mov.w	r0, #4294967295
 8009360:	e78e      	b.n	8009280 <__sflush_r+0x1c>
 8009362:	4407      	add	r7, r0
 8009364:	eba8 0800 	sub.w	r8, r8, r0
 8009368:	e7e9      	b.n	800933e <__sflush_r+0xda>
 800936a:	bf00      	nop
 800936c:	20400001 	.word	0x20400001

08009370 <_fflush_r>:
 8009370:	b538      	push	{r3, r4, r5, lr}
 8009372:	690b      	ldr	r3, [r1, #16]
 8009374:	4605      	mov	r5, r0
 8009376:	460c      	mov	r4, r1
 8009378:	b913      	cbnz	r3, 8009380 <_fflush_r+0x10>
 800937a:	2500      	movs	r5, #0
 800937c:	4628      	mov	r0, r5
 800937e:	bd38      	pop	{r3, r4, r5, pc}
 8009380:	b118      	cbz	r0, 800938a <_fflush_r+0x1a>
 8009382:	6983      	ldr	r3, [r0, #24]
 8009384:	b90b      	cbnz	r3, 800938a <_fflush_r+0x1a>
 8009386:	f7fe ff89 	bl	800829c <__sinit>
 800938a:	4b14      	ldr	r3, [pc, #80]	; (80093dc <_fflush_r+0x6c>)
 800938c:	429c      	cmp	r4, r3
 800938e:	d11b      	bne.n	80093c8 <_fflush_r+0x58>
 8009390:	686c      	ldr	r4, [r5, #4]
 8009392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d0ef      	beq.n	800937a <_fflush_r+0xa>
 800939a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800939c:	07d0      	lsls	r0, r2, #31
 800939e:	d404      	bmi.n	80093aa <_fflush_r+0x3a>
 80093a0:	0599      	lsls	r1, r3, #22
 80093a2:	d402      	bmi.n	80093aa <_fflush_r+0x3a>
 80093a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093a6:	f7ff f81c 	bl	80083e2 <__retarget_lock_acquire_recursive>
 80093aa:	4628      	mov	r0, r5
 80093ac:	4621      	mov	r1, r4
 80093ae:	f7ff ff59 	bl	8009264 <__sflush_r>
 80093b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093b4:	07da      	lsls	r2, r3, #31
 80093b6:	4605      	mov	r5, r0
 80093b8:	d4e0      	bmi.n	800937c <_fflush_r+0xc>
 80093ba:	89a3      	ldrh	r3, [r4, #12]
 80093bc:	059b      	lsls	r3, r3, #22
 80093be:	d4dd      	bmi.n	800937c <_fflush_r+0xc>
 80093c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093c2:	f7ff f80f 	bl	80083e4 <__retarget_lock_release_recursive>
 80093c6:	e7d9      	b.n	800937c <_fflush_r+0xc>
 80093c8:	4b05      	ldr	r3, [pc, #20]	; (80093e0 <_fflush_r+0x70>)
 80093ca:	429c      	cmp	r4, r3
 80093cc:	d101      	bne.n	80093d2 <_fflush_r+0x62>
 80093ce:	68ac      	ldr	r4, [r5, #8]
 80093d0:	e7df      	b.n	8009392 <_fflush_r+0x22>
 80093d2:	4b04      	ldr	r3, [pc, #16]	; (80093e4 <_fflush_r+0x74>)
 80093d4:	429c      	cmp	r4, r3
 80093d6:	bf08      	it	eq
 80093d8:	68ec      	ldreq	r4, [r5, #12]
 80093da:	e7da      	b.n	8009392 <_fflush_r+0x22>
 80093dc:	08009f9c 	.word	0x08009f9c
 80093e0:	08009fbc 	.word	0x08009fbc
 80093e4:	08009f7c 	.word	0x08009f7c

080093e8 <fiprintf>:
 80093e8:	b40e      	push	{r1, r2, r3}
 80093ea:	b503      	push	{r0, r1, lr}
 80093ec:	4601      	mov	r1, r0
 80093ee:	ab03      	add	r3, sp, #12
 80093f0:	4805      	ldr	r0, [pc, #20]	; (8009408 <fiprintf+0x20>)
 80093f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f6:	6800      	ldr	r0, [r0, #0]
 80093f8:	9301      	str	r3, [sp, #4]
 80093fa:	f7ff fcaf 	bl	8008d5c <_vfiprintf_r>
 80093fe:	b002      	add	sp, #8
 8009400:	f85d eb04 	ldr.w	lr, [sp], #4
 8009404:	b003      	add	sp, #12
 8009406:	4770      	bx	lr
 8009408:	2000040c 	.word	0x2000040c

0800940c <_lseek_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d07      	ldr	r5, [pc, #28]	; (800942c <_lseek_r+0x20>)
 8009410:	4604      	mov	r4, r0
 8009412:	4608      	mov	r0, r1
 8009414:	4611      	mov	r1, r2
 8009416:	2200      	movs	r2, #0
 8009418:	602a      	str	r2, [r5, #0]
 800941a:	461a      	mov	r2, r3
 800941c:	f7f8 f8b8 	bl	8001590 <_lseek>
 8009420:	1c43      	adds	r3, r0, #1
 8009422:	d102      	bne.n	800942a <_lseek_r+0x1e>
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	b103      	cbz	r3, 800942a <_lseek_r+0x1e>
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	bd38      	pop	{r3, r4, r5, pc}
 800942c:	2000085c 	.word	0x2000085c

08009430 <__swhatbuf_r>:
 8009430:	b570      	push	{r4, r5, r6, lr}
 8009432:	460e      	mov	r6, r1
 8009434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009438:	2900      	cmp	r1, #0
 800943a:	b096      	sub	sp, #88	; 0x58
 800943c:	4614      	mov	r4, r2
 800943e:	461d      	mov	r5, r3
 8009440:	da08      	bge.n	8009454 <__swhatbuf_r+0x24>
 8009442:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	602a      	str	r2, [r5, #0]
 800944a:	061a      	lsls	r2, r3, #24
 800944c:	d410      	bmi.n	8009470 <__swhatbuf_r+0x40>
 800944e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009452:	e00e      	b.n	8009472 <__swhatbuf_r+0x42>
 8009454:	466a      	mov	r2, sp
 8009456:	f000 f895 	bl	8009584 <_fstat_r>
 800945a:	2800      	cmp	r0, #0
 800945c:	dbf1      	blt.n	8009442 <__swhatbuf_r+0x12>
 800945e:	9a01      	ldr	r2, [sp, #4]
 8009460:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009464:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009468:	425a      	negs	r2, r3
 800946a:	415a      	adcs	r2, r3
 800946c:	602a      	str	r2, [r5, #0]
 800946e:	e7ee      	b.n	800944e <__swhatbuf_r+0x1e>
 8009470:	2340      	movs	r3, #64	; 0x40
 8009472:	2000      	movs	r0, #0
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	b016      	add	sp, #88	; 0x58
 8009478:	bd70      	pop	{r4, r5, r6, pc}
	...

0800947c <__smakebuf_r>:
 800947c:	898b      	ldrh	r3, [r1, #12]
 800947e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009480:	079d      	lsls	r5, r3, #30
 8009482:	4606      	mov	r6, r0
 8009484:	460c      	mov	r4, r1
 8009486:	d507      	bpl.n	8009498 <__smakebuf_r+0x1c>
 8009488:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800948c:	6023      	str	r3, [r4, #0]
 800948e:	6123      	str	r3, [r4, #16]
 8009490:	2301      	movs	r3, #1
 8009492:	6163      	str	r3, [r4, #20]
 8009494:	b002      	add	sp, #8
 8009496:	bd70      	pop	{r4, r5, r6, pc}
 8009498:	ab01      	add	r3, sp, #4
 800949a:	466a      	mov	r2, sp
 800949c:	f7ff ffc8 	bl	8009430 <__swhatbuf_r>
 80094a0:	9900      	ldr	r1, [sp, #0]
 80094a2:	4605      	mov	r5, r0
 80094a4:	4630      	mov	r0, r6
 80094a6:	f7ff fbbb 	bl	8008c20 <_malloc_r>
 80094aa:	b948      	cbnz	r0, 80094c0 <__smakebuf_r+0x44>
 80094ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094b0:	059a      	lsls	r2, r3, #22
 80094b2:	d4ef      	bmi.n	8009494 <__smakebuf_r+0x18>
 80094b4:	f023 0303 	bic.w	r3, r3, #3
 80094b8:	f043 0302 	orr.w	r3, r3, #2
 80094bc:	81a3      	strh	r3, [r4, #12]
 80094be:	e7e3      	b.n	8009488 <__smakebuf_r+0xc>
 80094c0:	4b0d      	ldr	r3, [pc, #52]	; (80094f8 <__smakebuf_r+0x7c>)
 80094c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	6020      	str	r0, [r4, #0]
 80094c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094cc:	81a3      	strh	r3, [r4, #12]
 80094ce:	9b00      	ldr	r3, [sp, #0]
 80094d0:	6163      	str	r3, [r4, #20]
 80094d2:	9b01      	ldr	r3, [sp, #4]
 80094d4:	6120      	str	r0, [r4, #16]
 80094d6:	b15b      	cbz	r3, 80094f0 <__smakebuf_r+0x74>
 80094d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094dc:	4630      	mov	r0, r6
 80094de:	f000 f863 	bl	80095a8 <_isatty_r>
 80094e2:	b128      	cbz	r0, 80094f0 <__smakebuf_r+0x74>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	f023 0303 	bic.w	r3, r3, #3
 80094ea:	f043 0301 	orr.w	r3, r3, #1
 80094ee:	81a3      	strh	r3, [r4, #12]
 80094f0:	89a0      	ldrh	r0, [r4, #12]
 80094f2:	4305      	orrs	r5, r0
 80094f4:	81a5      	strh	r5, [r4, #12]
 80094f6:	e7cd      	b.n	8009494 <__smakebuf_r+0x18>
 80094f8:	08008235 	.word	0x08008235

080094fc <__ascii_mbtowc>:
 80094fc:	b082      	sub	sp, #8
 80094fe:	b901      	cbnz	r1, 8009502 <__ascii_mbtowc+0x6>
 8009500:	a901      	add	r1, sp, #4
 8009502:	b142      	cbz	r2, 8009516 <__ascii_mbtowc+0x1a>
 8009504:	b14b      	cbz	r3, 800951a <__ascii_mbtowc+0x1e>
 8009506:	7813      	ldrb	r3, [r2, #0]
 8009508:	600b      	str	r3, [r1, #0]
 800950a:	7812      	ldrb	r2, [r2, #0]
 800950c:	1e10      	subs	r0, r2, #0
 800950e:	bf18      	it	ne
 8009510:	2001      	movne	r0, #1
 8009512:	b002      	add	sp, #8
 8009514:	4770      	bx	lr
 8009516:	4610      	mov	r0, r2
 8009518:	e7fb      	b.n	8009512 <__ascii_mbtowc+0x16>
 800951a:	f06f 0001 	mvn.w	r0, #1
 800951e:	e7f8      	b.n	8009512 <__ascii_mbtowc+0x16>

08009520 <__malloc_lock>:
 8009520:	4801      	ldr	r0, [pc, #4]	; (8009528 <__malloc_lock+0x8>)
 8009522:	f7fe bf5e 	b.w	80083e2 <__retarget_lock_acquire_recursive>
 8009526:	bf00      	nop
 8009528:	20000850 	.word	0x20000850

0800952c <__malloc_unlock>:
 800952c:	4801      	ldr	r0, [pc, #4]	; (8009534 <__malloc_unlock+0x8>)
 800952e:	f7fe bf59 	b.w	80083e4 <__retarget_lock_release_recursive>
 8009532:	bf00      	nop
 8009534:	20000850 	.word	0x20000850

08009538 <_read_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	4d07      	ldr	r5, [pc, #28]	; (8009558 <_read_r+0x20>)
 800953c:	4604      	mov	r4, r0
 800953e:	4608      	mov	r0, r1
 8009540:	4611      	mov	r1, r2
 8009542:	2200      	movs	r2, #0
 8009544:	602a      	str	r2, [r5, #0]
 8009546:	461a      	mov	r2, r3
 8009548:	f7f7 ffc2 	bl	80014d0 <_read>
 800954c:	1c43      	adds	r3, r0, #1
 800954e:	d102      	bne.n	8009556 <_read_r+0x1e>
 8009550:	682b      	ldr	r3, [r5, #0]
 8009552:	b103      	cbz	r3, 8009556 <_read_r+0x1e>
 8009554:	6023      	str	r3, [r4, #0]
 8009556:	bd38      	pop	{r3, r4, r5, pc}
 8009558:	2000085c 	.word	0x2000085c

0800955c <__ascii_wctomb>:
 800955c:	b149      	cbz	r1, 8009572 <__ascii_wctomb+0x16>
 800955e:	2aff      	cmp	r2, #255	; 0xff
 8009560:	bf85      	ittet	hi
 8009562:	238a      	movhi	r3, #138	; 0x8a
 8009564:	6003      	strhi	r3, [r0, #0]
 8009566:	700a      	strbls	r2, [r1, #0]
 8009568:	f04f 30ff 	movhi.w	r0, #4294967295
 800956c:	bf98      	it	ls
 800956e:	2001      	movls	r0, #1
 8009570:	4770      	bx	lr
 8009572:	4608      	mov	r0, r1
 8009574:	4770      	bx	lr

08009576 <abort>:
 8009576:	b508      	push	{r3, lr}
 8009578:	2006      	movs	r0, #6
 800957a:	f000 f84d 	bl	8009618 <raise>
 800957e:	2001      	movs	r0, #1
 8009580:	f7f7 ff9c 	bl	80014bc <_exit>

08009584 <_fstat_r>:
 8009584:	b538      	push	{r3, r4, r5, lr}
 8009586:	4d07      	ldr	r5, [pc, #28]	; (80095a4 <_fstat_r+0x20>)
 8009588:	2300      	movs	r3, #0
 800958a:	4604      	mov	r4, r0
 800958c:	4608      	mov	r0, r1
 800958e:	4611      	mov	r1, r2
 8009590:	602b      	str	r3, [r5, #0]
 8009592:	f7f7 ffe2 	bl	800155a <_fstat>
 8009596:	1c43      	adds	r3, r0, #1
 8009598:	d102      	bne.n	80095a0 <_fstat_r+0x1c>
 800959a:	682b      	ldr	r3, [r5, #0]
 800959c:	b103      	cbz	r3, 80095a0 <_fstat_r+0x1c>
 800959e:	6023      	str	r3, [r4, #0]
 80095a0:	bd38      	pop	{r3, r4, r5, pc}
 80095a2:	bf00      	nop
 80095a4:	2000085c 	.word	0x2000085c

080095a8 <_isatty_r>:
 80095a8:	b538      	push	{r3, r4, r5, lr}
 80095aa:	4d06      	ldr	r5, [pc, #24]	; (80095c4 <_isatty_r+0x1c>)
 80095ac:	2300      	movs	r3, #0
 80095ae:	4604      	mov	r4, r0
 80095b0:	4608      	mov	r0, r1
 80095b2:	602b      	str	r3, [r5, #0]
 80095b4:	f7f7 ffe1 	bl	800157a <_isatty>
 80095b8:	1c43      	adds	r3, r0, #1
 80095ba:	d102      	bne.n	80095c2 <_isatty_r+0x1a>
 80095bc:	682b      	ldr	r3, [r5, #0]
 80095be:	b103      	cbz	r3, 80095c2 <_isatty_r+0x1a>
 80095c0:	6023      	str	r3, [r4, #0]
 80095c2:	bd38      	pop	{r3, r4, r5, pc}
 80095c4:	2000085c 	.word	0x2000085c

080095c8 <_raise_r>:
 80095c8:	291f      	cmp	r1, #31
 80095ca:	b538      	push	{r3, r4, r5, lr}
 80095cc:	4604      	mov	r4, r0
 80095ce:	460d      	mov	r5, r1
 80095d0:	d904      	bls.n	80095dc <_raise_r+0x14>
 80095d2:	2316      	movs	r3, #22
 80095d4:	6003      	str	r3, [r0, #0]
 80095d6:	f04f 30ff 	mov.w	r0, #4294967295
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095de:	b112      	cbz	r2, 80095e6 <_raise_r+0x1e>
 80095e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095e4:	b94b      	cbnz	r3, 80095fa <_raise_r+0x32>
 80095e6:	4620      	mov	r0, r4
 80095e8:	f000 f830 	bl	800964c <_getpid_r>
 80095ec:	462a      	mov	r2, r5
 80095ee:	4601      	mov	r1, r0
 80095f0:	4620      	mov	r0, r4
 80095f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095f6:	f000 b817 	b.w	8009628 <_kill_r>
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d00a      	beq.n	8009614 <_raise_r+0x4c>
 80095fe:	1c59      	adds	r1, r3, #1
 8009600:	d103      	bne.n	800960a <_raise_r+0x42>
 8009602:	2316      	movs	r3, #22
 8009604:	6003      	str	r3, [r0, #0]
 8009606:	2001      	movs	r0, #1
 8009608:	e7e7      	b.n	80095da <_raise_r+0x12>
 800960a:	2400      	movs	r4, #0
 800960c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009610:	4628      	mov	r0, r5
 8009612:	4798      	blx	r3
 8009614:	2000      	movs	r0, #0
 8009616:	e7e0      	b.n	80095da <_raise_r+0x12>

08009618 <raise>:
 8009618:	4b02      	ldr	r3, [pc, #8]	; (8009624 <raise+0xc>)
 800961a:	4601      	mov	r1, r0
 800961c:	6818      	ldr	r0, [r3, #0]
 800961e:	f7ff bfd3 	b.w	80095c8 <_raise_r>
 8009622:	bf00      	nop
 8009624:	2000040c 	.word	0x2000040c

08009628 <_kill_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	4d07      	ldr	r5, [pc, #28]	; (8009648 <_kill_r+0x20>)
 800962c:	2300      	movs	r3, #0
 800962e:	4604      	mov	r4, r0
 8009630:	4608      	mov	r0, r1
 8009632:	4611      	mov	r1, r2
 8009634:	602b      	str	r3, [r5, #0]
 8009636:	f7f7 ff31 	bl	800149c <_kill>
 800963a:	1c43      	adds	r3, r0, #1
 800963c:	d102      	bne.n	8009644 <_kill_r+0x1c>
 800963e:	682b      	ldr	r3, [r5, #0]
 8009640:	b103      	cbz	r3, 8009644 <_kill_r+0x1c>
 8009642:	6023      	str	r3, [r4, #0]
 8009644:	bd38      	pop	{r3, r4, r5, pc}
 8009646:	bf00      	nop
 8009648:	2000085c 	.word	0x2000085c

0800964c <_getpid_r>:
 800964c:	f7f7 bf1e 	b.w	800148c <_getpid>

08009650 <roundf>:
 8009650:	ee10 0a10 	vmov	r0, s0
 8009654:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009658:	3a7f      	subs	r2, #127	; 0x7f
 800965a:	2a16      	cmp	r2, #22
 800965c:	dc15      	bgt.n	800968a <roundf+0x3a>
 800965e:	2a00      	cmp	r2, #0
 8009660:	da08      	bge.n	8009674 <roundf+0x24>
 8009662:	3201      	adds	r2, #1
 8009664:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009668:	d101      	bne.n	800966e <roundf+0x1e>
 800966a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800966e:	ee00 3a10 	vmov	s0, r3
 8009672:	4770      	bx	lr
 8009674:	4907      	ldr	r1, [pc, #28]	; (8009694 <roundf+0x44>)
 8009676:	4111      	asrs	r1, r2
 8009678:	4208      	tst	r0, r1
 800967a:	d0fa      	beq.n	8009672 <roundf+0x22>
 800967c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009680:	4113      	asrs	r3, r2
 8009682:	4403      	add	r3, r0
 8009684:	ea23 0301 	bic.w	r3, r3, r1
 8009688:	e7f1      	b.n	800966e <roundf+0x1e>
 800968a:	2a80      	cmp	r2, #128	; 0x80
 800968c:	d1f1      	bne.n	8009672 <roundf+0x22>
 800968e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009692:	4770      	bx	lr
 8009694:	007fffff 	.word	0x007fffff

08009698 <powf>:
 8009698:	b508      	push	{r3, lr}
 800969a:	ed2d 8b04 	vpush	{d8-d9}
 800969e:	eeb0 8a60 	vmov.f32	s16, s1
 80096a2:	eeb0 9a40 	vmov.f32	s18, s0
 80096a6:	f000 f84f 	bl	8009748 <__ieee754_powf>
 80096aa:	eeb4 8a48 	vcmp.f32	s16, s16
 80096ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096b2:	eef0 8a40 	vmov.f32	s17, s0
 80096b6:	d63e      	bvs.n	8009736 <powf+0x9e>
 80096b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80096bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096c0:	d112      	bne.n	80096e8 <powf+0x50>
 80096c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80096c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ca:	d039      	beq.n	8009740 <powf+0xa8>
 80096cc:	eeb0 0a48 	vmov.f32	s0, s16
 80096d0:	f000 fb35 	bl	8009d3e <finitef>
 80096d4:	b378      	cbz	r0, 8009736 <powf+0x9e>
 80096d6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80096da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096de:	d52a      	bpl.n	8009736 <powf+0x9e>
 80096e0:	f7fd fa56 	bl	8006b90 <__errno>
 80096e4:	2322      	movs	r3, #34	; 0x22
 80096e6:	e014      	b.n	8009712 <powf+0x7a>
 80096e8:	f000 fb29 	bl	8009d3e <finitef>
 80096ec:	b998      	cbnz	r0, 8009716 <powf+0x7e>
 80096ee:	eeb0 0a49 	vmov.f32	s0, s18
 80096f2:	f000 fb24 	bl	8009d3e <finitef>
 80096f6:	b170      	cbz	r0, 8009716 <powf+0x7e>
 80096f8:	eeb0 0a48 	vmov.f32	s0, s16
 80096fc:	f000 fb1f 	bl	8009d3e <finitef>
 8009700:	b148      	cbz	r0, 8009716 <powf+0x7e>
 8009702:	eef4 8a68 	vcmp.f32	s17, s17
 8009706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800970a:	d7e9      	bvc.n	80096e0 <powf+0x48>
 800970c:	f7fd fa40 	bl	8006b90 <__errno>
 8009710:	2321      	movs	r3, #33	; 0x21
 8009712:	6003      	str	r3, [r0, #0]
 8009714:	e00f      	b.n	8009736 <powf+0x9e>
 8009716:	eef5 8a40 	vcmp.f32	s17, #0.0
 800971a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800971e:	d10a      	bne.n	8009736 <powf+0x9e>
 8009720:	eeb0 0a49 	vmov.f32	s0, s18
 8009724:	f000 fb0b 	bl	8009d3e <finitef>
 8009728:	b128      	cbz	r0, 8009736 <powf+0x9e>
 800972a:	eeb0 0a48 	vmov.f32	s0, s16
 800972e:	f000 fb06 	bl	8009d3e <finitef>
 8009732:	2800      	cmp	r0, #0
 8009734:	d1d4      	bne.n	80096e0 <powf+0x48>
 8009736:	eeb0 0a68 	vmov.f32	s0, s17
 800973a:	ecbd 8b04 	vpop	{d8-d9}
 800973e:	bd08      	pop	{r3, pc}
 8009740:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8009744:	e7f7      	b.n	8009736 <powf+0x9e>
	...

08009748 <__ieee754_powf>:
 8009748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800974c:	ee10 4a90 	vmov	r4, s1
 8009750:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8009754:	ed2d 8b02 	vpush	{d8}
 8009758:	ee10 6a10 	vmov	r6, s0
 800975c:	eeb0 8a40 	vmov.f32	s16, s0
 8009760:	eef0 8a60 	vmov.f32	s17, s1
 8009764:	d10c      	bne.n	8009780 <__ieee754_powf+0x38>
 8009766:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800976a:	0076      	lsls	r6, r6, #1
 800976c:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8009770:	f240 8296 	bls.w	8009ca0 <__ieee754_powf+0x558>
 8009774:	ee38 0a28 	vadd.f32	s0, s16, s17
 8009778:	ecbd 8b02 	vpop	{d8}
 800977c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009780:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8009784:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009788:	dcf4      	bgt.n	8009774 <__ieee754_powf+0x2c>
 800978a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800978e:	dd08      	ble.n	80097a2 <__ieee754_powf+0x5a>
 8009790:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8009794:	d1ee      	bne.n	8009774 <__ieee754_powf+0x2c>
 8009796:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800979a:	0064      	lsls	r4, r4, #1
 800979c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 80097a0:	e7e6      	b.n	8009770 <__ieee754_powf+0x28>
 80097a2:	2e00      	cmp	r6, #0
 80097a4:	da20      	bge.n	80097e8 <__ieee754_powf+0xa0>
 80097a6:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 80097aa:	da2d      	bge.n	8009808 <__ieee754_powf+0xc0>
 80097ac:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80097b0:	f2c0 827f 	blt.w	8009cb2 <__ieee754_powf+0x56a>
 80097b4:	ea4f 53e8 	mov.w	r3, r8, asr #23
 80097b8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80097bc:	fa48 f703 	asr.w	r7, r8, r3
 80097c0:	fa07 f303 	lsl.w	r3, r7, r3
 80097c4:	4543      	cmp	r3, r8
 80097c6:	f040 8274 	bne.w	8009cb2 <__ieee754_powf+0x56a>
 80097ca:	f007 0701 	and.w	r7, r7, #1
 80097ce:	f1c7 0702 	rsb	r7, r7, #2
 80097d2:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80097d6:	d11f      	bne.n	8009818 <__ieee754_powf+0xd0>
 80097d8:	2c00      	cmp	r4, #0
 80097da:	f280 8267 	bge.w	8009cac <__ieee754_powf+0x564>
 80097de:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80097e2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80097e6:	e7c7      	b.n	8009778 <__ieee754_powf+0x30>
 80097e8:	2700      	movs	r7, #0
 80097ea:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 80097ee:	d1f0      	bne.n	80097d2 <__ieee754_powf+0x8a>
 80097f0:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 80097f4:	f000 8254 	beq.w	8009ca0 <__ieee754_powf+0x558>
 80097f8:	dd08      	ble.n	800980c <__ieee754_powf+0xc4>
 80097fa:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8009b04 <__ieee754_powf+0x3bc>
 80097fe:	2c00      	cmp	r4, #0
 8009800:	bfa8      	it	ge
 8009802:	eeb0 0a68 	vmovge.f32	s0, s17
 8009806:	e7b7      	b.n	8009778 <__ieee754_powf+0x30>
 8009808:	2702      	movs	r7, #2
 800980a:	e7ee      	b.n	80097ea <__ieee754_powf+0xa2>
 800980c:	2c00      	cmp	r4, #0
 800980e:	f280 824a 	bge.w	8009ca6 <__ieee754_powf+0x55e>
 8009812:	eeb1 0a68 	vneg.f32	s0, s17
 8009816:	e7af      	b.n	8009778 <__ieee754_powf+0x30>
 8009818:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800981c:	d102      	bne.n	8009824 <__ieee754_powf+0xdc>
 800981e:	ee28 0a08 	vmul.f32	s0, s16, s16
 8009822:	e7a9      	b.n	8009778 <__ieee754_powf+0x30>
 8009824:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8009828:	eeb0 0a48 	vmov.f32	s0, s16
 800982c:	d107      	bne.n	800983e <__ieee754_powf+0xf6>
 800982e:	2e00      	cmp	r6, #0
 8009830:	db05      	blt.n	800983e <__ieee754_powf+0xf6>
 8009832:	ecbd 8b02 	vpop	{d8}
 8009836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800983a:	f000 ba53 	b.w	8009ce4 <__ieee754_sqrtf>
 800983e:	f000 fa77 	bl	8009d30 <fabsf>
 8009842:	b125      	cbz	r5, 800984e <__ieee754_powf+0x106>
 8009844:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8009848:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800984c:	d116      	bne.n	800987c <__ieee754_powf+0x134>
 800984e:	2c00      	cmp	r4, #0
 8009850:	bfbc      	itt	lt
 8009852:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8009856:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800985a:	2e00      	cmp	r6, #0
 800985c:	da8c      	bge.n	8009778 <__ieee754_powf+0x30>
 800985e:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8009862:	ea55 0307 	orrs.w	r3, r5, r7
 8009866:	d104      	bne.n	8009872 <__ieee754_powf+0x12a>
 8009868:	ee70 7a40 	vsub.f32	s15, s0, s0
 800986c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009870:	e782      	b.n	8009778 <__ieee754_powf+0x30>
 8009872:	2f01      	cmp	r7, #1
 8009874:	d180      	bne.n	8009778 <__ieee754_powf+0x30>
 8009876:	eeb1 0a40 	vneg.f32	s0, s0
 800987a:	e77d      	b.n	8009778 <__ieee754_powf+0x30>
 800987c:	0ff0      	lsrs	r0, r6, #31
 800987e:	3801      	subs	r0, #1
 8009880:	ea57 0300 	orrs.w	r3, r7, r0
 8009884:	d104      	bne.n	8009890 <__ieee754_powf+0x148>
 8009886:	ee38 8a48 	vsub.f32	s16, s16, s16
 800988a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800988e:	e773      	b.n	8009778 <__ieee754_powf+0x30>
 8009890:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8009894:	dd74      	ble.n	8009980 <__ieee754_powf+0x238>
 8009896:	4b9c      	ldr	r3, [pc, #624]	; (8009b08 <__ieee754_powf+0x3c0>)
 8009898:	429d      	cmp	r5, r3
 800989a:	dc08      	bgt.n	80098ae <__ieee754_powf+0x166>
 800989c:	2c00      	cmp	r4, #0
 800989e:	da0b      	bge.n	80098b8 <__ieee754_powf+0x170>
 80098a0:	2000      	movs	r0, #0
 80098a2:	ecbd 8b02 	vpop	{d8}
 80098a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098aa:	f000 ba3b 	b.w	8009d24 <__math_oflowf>
 80098ae:	4b97      	ldr	r3, [pc, #604]	; (8009b0c <__ieee754_powf+0x3c4>)
 80098b0:	429d      	cmp	r5, r3
 80098b2:	dd08      	ble.n	80098c6 <__ieee754_powf+0x17e>
 80098b4:	2c00      	cmp	r4, #0
 80098b6:	dcf3      	bgt.n	80098a0 <__ieee754_powf+0x158>
 80098b8:	2000      	movs	r0, #0
 80098ba:	ecbd 8b02 	vpop	{d8}
 80098be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098c2:	f000 ba29 	b.w	8009d18 <__math_uflowf>
 80098c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80098ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80098ce:	eddf 6a90 	vldr	s13, [pc, #576]	; 8009b10 <__ieee754_powf+0x3c8>
 80098d2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80098d6:	eee0 6a67 	vfms.f32	s13, s0, s15
 80098da:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80098de:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80098e2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80098e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098ea:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8009b14 <__ieee754_powf+0x3cc>
 80098ee:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80098f2:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8009b18 <__ieee754_powf+0x3d0>
 80098f6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80098fa:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8009b1c <__ieee754_powf+0x3d4>
 80098fe:	eef0 6a67 	vmov.f32	s13, s15
 8009902:	eee0 6a07 	vfma.f32	s13, s0, s14
 8009906:	ee16 3a90 	vmov	r3, s13
 800990a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800990e:	f023 030f 	bic.w	r3, r3, #15
 8009912:	ee00 3a90 	vmov	s1, r3
 8009916:	eee0 0a47 	vfms.f32	s1, s0, s14
 800991a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800991e:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8009922:	f024 040f 	bic.w	r4, r4, #15
 8009926:	ee07 4a10 	vmov	s14, r4
 800992a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800992e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8009932:	ee07 3a90 	vmov	s15, r3
 8009936:	eee7 0a27 	vfma.f32	s1, s14, s15
 800993a:	3f01      	subs	r7, #1
 800993c:	ea57 0200 	orrs.w	r2, r7, r0
 8009940:	ee07 4a10 	vmov	s14, r4
 8009944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009948:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800994c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009950:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8009954:	ee17 4a10 	vmov	r4, s14
 8009958:	bf08      	it	eq
 800995a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800995e:	2c00      	cmp	r4, #0
 8009960:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009964:	f340 817e 	ble.w	8009c64 <__ieee754_powf+0x51c>
 8009968:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800996c:	f340 80f8 	ble.w	8009b60 <__ieee754_powf+0x418>
 8009970:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009978:	bf4c      	ite	mi
 800997a:	2001      	movmi	r0, #1
 800997c:	2000      	movpl	r0, #0
 800997e:	e790      	b.n	80098a2 <__ieee754_powf+0x15a>
 8009980:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8009984:	bf01      	itttt	eq
 8009986:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8009b20 <__ieee754_powf+0x3d8>
 800998a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800998e:	f06f 0217 	mvneq.w	r2, #23
 8009992:	ee17 5a90 	vmoveq	r5, s15
 8009996:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800999a:	bf18      	it	ne
 800999c:	2200      	movne	r2, #0
 800999e:	3b7f      	subs	r3, #127	; 0x7f
 80099a0:	4413      	add	r3, r2
 80099a2:	4a60      	ldr	r2, [pc, #384]	; (8009b24 <__ieee754_powf+0x3dc>)
 80099a4:	f3c5 0516 	ubfx	r5, r5, #0, #23
 80099a8:	4295      	cmp	r5, r2
 80099aa:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 80099ae:	dd06      	ble.n	80099be <__ieee754_powf+0x276>
 80099b0:	4a5d      	ldr	r2, [pc, #372]	; (8009b28 <__ieee754_powf+0x3e0>)
 80099b2:	4295      	cmp	r5, r2
 80099b4:	f340 80a4 	ble.w	8009b00 <__ieee754_powf+0x3b8>
 80099b8:	3301      	adds	r3, #1
 80099ba:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80099be:	2500      	movs	r5, #0
 80099c0:	4a5a      	ldr	r2, [pc, #360]	; (8009b2c <__ieee754_powf+0x3e4>)
 80099c2:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80099c6:	ee07 1a90 	vmov	s15, r1
 80099ca:	ed92 7a00 	vldr	s14, [r2]
 80099ce:	4a58      	ldr	r2, [pc, #352]	; (8009b30 <__ieee754_powf+0x3e8>)
 80099d0:	ee37 6a27 	vadd.f32	s12, s14, s15
 80099d4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80099d8:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80099dc:	1049      	asrs	r1, r1, #1
 80099de:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80099e2:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80099e6:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 80099ea:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80099ee:	ee06 1a10 	vmov	s12, r1
 80099f2:	ee65 4a26 	vmul.f32	s9, s10, s13
 80099f6:	ee36 7a47 	vsub.f32	s14, s12, s14
 80099fa:	ee14 6a90 	vmov	r6, s9
 80099fe:	4016      	ands	r6, r2
 8009a00:	ee05 6a90 	vmov	s11, r6
 8009a04:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8009a08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a0c:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8009b34 <__ieee754_powf+0x3ec>
 8009a10:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8009a14:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8009a18:	ee25 6a26 	vmul.f32	s12, s10, s13
 8009a1c:	eddf 6a46 	vldr	s13, [pc, #280]	; 8009b38 <__ieee754_powf+0x3f0>
 8009a20:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8009a24:	eddf 6a45 	vldr	s13, [pc, #276]	; 8009b3c <__ieee754_powf+0x3f4>
 8009a28:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009a2c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8009b10 <__ieee754_powf+0x3c8>
 8009a30:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009a34:	eddf 6a42 	vldr	s13, [pc, #264]	; 8009b40 <__ieee754_powf+0x3f8>
 8009a38:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009a3c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8009b44 <__ieee754_powf+0x3fc>
 8009a40:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009a44:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8009a48:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8009a4c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009a50:	eee5 6a07 	vfma.f32	s13, s10, s14
 8009a54:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8009a58:	eef0 7a45 	vmov.f32	s15, s10
 8009a5c:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8009a60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a64:	ee17 1a90 	vmov	r1, s15
 8009a68:	4011      	ands	r1, r2
 8009a6a:	ee07 1a90 	vmov	s15, r1
 8009a6e:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8009a72:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8009a76:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009a7a:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009a7e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009a82:	eeb0 6a47 	vmov.f32	s12, s14
 8009a86:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8009a8a:	ee16 1a10 	vmov	r1, s12
 8009a8e:	4011      	ands	r1, r2
 8009a90:	ee06 1a90 	vmov	s13, r1
 8009a94:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8009a98:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8009b48 <__ieee754_powf+0x400>
 8009a9c:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8009b4c <__ieee754_powf+0x404>
 8009aa0:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009aa4:	ee06 1a10 	vmov	s12, r1
 8009aa8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009aac:	eddf 7a28 	vldr	s15, [pc, #160]	; 8009b50 <__ieee754_powf+0x408>
 8009ab0:	4928      	ldr	r1, [pc, #160]	; (8009b54 <__ieee754_powf+0x40c>)
 8009ab2:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009ab6:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8009aba:	edd1 7a00 	vldr	s15, [r1]
 8009abe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ac2:	ee07 3a90 	vmov	s15, r3
 8009ac6:	4b24      	ldr	r3, [pc, #144]	; (8009b58 <__ieee754_powf+0x410>)
 8009ac8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009acc:	eef0 7a47 	vmov.f32	s15, s14
 8009ad0:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009ad4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8009ad8:	edd5 0a00 	vldr	s1, [r5]
 8009adc:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009ae0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ae4:	ee17 3a90 	vmov	r3, s15
 8009ae8:	4013      	ands	r3, r2
 8009aea:	ee07 3a90 	vmov	s15, r3
 8009aee:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8009af2:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8009af6:	eee6 6a65 	vfms.f32	s13, s12, s11
 8009afa:	ee77 7a66 	vsub.f32	s15, s14, s13
 8009afe:	e70e      	b.n	800991e <__ieee754_powf+0x1d6>
 8009b00:	2501      	movs	r5, #1
 8009b02:	e75d      	b.n	80099c0 <__ieee754_powf+0x278>
 8009b04:	00000000 	.word	0x00000000
 8009b08:	3f7ffff3 	.word	0x3f7ffff3
 8009b0c:	3f800007 	.word	0x3f800007
 8009b10:	3eaaaaab 	.word	0x3eaaaaab
 8009b14:	3fb8aa3b 	.word	0x3fb8aa3b
 8009b18:	36eca570 	.word	0x36eca570
 8009b1c:	3fb8aa00 	.word	0x3fb8aa00
 8009b20:	4b800000 	.word	0x4b800000
 8009b24:	001cc471 	.word	0x001cc471
 8009b28:	005db3d6 	.word	0x005db3d6
 8009b2c:	0800a28c 	.word	0x0800a28c
 8009b30:	fffff000 	.word	0xfffff000
 8009b34:	3e6c3255 	.word	0x3e6c3255
 8009b38:	3e53f142 	.word	0x3e53f142
 8009b3c:	3e8ba305 	.word	0x3e8ba305
 8009b40:	3edb6db7 	.word	0x3edb6db7
 8009b44:	3f19999a 	.word	0x3f19999a
 8009b48:	3f76384f 	.word	0x3f76384f
 8009b4c:	3f763800 	.word	0x3f763800
 8009b50:	369dc3a0 	.word	0x369dc3a0
 8009b54:	0800a29c 	.word	0x0800a29c
 8009b58:	0800a294 	.word	0x0800a294
 8009b5c:	3338aa3c 	.word	0x3338aa3c
 8009b60:	f040 8095 	bne.w	8009c8e <__ieee754_powf+0x546>
 8009b64:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8009b5c <__ieee754_powf+0x414>
 8009b68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009b6c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009b70:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b78:	f73f aefa 	bgt.w	8009970 <__ieee754_powf+0x228>
 8009b7c:	15db      	asrs	r3, r3, #23
 8009b7e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8009b82:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009b86:	4103      	asrs	r3, r0
 8009b88:	4423      	add	r3, r4
 8009b8a:	494b      	ldr	r1, [pc, #300]	; (8009cb8 <__ieee754_powf+0x570>)
 8009b8c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009b90:	3a7f      	subs	r2, #127	; 0x7f
 8009b92:	4111      	asrs	r1, r2
 8009b94:	ea23 0101 	bic.w	r1, r3, r1
 8009b98:	ee07 1a10 	vmov	s14, r1
 8009b9c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8009ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009ba4:	f1c2 0217 	rsb	r2, r2, #23
 8009ba8:	4110      	asrs	r0, r2
 8009baa:	2c00      	cmp	r4, #0
 8009bac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009bb0:	bfb8      	it	lt
 8009bb2:	4240      	neglt	r0, r0
 8009bb4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009bb8:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8009cbc <__ieee754_powf+0x574>
 8009bbc:	eddf 6a40 	vldr	s13, [pc, #256]	; 8009cc0 <__ieee754_powf+0x578>
 8009bc0:	ee17 3a10 	vmov	r3, s14
 8009bc4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009bc8:	f023 030f 	bic.w	r3, r3, #15
 8009bcc:	ee07 3a10 	vmov	s14, r3
 8009bd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009bd4:	ee27 0a00 	vmul.f32	s0, s14, s0
 8009bd8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009bdc:	eddf 7a39 	vldr	s15, [pc, #228]	; 8009cc4 <__ieee754_powf+0x57c>
 8009be0:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8009be4:	eef0 7a40 	vmov.f32	s15, s0
 8009be8:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009bec:	eeb0 6a67 	vmov.f32	s12, s15
 8009bf0:	eea7 6a66 	vfms.f32	s12, s14, s13
 8009bf4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8009bf8:	ee30 0a46 	vsub.f32	s0, s0, s12
 8009bfc:	eddf 6a32 	vldr	s13, [pc, #200]	; 8009cc8 <__ieee754_powf+0x580>
 8009c00:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8009ccc <__ieee754_powf+0x584>
 8009c04:	eee7 6a06 	vfma.f32	s13, s14, s12
 8009c08:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8009cd0 <__ieee754_powf+0x588>
 8009c0c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009c10:	eddf 6a30 	vldr	s13, [pc, #192]	; 8009cd4 <__ieee754_powf+0x58c>
 8009c14:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009c18:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8009cd8 <__ieee754_powf+0x590>
 8009c1c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009c20:	eef0 6a67 	vmov.f32	s13, s15
 8009c24:	eee6 6a47 	vfms.f32	s13, s12, s14
 8009c28:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009c2c:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8009c30:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8009c34:	eea7 0a80 	vfma.f32	s0, s15, s0
 8009c38:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8009c3c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009c40:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009c44:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009c48:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009c4c:	ee10 3a10 	vmov	r3, s0
 8009c50:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8009c54:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009c58:	da1f      	bge.n	8009c9a <__ieee754_powf+0x552>
 8009c5a:	f000 f87d 	bl	8009d58 <scalbnf>
 8009c5e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8009c62:	e589      	b.n	8009778 <__ieee754_powf+0x30>
 8009c64:	4a1d      	ldr	r2, [pc, #116]	; (8009cdc <__ieee754_powf+0x594>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	dd07      	ble.n	8009c7a <__ieee754_powf+0x532>
 8009c6a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c72:	bf4c      	ite	mi
 8009c74:	2001      	movmi	r0, #1
 8009c76:	2000      	movpl	r0, #0
 8009c78:	e61f      	b.n	80098ba <__ieee754_powf+0x172>
 8009c7a:	d108      	bne.n	8009c8e <__ieee754_powf+0x546>
 8009c7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009c80:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c88:	f6ff af78 	blt.w	8009b7c <__ieee754_powf+0x434>
 8009c8c:	e7ed      	b.n	8009c6a <__ieee754_powf+0x522>
 8009c8e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8009c92:	f73f af73 	bgt.w	8009b7c <__ieee754_powf+0x434>
 8009c96:	2000      	movs	r0, #0
 8009c98:	e78c      	b.n	8009bb4 <__ieee754_powf+0x46c>
 8009c9a:	ee00 3a10 	vmov	s0, r3
 8009c9e:	e7de      	b.n	8009c5e <__ieee754_powf+0x516>
 8009ca0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009ca4:	e568      	b.n	8009778 <__ieee754_powf+0x30>
 8009ca6:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8009ce0 <__ieee754_powf+0x598>
 8009caa:	e565      	b.n	8009778 <__ieee754_powf+0x30>
 8009cac:	eeb0 0a48 	vmov.f32	s0, s16
 8009cb0:	e562      	b.n	8009778 <__ieee754_powf+0x30>
 8009cb2:	2700      	movs	r7, #0
 8009cb4:	e58d      	b.n	80097d2 <__ieee754_powf+0x8a>
 8009cb6:	bf00      	nop
 8009cb8:	007fffff 	.word	0x007fffff
 8009cbc:	35bfbe8c 	.word	0x35bfbe8c
 8009cc0:	3f317200 	.word	0x3f317200
 8009cc4:	3f317218 	.word	0x3f317218
 8009cc8:	b5ddea0e 	.word	0xb5ddea0e
 8009ccc:	3331bb4c 	.word	0x3331bb4c
 8009cd0:	388ab355 	.word	0x388ab355
 8009cd4:	bb360b61 	.word	0xbb360b61
 8009cd8:	3e2aaaab 	.word	0x3e2aaaab
 8009cdc:	43160000 	.word	0x43160000
 8009ce0:	00000000 	.word	0x00000000

08009ce4 <__ieee754_sqrtf>:
 8009ce4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009ce8:	4770      	bx	lr

08009cea <with_errnof>:
 8009cea:	b513      	push	{r0, r1, r4, lr}
 8009cec:	4604      	mov	r4, r0
 8009cee:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009cf2:	f7fc ff4d 	bl	8006b90 <__errno>
 8009cf6:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009cfa:	6004      	str	r4, [r0, #0]
 8009cfc:	b002      	add	sp, #8
 8009cfe:	bd10      	pop	{r4, pc}

08009d00 <xflowf>:
 8009d00:	b130      	cbz	r0, 8009d10 <xflowf+0x10>
 8009d02:	eef1 7a40 	vneg.f32	s15, s0
 8009d06:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009d0a:	2022      	movs	r0, #34	; 0x22
 8009d0c:	f7ff bfed 	b.w	8009cea <with_errnof>
 8009d10:	eef0 7a40 	vmov.f32	s15, s0
 8009d14:	e7f7      	b.n	8009d06 <xflowf+0x6>
	...

08009d18 <__math_uflowf>:
 8009d18:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009d20 <__math_uflowf+0x8>
 8009d1c:	f7ff bff0 	b.w	8009d00 <xflowf>
 8009d20:	10000000 	.word	0x10000000

08009d24 <__math_oflowf>:
 8009d24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009d2c <__math_oflowf+0x8>
 8009d28:	f7ff bfea 	b.w	8009d00 <xflowf>
 8009d2c:	70000000 	.word	0x70000000

08009d30 <fabsf>:
 8009d30:	ee10 3a10 	vmov	r3, s0
 8009d34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d38:	ee00 3a10 	vmov	s0, r3
 8009d3c:	4770      	bx	lr

08009d3e <finitef>:
 8009d3e:	b082      	sub	sp, #8
 8009d40:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009d44:	9801      	ldr	r0, [sp, #4]
 8009d46:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009d4a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009d4e:	bfac      	ite	ge
 8009d50:	2000      	movge	r0, #0
 8009d52:	2001      	movlt	r0, #1
 8009d54:	b002      	add	sp, #8
 8009d56:	4770      	bx	lr

08009d58 <scalbnf>:
 8009d58:	ee10 3a10 	vmov	r3, s0
 8009d5c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009d60:	d025      	beq.n	8009dae <scalbnf+0x56>
 8009d62:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009d66:	d302      	bcc.n	8009d6e <scalbnf+0x16>
 8009d68:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009d6c:	4770      	bx	lr
 8009d6e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8009d72:	d122      	bne.n	8009dba <scalbnf+0x62>
 8009d74:	4b2a      	ldr	r3, [pc, #168]	; (8009e20 <scalbnf+0xc8>)
 8009d76:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8009e24 <scalbnf+0xcc>
 8009d7a:	4298      	cmp	r0, r3
 8009d7c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009d80:	db16      	blt.n	8009db0 <scalbnf+0x58>
 8009d82:	ee10 3a10 	vmov	r3, s0
 8009d86:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009d8a:	3a19      	subs	r2, #25
 8009d8c:	4402      	add	r2, r0
 8009d8e:	2afe      	cmp	r2, #254	; 0xfe
 8009d90:	dd15      	ble.n	8009dbe <scalbnf+0x66>
 8009d92:	ee10 3a10 	vmov	r3, s0
 8009d96:	eddf 7a24 	vldr	s15, [pc, #144]	; 8009e28 <scalbnf+0xd0>
 8009d9a:	eddf 6a24 	vldr	s13, [pc, #144]	; 8009e2c <scalbnf+0xd4>
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	eeb0 7a67 	vmov.f32	s14, s15
 8009da4:	bfb8      	it	lt
 8009da6:	eef0 7a66 	vmovlt.f32	s15, s13
 8009daa:	ee27 0a27 	vmul.f32	s0, s14, s15
 8009dae:	4770      	bx	lr
 8009db0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009e30 <scalbnf+0xd8>
 8009db4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009db8:	4770      	bx	lr
 8009dba:	0dd2      	lsrs	r2, r2, #23
 8009dbc:	e7e6      	b.n	8009d8c <scalbnf+0x34>
 8009dbe:	2a00      	cmp	r2, #0
 8009dc0:	dd06      	ble.n	8009dd0 <scalbnf+0x78>
 8009dc2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009dc6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009dca:	ee00 3a10 	vmov	s0, r3
 8009dce:	4770      	bx	lr
 8009dd0:	f112 0f16 	cmn.w	r2, #22
 8009dd4:	da1a      	bge.n	8009e0c <scalbnf+0xb4>
 8009dd6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009dda:	4298      	cmp	r0, r3
 8009ddc:	ee10 3a10 	vmov	r3, s0
 8009de0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009de4:	dd0a      	ble.n	8009dfc <scalbnf+0xa4>
 8009de6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009e28 <scalbnf+0xd0>
 8009dea:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8009e2c <scalbnf+0xd4>
 8009dee:	eef0 7a40 	vmov.f32	s15, s0
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	bf18      	it	ne
 8009df6:	eeb0 0a47 	vmovne.f32	s0, s14
 8009dfa:	e7db      	b.n	8009db4 <scalbnf+0x5c>
 8009dfc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8009e30 <scalbnf+0xd8>
 8009e00:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8009e34 <scalbnf+0xdc>
 8009e04:	eef0 7a40 	vmov.f32	s15, s0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	e7f3      	b.n	8009df4 <scalbnf+0x9c>
 8009e0c:	3219      	adds	r2, #25
 8009e0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009e12:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009e16:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009e38 <scalbnf+0xe0>
 8009e1a:	ee07 3a10 	vmov	s14, r3
 8009e1e:	e7c4      	b.n	8009daa <scalbnf+0x52>
 8009e20:	ffff3cb0 	.word	0xffff3cb0
 8009e24:	4c000000 	.word	0x4c000000
 8009e28:	7149f2ca 	.word	0x7149f2ca
 8009e2c:	f149f2ca 	.word	0xf149f2ca
 8009e30:	0da24260 	.word	0x0da24260
 8009e34:	8da24260 	.word	0x8da24260
 8009e38:	33000000 	.word	0x33000000

08009e3c <_init>:
 8009e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e3e:	bf00      	nop
 8009e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e42:	bc08      	pop	{r3}
 8009e44:	469e      	mov	lr, r3
 8009e46:	4770      	bx	lr

08009e48 <_fini>:
 8009e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e4a:	bf00      	nop
 8009e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e4e:	bc08      	pop	{r3}
 8009e50:	469e      	mov	lr, r3
 8009e52:	4770      	bx	lr
