################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/09/01 12:42:34)
# requested at line 3 in /student/jjaskowiec/Downloads/UEC2_projekt_2025/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

fpga/rtl/clk_wiz_project.v
fpga/rtl/clk_wiz_project_clk_wiz.v
fpga/rtl/top_vga_basys3.sv
rtl/collision_detect.sv
rtl/delay.sv
rtl/draw/draw_figures.sv
rtl/draw/draw_platforms.sv
rtl/draw/draw_screens.sv
rtl/draw_rect.sv
rtl/image_rom.sv
rtl/keyboard/PS2Receiver.v
rtl/keyboard/debouncer.v
rtl/keyboard/keyboard_ctl.sv
rtl/keyboard/read_keyboard.sv
rtl/top_vga.sv
rtl/vga_if.sv
sim/common/tiff_writer.sv
sim/keyboard_ctl/keyboard_ctl_tb.sv
sim/move_ctr_fsm/move_ctr_fsm_tb.sv
sim/top_fpga/top_fpga_tb.sv
rtl/vga_pkg.sv
sim/vga_timing/vga_timing_tb.sv
sim/top_vga/top_vga_tb.sv
rtl/vga_timing.sv
rtl/move_ctr_fsm.sv
rtl/draw/draw_bg.sv
sim/common/glbl.v

################ No files found. ################
