* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 28 2019 00:53:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : pid_front.error_axb_0
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1_source_H_disp_front_fast_0
T_13_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_15
T_12_19_wire_logic_cluster/lc_7/out
T_2_19_sp12_h_l_1
T_2_19_sp4_h_l_0
T_1_15_sp4_v_t_40
T_0_17_lc_trk_g1_5
T_0_17_wire_mult/mult/A_15

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_45
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_42
T_25_25_lc_trk_g3_7
T_25_25_wire_mult/mult/A_15

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_18_19_sp4_h_l_8
T_21_15_sp4_v_t_45
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_17_17_sp4_v_t_40
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_17_13_sp4_v_t_37
T_17_9_sp4_v_t_37
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_43
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_17_13_sp4_v_t_37
T_17_9_sp4_v_t_37
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_45
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_13_13_sp4_v_t_47
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_13_14_sp4_h_l_7
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_46
T_13_18_sp4_h_l_4
T_16_14_sp4_v_t_41
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_46
T_13_18_sp4_h_l_4
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_46
T_13_18_sp4_h_l_4
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_38
T_13_20_sp4_h_l_3
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_cry_10
T_12_19_wire_logic_cluster/lc_6/cout
T_12_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_0_24
T_0_18_wire_mult/lc_0/out
T_0_14_sp12_v_t_23
T_1_26_sp12_h_l_0
T_8_26_sp4_h_l_9
T_12_26_sp4_h_l_5
T_15_26_sp4_v_t_47
T_15_27_lc_trk_g3_7
T_15_27_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_front_1
T_10_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_axbZ0Z_1
T_11_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.O_0_19
T_0_17_wire_mult/mult/O_19
T_0_17_sp12_h_l_13
T_6_17_sp12_h_l_1
T_17_17_sp12_v_t_22
T_17_26_sp4_v_t_36
T_16_27_lc_trk_g2_4
T_16_27_wire_logic_cluster/lc_6/in_0

End 

Net : dron_frame_decoder_1.drone_H_disp_front_4
T_12_17_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_43
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : drone_H_disp_front_i_4
T_11_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_axbZ0Z_2
T_11_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_2/in_1

End 

Net : drone_H_disp_front_2
T_12_17_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_cry_7
T_12_19_wire_logic_cluster/lc_3/cout
T_12_19_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_12
T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_1_19_sp12_h_l_0
T_0_7_sp12_v_t_23
T_0_17_lc_trk_g3_4
T_0_17_wire_mult/mult/A_12

T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_22_19_sp4_h_l_11
T_25_19_sp4_v_t_41
T_25_23_sp4_v_t_37
T_25_25_lc_trk_g3_0
T_25_25_wire_mult/mult/A_12

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_36
T_13_14_sp4_h_l_1
T_16_14_sp4_v_t_43
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_36
T_13_14_sp4_h_l_1
T_13_14_lc_trk_g1_4
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_16_19_sp4_h_l_5
T_19_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_36
T_13_14_sp4_h_l_1
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_36
T_13_14_sp4_h_l_1
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_36
T_13_14_sp4_h_l_1
T_16_14_sp4_v_t_43
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_16_19_sp4_h_l_5
T_19_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.drone_altitude_i_0
T_9_17_wire_logic_cluster/lc_7/out
T_9_14_sp4_v_t_38
T_6_18_sp4_h_l_8
T_2_18_sp4_h_l_4
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_cry_14
T_4_19_wire_logic_cluster/lc_6/cout
T_4_19_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_0
T_10_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_13_sp12_v_t_23
T_0_13_sp12_h_l_3
T_2_13_sp4_h_l_5
T_1_9_sp4_v_t_40
T_1_5_sp4_v_t_45
T_0_7_lc_trk_g0_3
T_0_7_wire_mult/lc_0/in_3

T_10_17_wire_logic_cluster/lc_0/out
T_10_13_sp12_v_t_23
T_0_13_sp12_h_l_3
T_2_13_sp4_h_l_5
T_1_9_sp4_v_t_40
T_0_12_lc_trk_g3_0
T_0_12_wire_mult/lc_0/in_3

T_10_17_wire_logic_cluster/lc_0/out
T_10_13_sp12_v_t_23
T_0_25_sp12_h_l_3
T_0_25_lc_trk_g1_4
T_0_25_wire_mult/lc_0/in_3

End 

Net : pid_alt.O_3_23
T_0_7_wire_mult/lc_7/out
T_0_5_sp4_v_t_43
T_1_5_sp4_h_l_11
T_3_5_lc_trk_g2_6
T_3_5_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_15
T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_4_12_sp4_v_t_38
T_1_12_sp4_h_l_9
T_0_8_sp4_v_t_44
T_0_4_sp4_v_t_44
T_0_7_lc_trk_g0_4
T_0_7_wire_mult/mult/A_15

T_4_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_46
T_1_22_sp4_h_l_4
T_0_22_sp4_v_t_47
T_0_25_lc_trk_g1_7
T_0_25_wire_mult/mult/A_15

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_4_12_sp4_v_t_38
T_1_12_sp4_h_l_9
T_0_12_lc_trk_g1_1
T_0_12_wire_mult/mult/A_15

End 

Net : drone_H_disp_front_3
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_axbZ0Z_3
T_12_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.O_3_24
T_0_8_wire_mult/mult/O_24
T_1_5_sp4_v_t_41
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_cry_9
T_12_19_wire_logic_cluster/lc_5/cout
T_12_19_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_14
T_12_19_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_41
T_9_17_sp4_h_l_10
T_5_17_sp4_h_l_10
T_1_17_sp4_h_l_1
T_0_17_lc_trk_g0_1
T_0_17_wire_mult/lc_6/in_1

T_12_19_wire_logic_cluster/lc_6/out
T_12_13_sp12_v_t_23
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g0_3
T_25_25_wire_mult/lc_6/in_1

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_40
T_13_13_sp4_v_t_40
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_6/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_15_15_sp4_v_t_42
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_40
T_13_13_sp4_v_t_40
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_36
T_12_12_sp4_v_t_44
T_13_12_sp4_h_l_9
T_17_12_sp4_h_l_0
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_8
T_18_18_sp4_h_l_11
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_1
T_15_15_sp4_v_t_42
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_6/out
T_13_18_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.O_5_24
T_0_26_wire_mult/lc_0/out
T_0_22_sp4_v_t_37
T_0_18_sp4_v_t_45
T_1_18_sp4_h_l_1
T_1_18_lc_trk_g0_4
T_1_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_axbZ0Z_1
T_10_16_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_41
T_7_18_sp4_h_l_9
T_3_18_sp4_h_l_9
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_1/in_1

End 

Net : drone_altitude_1
T_10_17_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.O_0_22
T_0_17_wire_mult/lc_6/out
T_0_17_sp12_h_l_19
T_3_17_sp12_h_l_0
T_14_5_sp12_v_t_23
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_8
T_13_20_wire_logic_cluster/lc_6/out
T_13_14_sp12_v_t_23
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_2/in_3

End 

Net : drone_H_disp_front_i_8
T_13_16_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_36
T_12_19_lc_trk_g1_1
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.O_0_16
T_0_17_wire_mult/lc_0/out
T_0_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_10_25_sp4_h_l_11
T_14_25_sp4_h_l_7
T_17_25_sp4_v_t_37
T_16_27_lc_trk_g1_0
T_16_27_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.O_16
T_25_25_wire_mult/lc_0/out
T_25_23_sp4_v_t_45
T_22_27_sp4_h_l_1
T_18_27_sp4_h_l_4
T_14_27_sp4_h_l_0
T_15_27_lc_trk_g3_0
T_15_27_wire_logic_cluster/lc_1/in_0

T_25_25_wire_mult/lc_0/out
T_25_23_sp4_v_t_45
T_22_27_sp4_h_l_1
T_18_27_sp4_h_l_4
T_14_27_sp4_h_l_0
T_15_27_lc_trk_g3_0
T_15_27_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_7
T_13_15_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : drone_H_disp_front_i_7
T_13_16_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_47
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_cry_8
T_12_19_wire_logic_cluster/lc_4/cout
T_12_19_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_13
T_12_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_39
T_9_17_sp4_h_l_8
T_5_17_sp4_h_l_11
T_1_17_sp4_h_l_7
T_0_17_lc_trk_g1_7
T_0_17_wire_mult/lc_5/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_39
T_12_21_sp4_v_t_47
T_13_25_sp4_h_l_10
T_17_25_sp4_h_l_1
T_21_25_sp4_h_l_9
T_25_25_sp4_h_l_5
T_25_25_lc_trk_g0_0
T_25_25_wire_mult/lc_5/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_18_15_sp4_v_t_45
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_38
T_13_13_sp4_v_t_46
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_14_15_sp4_v_t_39
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_38
T_13_13_sp4_v_t_46
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_18_15_sp4_v_t_45
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_5
T_11_20_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_6/in_3

End 

Net : drone_H_disp_front_i_5
T_11_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.O_3_22
T_0_7_wire_mult/mult/O_22
T_1_4_sp4_v_t_37
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_0_17
T_0_17_wire_mult/mult/O_17
T_0_14_sp12_v_t_22
T_1_26_sp12_h_l_1
T_12_26_sp12_v_t_22
T_12_27_sp4_v_t_44
T_13_27_sp4_h_l_9
T_15_27_lc_trk_g2_4
T_15_27_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_3_20
T_0_7_wire_mult/lc_4/out
T_1_3_sp4_v_t_44
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_29
T_13_26_wire_logic_cluster/lc_6/cout
T_13_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_i_regZ0Z_3
T_21_19_wire_logic_cluster/lc_2/out
T_19_19_sp4_h_l_1
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_3/in_1

T_21_19_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g0_2
T_21_19_input_2_2
T_21_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNIBJ5B3_0Z0Z_14
T_17_23_wire_logic_cluster/lc_6/out
T_17_17_sp12_v_t_23
T_17_5_sp12_v_t_23
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_4/in_1

T_17_23_wire_logic_cluster/lc_6/out
T_16_23_sp4_h_l_4
T_15_23_sp4_v_t_47
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_p_reg_esr_RNICMVCGZ0Z_14
T_17_15_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_40
T_17_18_sp4_v_t_40
T_14_22_sp4_h_l_5
T_13_22_sp4_v_t_40
T_13_25_lc_trk_g0_0
T_13_25_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_14
T_15_20_wire_logic_cluster/lc_6/cout
T_15_20_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_reg_esr_RNI6FDUZ0Z_15
T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_16_23_sp4_h_l_11
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_15_23_sp4_v_t_39
T_14_24_lc_trk_g2_7
T_14_24_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_16_23_sp4_h_l_11
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_1/in_0

End 

Net : dron_frame_decoder_1.drone_H_disp_front_6
T_11_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_front_i_6
T_11_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_cry_1_0
T_12_18_wire_logic_cluster/lc_5/cout
T_12_18_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_6
T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp12_h_l_0
T_0_18_sp12_h_l_3
T_2_18_sp4_h_l_5
T_1_14_sp4_v_t_40
T_0_17_lc_trk_g3_0
T_0_17_wire_mult/lc_6/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp12_h_l_0
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_22_22_sp4_h_l_2
T_25_22_sp4_v_t_39
T_25_25_lc_trk_g0_7
T_25_25_wire_mult/lc_6/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_36
T_13_19_sp4_h_l_1
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp12_h_l_0
T_16_18_sp4_h_l_7
T_19_14_sp4_v_t_36
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_36
T_13_15_sp4_h_l_1
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_41
T_13_16_sp4_h_l_4
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp12_h_l_0
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_36
T_13_19_sp4_h_l_1
T_17_19_sp4_h_l_1
T_21_19_sp4_h_l_4
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_41
T_13_16_sp4_h_l_4
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_36
T_13_19_sp4_h_l_1
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_41
T_13_20_sp4_h_l_4
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1_source_H_disp_side_fast_0
T_13_17_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_47
T_14_15_sp4_h_l_10
T_18_15_sp4_h_l_1
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_axb_0
T_20_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g0_0
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_15
T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_22_13_sp4_h_l_2
T_25_13_sp4_v_t_39
T_25_17_lc_trk_g0_2
T_25_17_wire_mult/mult/A_15

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_22_13_sp4_h_l_2
T_25_9_sp4_v_t_45
T_25_12_lc_trk_g1_5
T_25_12_wire_mult/mult/A_15

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_22_13_sp4_h_l_2
T_21_13_lc_trk_g1_2
T_21_13_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_0/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_8
T_17_9_sp4_v_t_36
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_22_13_sp4_h_l_2
T_21_13_lc_trk_g1_2
T_21_13_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_0/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_17_18_sp4_h_l_6
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_8
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_1/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_22_13_sp4_h_l_2
T_21_13_lc_trk_g1_2
T_21_13_wire_logic_cluster/lc_4/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_12_12_sp4_h_l_10
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_8
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_2
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_1/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_sp4_h_l_3
T_19_12_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_20_10_sp4_v_t_43
T_20_12_lc_trk_g2_6
T_20_12_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.O_1_24
T_25_18_wire_mult/mult/O_24
T_25_14_sp4_v_t_37
T_22_14_sp4_h_l_6
T_24_14_lc_trk_g3_3
T_24_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_cry_10
T_20_16_wire_logic_cluster/lc_6/cout
T_20_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_0_18
T_0_17_wire_mult/lc_2/out
T_0_15_sp12_v_t_23
T_1_27_sp12_h_l_0
T_10_27_sp4_h_l_11
T_14_27_sp4_h_l_2
T_16_27_lc_trk_g3_7
T_16_27_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_regZ0Z_4
T_18_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_3
T_15_17_sp4_v_t_44
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_4/in_1

T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_3_19
T_0_7_wire_mult/mult/O_19
T_1_4_sp4_v_t_47
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_23
T_25_25_wire_mult/lc_7/out
T_25_22_sp4_v_t_38
T_22_22_sp4_h_l_9
T_24_22_lc_trk_g3_4
T_24_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_28
T_13_26_wire_logic_cluster/lc_5/cout
T_13_26_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_i_acummZ0Z_0
T_16_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_12_19_sp4_h_l_2
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.O_2_24
T_25_13_wire_mult/lc_0/out
T_25_9_sp4_v_t_37
T_24_11_lc_trk_g0_0
T_24_11_wire_logic_cluster/lc_5/in_1

End 

Net : drone_altitude_2
T_10_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_axbZ0Z_2
T_11_18_wire_logic_cluster/lc_4/out
T_4_18_sp12_h_l_0
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.O_22
T_25_25_wire_mult/lc_6/out
T_25_25_sp4_h_l_1
T_24_21_sp4_v_t_43
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_side_1
T_13_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_axbZ0Z_1
T_12_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_4
T_17_17_sp4_h_l_7
T_20_13_sp4_v_t_36
T_20_15_lc_trk_g2_1
T_20_15_input_2_1
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_regZ0Z_0
T_16_18_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g0_0
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.O_1_23
T_25_17_wire_mult/lc_7/out
T_25_16_sp4_v_t_46
T_25_12_sp4_v_t_39
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_5_23
T_0_25_wire_mult/lc_7/out
T_0_22_sp4_v_t_38
T_1_22_sp4_h_l_8
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.O_21
T_25_25_wire_mult/lc_5/out
T_23_25_sp4_h_l_7
T_22_21_sp4_v_t_42
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.O_24
T_25_26_wire_mult/mult/O_24
T_25_22_sp4_v_t_37
T_24_23_lc_trk_g2_5
T_24_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.O_0_14
T_0_16_wire_mult/lc_6/out
T_0_16_sp12_h_l_3
T_10_16_sp12_v_t_23
T_11_28_sp12_h_l_0
T_14_28_sp4_h_l_5
T_17_24_sp4_v_t_40
T_16_27_lc_trk_g3_0
T_16_27_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_3_21
T_0_7_wire_mult/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_5_22
T_0_25_wire_mult/mult/O_22
T_0_22_sp4_v_t_36
T_1_22_sp4_h_l_1
T_1_22_lc_trk_g1_4
T_1_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_cry_6
T_12_19_wire_logic_cluster/lc_2/cout
T_12_19_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_11
T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_6_19_sp4_h_l_3
T_2_19_sp4_h_l_3
T_1_15_sp4_v_t_45
T_0_17_lc_trk_g2_0
T_0_17_wire_mult/lc_3/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_39
T_14_22_sp4_h_l_2
T_18_22_sp4_h_l_10
T_22_22_sp4_h_l_10
T_25_22_sp4_v_t_47
T_25_25_lc_trk_g1_7
T_25_25_wire_mult/lc_3/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_12_sp4_v_t_40
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_12_sp4_v_t_40
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_13_12_sp4_v_t_43
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_16_19_sp4_h_l_2
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_13_12_sp4_v_t_43
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_12_sp4_v_t_46
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_11
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.O_1_22
T_25_17_wire_mult/lc_6/out
T_25_14_sp4_v_t_36
T_22_14_sp4_h_l_7
T_24_14_lc_trk_g2_2
T_24_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_24
T_0_13_wire_mult/lc_0/out
T_1_9_sp4_v_t_36
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_27
T_13_26_wire_logic_cluster/lc_4/cout
T_13_26_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_i_acummZ0Z_1
T_16_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_14
T_4_19_wire_logic_cluster/lc_6/out
T_4_13_sp12_v_t_23
T_0_25_sp12_h_l_15
T_0_25_lc_trk_g1_0
T_0_25_wire_mult/lc_6/in_1

T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp12_h_l_0
T_2_7_sp12_v_t_23
T_0_7_sp12_h_l_19
T_0_7_lc_trk_g1_4
T_0_7_wire_mult/lc_6/in_1

T_4_19_wire_logic_cluster/lc_6/out
T_4_16_sp4_v_t_36
T_4_12_sp4_v_t_44
T_1_12_sp4_h_l_3
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/lc_6/in_1

End 

Net : pid_alt.error_cry_13
T_4_19_wire_logic_cluster/lc_5/cout
T_4_19_wire_logic_cluster/lc_6/in_3

Net : drone_altitude_3
T_10_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_axbZ0Z_3
T_11_18_wire_logic_cluster/lc_5/out
T_3_18_sp12_h_l_1
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_3/in_1

End 

Net : drone_H_disp_side_2
T_13_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_axbZ0Z_2
T_12_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_6
T_17_17_sp4_h_l_9
T_20_13_sp4_v_t_38
T_20_15_lc_trk_g3_3
T_20_15_input_2_2
T_20_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.O_3_18
T_0_7_wire_mult/lc_2/out
T_1_4_sp4_v_t_45
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_acummZ0Z_3
T_16_21_wire_logic_cluster/lc_1/out
T_16_18_sp4_v_t_42
T_15_19_lc_trk_g3_2
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

End 

Net : drone_H_disp_front_i_10
T_11_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_10
T_12_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_39
T_9_19_sp4_h_l_8
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_14
T_20_16_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_37
T_22_17_sp4_h_l_6
T_25_13_sp4_v_t_43
T_25_9_sp4_v_t_43
T_25_12_lc_trk_g0_3
T_25_12_wire_mult/lc_6/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_37
T_22_17_sp4_h_l_6
T_25_17_sp4_h_r_2
T_25_17_lc_trk_g1_2
T_25_17_wire_mult/lc_6/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_41
T_17_18_sp4_h_l_4
T_13_18_sp4_h_l_7
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g1_6
T_20_17_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_37
T_18_13_sp4_h_l_6
T_17_9_sp4_v_t_43
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g1_6
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

T_20_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_44
T_20_11_sp4_v_t_40
T_17_11_sp4_h_l_5
T_18_11_lc_trk_g2_5
T_18_11_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_37
T_18_13_sp4_h_l_6
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_1/in_3

T_20_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_16_11_sp4_v_t_44
T_15_12_lc_trk_g3_4
T_15_12_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_cry_9
T_20_16_wire_logic_cluster/lc_5/cout
T_20_16_wire_logic_cluster/lc_6/in_3

Net : pid_side.O_2_20
T_25_12_wire_mult/lc_4/out
T_25_8_sp4_v_t_45
T_24_9_lc_trk_g3_5
T_24_9_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_i_regZ0Z_1
T_16_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.O_0_20
T_0_17_wire_mult/mult/O_20
T_0_17_sp12_h_l_15
T_4_17_sp12_v_t_23
T_4_23_lc_trk_g3_4
T_4_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_13
T_4_19_wire_logic_cluster/lc_5/out
T_4_18_sp4_v_t_42
T_1_22_sp4_h_l_7
T_0_22_sp4_v_t_42
T_0_25_lc_trk_g0_2
T_0_25_wire_mult/lc_5/in_1

T_4_19_wire_logic_cluster/lc_5/out
T_4_15_sp4_v_t_47
T_4_11_sp4_v_t_43
T_4_7_sp4_v_t_44
T_1_7_sp4_h_l_9
T_0_7_lc_trk_g1_1
T_0_7_wire_mult/lc_5/in_1

T_4_19_wire_logic_cluster/lc_5/out
T_4_15_sp4_v_t_47
T_1_15_sp4_h_l_4
T_0_11_sp4_v_t_44
T_0_12_lc_trk_g2_4
T_0_12_wire_mult/lc_5/in_1

End 

Net : pid_alt.error_cry_12
T_4_19_wire_logic_cluster/lc_4/cout
T_4_19_wire_logic_cluster/lc_5/in_3

Net : pid_side.O_1_16
T_25_17_wire_mult/lc_0/out
T_25_15_sp4_v_t_45
T_25_11_sp4_v_t_41
T_22_11_sp4_h_l_10
T_22_11_lc_trk_g0_7
T_22_11_wire_logic_cluster/lc_0/in_3

T_25_17_wire_mult/lc_0/out
T_25_13_sp4_v_t_37
T_22_13_sp4_h_l_0
T_24_13_lc_trk_g2_5
T_24_13_wire_logic_cluster/lc_6/in_3

End 

Net : N_934_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_13_glb2local_1
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_glb2local_0
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_glb2local_2
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_glb2local_0
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_glb2local_0
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_3/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_3
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_3
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_3/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_3
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_glb2local_0
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_3/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_glb2local_3
T_3_22_lc_trk_g0_7
T_3_22_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_glb2local_3
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_3/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_20_glb2local_0
T_24_20_lc_trk_g0_4
T_24_20_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_3
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_3
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_3
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_glb2local_0
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_glb2local_1
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_glb2local_3
T_5_19_lc_trk_g0_7
T_5_19_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_19_glb2local_2
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_glb2local_3
T_3_22_lc_trk_g0_7
T_3_22_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_23_glb2local_2
T_3_23_lc_trk_g0_6
T_3_23_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_glb2local_1
T_2_22_lc_trk_g0_5
T_2_22_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_glb2local_3
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_20_glb2local_1
T_22_20_lc_trk_g0_5
T_22_20_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_21_glb2local_1
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_21_glb2local_1
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_20_glb2local_0
T_24_20_lc_trk_g0_4
T_24_20_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_20_glb2local_0
T_24_20_lc_trk_g0_4
T_24_20_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_22_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_23_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_21_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.N_2054_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_glb2local_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_3/in_3

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_glb2local_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_glb2local_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_glb2local_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_glb2local_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_glb2local_0
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_4_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_7_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.state_RNIIIOOZ0Z_0
T_14_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_4
T_12_13_sp4_v_t_47
T_12_17_sp4_v_t_43
T_12_21_sp4_v_t_44
T_12_25_sp4_v_t_40
T_12_29_sp4_v_t_40
T_12_31_lc_trk_g0_5
T_12_31_wire_gbuf/in

End 

Net : reset_system
T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_39
T_6_4_sp4_v_t_40
T_6_0_span4_vert_40
T_6_0_lc_trk_g1_0
T_6_0_wire_gbuf/in

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_45
T_10_20_sp4_v_t_41
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_43
T_13_22_lc_trk_g0_6
T_13_22_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_18_16_sp4_v_t_45
T_18_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_12_4_sp4_v_t_36
T_13_4_sp4_h_l_6
T_14_4_lc_trk_g2_6
T_14_4_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_22_lc_trk_g0_7
T_12_22_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_7_16_sp4_h_l_8
T_6_16_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_4_12_sp12_h_l_1
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_18_16_sp4_v_t_45
T_18_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_46
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_12_4_sp4_v_t_36
T_13_4_sp4_h_l_6
T_13_4_lc_trk_g0_3
T_13_4_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_7_16_sp4_h_l_8
T_6_16_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_46
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_4
T_17_19_sp4_h_l_4
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_7_16_sp4_h_l_8
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_7_18_lc_trk_g2_5
T_7_18_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_8_17_lc_trk_g3_0
T_8_17_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_8_17_lc_trk_g3_0
T_8_17_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_9_3_sp4_h_l_2
T_11_3_lc_trk_g3_7
T_11_3_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_11_10_lc_trk_g0_1
T_11_10_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_9_3_sp4_h_l_2
T_5_3_sp4_h_l_10
T_4_3_lc_trk_g1_2
T_4_3_input_2_5
T_4_3_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_39
T_6_4_sp4_v_t_40
T_6_0_span4_vert_40
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_0/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_39
T_6_4_sp4_v_t_40
T_6_0_span4_vert_40
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_39
T_6_4_sp4_v_t_40
T_6_0_span4_vert_40
T_5_4_lc_trk_g1_5
T_5_4_input_2_2
T_5_4_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_39
T_6_4_sp4_v_t_40
T_6_0_span4_vert_40
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_7_18_lc_trk_g2_5
T_7_18_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_45
T_7_20_sp4_h_l_1
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_45
T_7_20_sp4_h_l_1
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_9_8_sp4_h_l_4
T_5_8_sp4_h_l_0
T_4_4_sp4_v_t_40
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_9_8_sp4_h_l_4
T_5_8_sp4_h_l_0
T_4_4_sp4_v_t_40
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_9_7_sp4_h_l_6
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_7_16_sp4_h_l_8
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_9_7_sp4_h_l_6
T_9_7_lc_trk_g0_3
T_9_7_input_2_1
T_9_7_wire_logic_cluster/lc_1/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_8_sp4_v_t_42
T_6_4_sp4_v_t_38
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_7/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_16_sp4_v_t_45
T_7_20_sp4_h_l_1
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_7/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_8_6_lc_trk_g0_7
T_8_6_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_9_7_sp4_h_l_6
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_7_19_lc_trk_g1_0
T_7_19_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_7_18_lc_trk_g2_5
T_7_18_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_7_19_lc_trk_g1_0
T_7_19_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_45
T_7_16_sp4_h_l_8
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_2
T_6_12_sp4_v_t_39
T_5_16_lc_trk_g1_2
T_5_16_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_15_sp4_h_l_0
T_8_15_sp4_v_t_37
T_7_19_lc_trk_g1_0
T_7_19_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_11_10_lc_trk_g0_1
T_11_10_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_9_11_lc_trk_g1_4
T_9_11_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_0/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_4_12_sp12_h_l_1
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_47
T_11_10_lc_trk_g0_1
T_11_10_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_834_0
T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_22_8_sp4_h_l_2
T_18_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_17_8_sp4_v_t_47
T_18_8_sp4_h_l_3
T_21_8_sp4_v_t_38
T_20_10_lc_trk_g1_3
T_20_10_wire_logic_cluster/lc_5/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_22_8_sp4_h_l_2
T_18_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_17_8_sp4_v_t_47
T_18_8_sp4_h_l_3
T_21_8_sp4_v_t_38
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_22_8_sp4_h_l_2
T_18_8_sp4_h_l_2
T_14_8_sp4_h_l_5
T_17_8_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_22_8_sp4_h_l_2
T_18_8_sp4_h_l_2
T_21_4_sp4_v_t_39
T_20_6_lc_trk_g0_2
T_20_6_wire_logic_cluster/lc_1/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_17_4_sp4_v_t_46
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_17_4_sp4_v_t_46
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_17_4_sp4_v_t_43
T_17_5_lc_trk_g3_3
T_17_5_wire_logic_cluster/lc_2/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_21_8_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_22_8_sp4_h_l_2
T_21_8_lc_trk_g0_2
T_21_8_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_22_8_sp4_h_l_2
T_21_8_lc_trk_g0_2
T_21_8_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_12_8_sp12_h_l_1
T_18_8_sp4_h_l_6
T_20_8_lc_trk_g3_3
T_20_8_wire_logic_cluster/lc_2/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_38
T_19_7_sp4_h_l_3
T_15_7_sp4_h_l_6
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_38
T_19_7_sp4_h_l_3
T_23_7_sp4_h_l_6
T_23_7_lc_trk_g1_3
T_23_7_wire_logic_cluster/lc_2/cen

T_18_8_wire_logic_cluster/lc_3/out
T_19_5_sp4_v_t_47
T_19_1_sp4_v_t_47
T_18_5_lc_trk_g2_2
T_18_5_wire_logic_cluster/lc_7/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_38
T_18_3_sp4_v_t_43
T_17_4_lc_trk_g3_3
T_17_4_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_19_8_sp4_h_l_6
T_22_8_sp4_v_t_46
T_22_10_lc_trk_g3_3
T_22_10_wire_logic_cluster/lc_7/cen

T_18_8_wire_logic_cluster/lc_3/out
T_19_5_sp4_v_t_47
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_18_8_wire_logic_cluster/lc_3/out
T_19_5_sp4_v_t_47
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.error_axbZ0Z_3
T_12_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_8
T_17_17_sp4_h_l_4
T_20_13_sp4_v_t_41
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_3/in_1

End 

Net : drone_H_disp_side_3
T_13_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.O_1_21
T_25_17_wire_mult/lc_5/out
T_25_13_sp4_v_t_47
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_9
T_12_15_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_3/in_3

End 

Net : drone_H_disp_front_i_9
T_13_16_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_38
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_26
T_13_26_wire_logic_cluster/lc_3/cout
T_13_26_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_i_acummZ0Z_2
T_16_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_4
T_10_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_4/in_3

End 

Net : drone_altitude_i_4
T_9_18_wire_logic_cluster/lc_4/out
T_2_18_sp12_h_l_0
T_4_18_lc_trk_g0_7
T_4_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_cry_5
T_12_19_wire_logic_cluster/lc_1/cout
T_12_19_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_10
T_12_19_wire_logic_cluster/lc_2/out
T_12_17_sp12_v_t_23
T_1_17_sp12_h_l_0
T_0_17_lc_trk_g1_0
T_0_17_wire_mult/lc_2/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_17_sp12_v_t_23
T_13_29_sp12_h_l_0
T_22_29_sp4_h_l_11
T_25_25_sp4_v_t_40
T_25_25_sp4_h_r_10
T_25_25_lc_trk_g1_2
T_25_25_wire_mult/lc_2/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_7_19_sp12_h_l_0
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_1
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_40
T_14_15_sp4_h_l_5
T_17_11_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_1
T_17_18_sp4_h_l_9
T_21_18_sp4_h_l_5
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_4/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_7_19_sp12_h_l_0
T_14_19_lc_trk_g0_0
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_13_18_sp4_h_l_1
T_17_18_sp4_h_l_9
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.O_4_23
T_0_12_wire_mult/lc_7/out
T_1_9_sp4_v_t_39
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_regZ0Z_2
T_16_18_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_cry_2_0
T_12_18_wire_logic_cluster/lc_6/cout
T_12_18_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_7
T_12_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_5_17_sp4_h_l_2
T_1_17_sp4_h_l_10
T_0_17_lc_trk_g0_2
T_0_17_wire_mult/mult/A_7

T_12_18_wire_logic_cluster/lc_7/out
T_12_13_sp12_v_t_22
T_13_25_sp12_h_l_1
T_25_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_wire_mult/mult/A_7

T_12_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_38
T_13_19_sp4_h_l_3
T_17_19_sp4_h_l_6
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_46
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_2
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_46
T_13_17_sp4_h_l_11
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_38
T_13_15_sp4_h_l_3
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_38
T_13_19_sp4_h_l_3
T_17_19_sp4_h_l_6
T_21_19_sp4_h_l_9
T_20_19_lc_trk_g1_1
T_20_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_4_19
T_0_12_wire_mult/lc_3/out
T_1_9_sp4_v_t_47
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.O_2_23
T_25_12_wire_mult/mult/O_23
T_25_9_sp4_v_t_38
T_24_10_lc_trk_g2_6
T_24_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_cry_11
T_4_19_wire_logic_cluster/lc_3/cout
T_4_19_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_12
T_4_19_wire_logic_cluster/lc_4/out
T_4_18_sp4_v_t_40
T_1_22_sp4_h_l_10
T_0_22_sp4_v_t_41
T_0_25_lc_trk_g0_1
T_0_25_wire_mult/mult/A_12

T_4_19_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_45
T_4_11_sp4_v_t_46
T_4_7_sp4_v_t_39
T_1_7_sp4_h_l_2
T_0_7_lc_trk_g1_2
T_0_7_wire_mult/mult/A_12

T_4_19_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_45
T_1_15_sp4_h_l_2
T_0_11_sp4_v_t_39
T_0_12_lc_trk_g2_7
T_0_12_wire_mult/mult/A_12

End 

Net : pid_side.O_1_19
T_25_17_wire_mult/mult/O_19
T_25_14_sp4_v_t_46
T_24_15_lc_trk_g3_6
T_24_15_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.O_4_22
T_0_12_wire_mult/lc_6/out
T_1_9_sp4_v_t_37
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_5_20
T_0_25_wire_mult/lc_4/out
T_1_21_sp4_v_t_44
T_1_23_lc_trk_g3_1
T_1_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_4_20
T_0_12_wire_mult/lc_4/out
T_1_8_sp4_v_t_44
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_cry_4
T_12_19_wire_logic_cluster/lc_0/cout
T_12_19_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_9
T_12_19_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_47
T_9_17_sp4_h_l_4
T_5_17_sp4_h_l_7
T_1_17_sp4_h_l_3
T_0_17_lc_trk_g1_3
T_0_17_wire_mult/lc_1/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_17_sp4_v_t_46
T_14_21_sp4_h_l_5
T_18_21_sp4_h_l_5
T_22_21_sp4_h_l_1
T_25_21_sp4_v_t_36
T_25_25_lc_trk_g1_1
T_25_25_wire_mult/lc_1/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g2_3
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_14_16_sp4_h_l_6
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_8_19_sp12_h_l_1
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_1/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_14_16_sp4_h_l_6
T_18_16_sp4_h_l_2
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_14_16_sp4_h_l_6
T_18_16_sp4_h_l_2
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.O_5_21
T_0_25_wire_mult/lc_5/out
T_1_21_sp4_v_t_46
T_1_22_lc_trk_g3_6
T_1_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_25
T_13_26_wire_logic_cluster/lc_2/cout
T_13_26_wire_logic_cluster/lc_3/in_3

Net : pid_front.O_0_15
T_0_16_wire_mult/mult/O_15
T_0_16_sp12_h_l_5
T_9_16_sp12_v_t_22
T_9_23_sp4_v_t_38
T_10_27_sp4_h_l_3
T_14_27_sp4_h_l_3
T_16_27_lc_trk_g2_6
T_16_27_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_0_21
T_0_17_wire_mult/lc_5/out
T_0_15_sp4_v_t_39
T_1_15_sp4_h_l_7
T_5_15_sp4_h_l_7
T_5_15_lc_trk_g0_2
T_5_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.O_1_20
T_25_17_wire_mult/mult/O_20
T_25_13_sp4_v_t_45
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_5
T_10_17_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_5/in_3

End 

Net : drone_altitude_i_5
T_9_18_wire_logic_cluster/lc_5/out
T_1_18_sp12_h_l_1
T_4_18_lc_trk_g1_1
T_4_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_i_regZ0Z_5
T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_15_19_lc_trk_g3_6
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_3/in_0

End 

Net : drone_H_disp_side_i_4
T_13_16_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_42
T_14_15_sp4_h_l_7
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_4
T_13_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_3_16
T_0_7_wire_mult/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : front_command_7
T_12_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g2_7
T_13_21_input_2_1
T_13_21_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : drone_H_disp_front_11
T_13_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_axb_8_l_ofx_0
T_13_21_wire_logic_cluster/lc_1/out
T_13_19_sp4_v_t_47
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_3_17
T_0_7_wire_mult/mult/O_17
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_5
T_12_18_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_42
T_9_17_sp4_h_l_1
T_5_17_sp4_h_l_1
T_1_17_sp4_h_l_4
T_0_17_lc_trk_g0_4
T_0_17_wire_mult/lc_5/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_sp12_h_l_1
T_22_18_sp4_h_l_10
T_25_18_sp4_v_t_47
T_25_22_sp4_v_t_36
T_25_25_lc_trk_g0_4
T_25_25_wire_mult/lc_5/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_17_16_sp4_h_l_3
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_16_12_sp4_v_t_36
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_20_19_lc_trk_g0_5
T_20_19_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_11_18_sp4_h_l_2
T_15_18_sp4_h_l_10
T_18_18_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_17_16_sp4_h_l_3
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_17_16_sp4_h_l_3
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_16_16_sp4_v_t_42
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_11_18_sp4_h_l_2
T_14_18_sp4_v_t_39
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_cry_0_0
T_12_18_wire_logic_cluster/lc_4/cout
T_12_18_wire_logic_cluster/lc_5/in_3

Net : pid_alt.O_4_18
T_0_12_wire_mult/mult/O_18
T_1_9_sp4_v_t_45
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.O_5_16
T_0_25_wire_mult/lc_0/out
T_1_22_sp4_v_t_41
T_1_23_lc_trk_g2_1
T_1_23_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.O_5_17
T_0_25_wire_mult/lc_1/out
T_1_21_sp4_v_t_38
T_1_22_lc_trk_g2_6
T_1_22_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.O_1_18
T_25_17_wire_mult/lc_2/out
T_25_13_sp4_v_t_41
T_22_13_sp4_h_l_4
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_13
T_20_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_43
T_22_15_sp4_h_l_11
T_25_15_sp4_v_t_46
T_25_17_lc_trk_g3_3
T_25_17_wire_mult/lc_5/in_1

T_20_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_43
T_22_15_sp4_h_l_11
T_25_11_sp4_v_t_40
T_25_12_lc_trk_g2_0
T_25_12_wire_mult/lc_5/in_1

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_42
T_20_11_sp4_v_t_38
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_6/in_0

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_42
T_20_11_sp4_v_t_38
T_17_11_sp4_h_l_3
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_42
T_20_11_sp4_v_t_38
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g2_5
T_21_15_wire_logic_cluster/lc_0/in_1

T_20_16_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g0_5
T_20_17_wire_logic_cluster/lc_6/in_1

T_20_16_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g2_5
T_21_15_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_42
T_20_11_sp4_v_t_38
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_5/out
T_19_16_sp4_h_l_2
T_18_12_sp4_v_t_42
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_cry_8
T_20_16_wire_logic_cluster/lc_4/cout
T_20_16_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_i_regZ0Z_6
T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.O_1_17
T_25_17_wire_mult/lc_1/out
T_25_14_sp4_v_t_42
T_22_14_sp4_h_l_1
T_24_14_lc_trk_g3_4
T_24_14_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_24
T_13_26_wire_logic_cluster/lc_1/cout
T_13_26_wire_logic_cluster/lc_2/in_3

Net : pid_front.O_15
T_25_24_wire_mult/mult/O_15
T_25_21_sp4_v_t_38
T_22_25_sp4_h_l_8
T_18_25_sp4_h_l_11
T_17_25_sp4_v_t_46
T_17_26_lc_trk_g3_6
T_17_26_wire_logic_cluster/lc_6/in_3

T_25_24_wire_mult/mult/O_15
T_25_21_sp4_v_t_38
T_22_25_sp4_h_l_8
T_21_25_lc_trk_g1_0
T_21_25_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_5
T_13_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_6/in_3

End 

Net : drone_H_disp_side_i_5
T_13_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_44
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_5
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.O_5_19
T_0_25_wire_mult/mult/O_19
T_1_22_sp4_v_t_47
T_1_23_lc_trk_g2_7
T_1_23_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_6
T_10_17_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : drone_altitude_i_6
T_9_18_wire_logic_cluster/lc_6/out
T_8_18_sp4_h_l_4
T_4_18_sp4_h_l_7
T_4_18_lc_trk_g0_2
T_4_18_input_2_6
T_4_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_acummZ0Z_4
T_16_20_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g3_5
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.O_2_19
T_25_12_wire_mult/mult/O_19
T_25_8_sp4_v_t_43
T_24_10_lc_trk_g0_6
T_24_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_4
T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_6_17_sp4_h_l_0
T_2_17_sp4_h_l_0
T_0_17_sp4_h_l_32
T_0_17_lc_trk_g2_5
T_0_17_wire_mult/lc_4/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_14_21_sp4_h_l_4
T_18_21_sp4_h_l_7
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_wire_mult/lc_4/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_10_sp12_v_t_23
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_14_17_sp4_h_l_9
T_17_13_sp4_v_t_38
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_45
T_12_16_lc_trk_g3_0
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_37
T_13_20_sp4_h_l_0
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_41
T_14_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_21_17_sp4_v_t_44
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_37
T_13_20_sp4_h_l_0
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_cry_3
T_12_18_wire_logic_cluster/lc_3/cout
T_12_18_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_axbZ0Z_7
T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_12_19_lc_trk_g3_4
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.O_20
T_25_25_wire_mult/lc_4/out
T_24_24_lc_trk_g2_4
T_24_24_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_11
T_4_19_wire_logic_cluster/lc_3/out
T_4_18_sp4_v_t_38
T_1_22_sp4_h_l_3
T_0_22_sp4_v_t_44
T_0_25_lc_trk_g0_4
T_0_25_wire_mult/lc_3/in_1

T_4_19_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_43
T_4_11_sp4_v_t_44
T_4_7_sp4_v_t_37
T_1_7_sp4_h_l_0
T_0_7_lc_trk_g0_0
T_0_7_wire_mult/lc_3/in_1

T_4_19_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_43
T_1_15_sp4_h_l_6
T_0_11_sp4_v_t_43
T_0_12_lc_trk_g3_3
T_0_12_wire_mult/lc_3/in_1

End 

Net : pid_alt.error_cry_10
T_4_19_wire_logic_cluster/lc_2/cout
T_4_19_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_cry_7
T_20_16_wire_logic_cluster/lc_3/cout
T_20_16_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_12
T_20_16_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_44
T_22_16_sp4_h_l_9
T_25_16_sp4_v_t_39
T_25_17_lc_trk_g2_7
T_25_17_wire_mult/mult/A_12

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_8
T_24_12_sp4_v_t_45
T_25_12_sp4_h_l_1
T_25_12_lc_trk_g1_4
T_25_12_wire_mult/mult/A_12

T_20_16_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_45
T_17_12_sp4_h_l_8
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_8
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_0/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_3/in_0

T_20_16_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_44
T_21_13_lc_trk_g2_4
T_21_13_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_7/in_0

T_20_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_40
T_20_11_sp4_v_t_45
T_17_11_sp4_h_l_8
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.O_2_22
T_25_12_wire_mult/lc_6/out
T_24_11_lc_trk_g3_6
T_24_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_7
T_4_18_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_43
T_4_12_sp4_v_t_39
T_1_12_sp4_h_l_2
T_0_8_sp4_v_t_39
T_0_4_sp4_v_t_39
T_0_7_lc_trk_g1_7
T_0_7_wire_mult/mult/A_7

T_4_18_wire_logic_cluster/lc_7/out
T_4_17_sp4_v_t_46
T_4_21_sp4_v_t_46
T_1_25_sp4_h_l_11
T_0_25_lc_trk_g1_3
T_0_25_wire_mult/mult/A_7

T_4_18_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_43
T_4_12_sp4_v_t_39
T_1_12_sp4_h_l_2
T_0_12_lc_trk_g0_2
T_0_12_wire_mult/mult/A_7

End 

Net : pid_alt.error_cry_6
T_4_18_wire_logic_cluster/lc_6/cout
T_4_18_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_acummZ0Z_5
T_16_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_23
T_13_26_wire_logic_cluster/lc_0/cout
T_13_26_wire_logic_cluster/lc_1/in_3

Net : bfn_12_19_0_
T_12_19_wire_logic_cluster/carry_in_mux/cout
T_12_19_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_8
T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_9_17_sp4_h_l_2
T_5_17_sp4_h_l_5
T_1_17_sp4_h_l_5
T_0_17_lc_trk_g0_5
T_0_17_wire_mult/mult/A_8

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_12_21_sp4_v_t_46
T_13_25_sp4_h_l_11
T_17_25_sp4_h_l_7
T_21_25_sp4_h_l_3
T_25_25_sp4_h_l_11
T_25_25_lc_trk_g1_6
T_25_25_wire_mult/mult/A_8

T_12_19_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_9_19_sp12_h_l_0
T_14_19_sp4_h_l_7
T_17_15_sp4_v_t_36
T_17_11_sp4_v_t_36
T_18_11_sp4_h_l_1
T_18_11_lc_trk_g1_4
T_18_11_input_2_1
T_18_11_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_9_17_sp4_h_l_2
T_13_17_sp4_h_l_10
T_17_17_sp4_h_l_1
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_9_19_sp12_h_l_0
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_9_17_sp4_h_l_2
T_13_17_sp4_h_l_10
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_9_19_sp12_h_l_0
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_9_19_sp12_h_l_0
T_16_19_sp4_h_l_9
T_19_19_sp4_v_t_44
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_4_21
T_0_12_wire_mult/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_cry_1
T_12_18_wire_logic_cluster/lc_1/cout
T_12_18_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_2
T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_1_16_sp12_h_l_0
T_0_16_sp12_v_t_23
T_0_17_lc_trk_g2_7
T_0_17_wire_mult/mult/A_2

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_13_28_sp12_h_l_0
T_22_28_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_25_lc_trk_g3_6
T_25_25_wire_mult/mult/A_2

T_12_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_17_14_sp4_h_l_4
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_13_16_sp12_h_l_0
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_13_16_sp12_h_l_0
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_41
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_41
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_5
T_20_18_sp4_h_l_8
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_41
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : drone_H_disp_side_i_6
T_13_16_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_46
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_11
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_6
T_13_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_2_21
T_25_12_wire_mult/mult/O_21
T_24_11_lc_trk_g3_5
T_24_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_9
T_4_19_wire_logic_cluster/lc_1/out
T_4_16_sp4_v_t_42
T_4_12_sp4_v_t_47
T_1_12_sp4_h_l_4
T_0_8_sp4_v_t_41
T_0_4_sp4_v_t_37
T_0_7_lc_trk_g1_5
T_0_7_wire_mult/lc_1/in_1

T_4_19_wire_logic_cluster/lc_1/out
T_4_17_sp4_v_t_47
T_4_21_sp4_v_t_36
T_1_25_sp4_h_l_1
T_0_25_lc_trk_g1_1
T_0_25_wire_mult/lc_1/in_1

T_4_19_wire_logic_cluster/lc_1/out
T_4_16_sp4_v_t_42
T_4_12_sp4_v_t_47
T_1_12_sp4_h_l_4
T_0_12_lc_trk_g0_4
T_0_12_wire_mult/lc_1/in_1

End 

Net : pid_alt.error_cry_8
T_4_19_wire_logic_cluster/lc_0/cout
T_4_19_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.drone_altitude_7
T_10_17_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_i_7
T_9_18_wire_logic_cluster/lc_7/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g0_5
T_4_18_input_2_7
T_4_18_wire_logic_cluster/lc_7/in_2

End 

Net : drone_H_disp_front_i_13
T_11_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

End 

Net : drone_H_disp_front_13
T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_38
T_10_19_sp4_h_l_9
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g2_3
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.O_5_18
T_0_25_wire_mult/lc_2/out
T_1_22_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_16
T_0_12_wire_mult/mult/O_16
T_1_9_sp4_v_t_41
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_cry_9
T_4_19_wire_logic_cluster/lc_1/cout
T_4_19_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_10
T_4_19_wire_logic_cluster/lc_2/out
T_4_18_sp4_v_t_36
T_1_22_sp4_h_l_6
T_0_22_sp4_v_t_43
T_0_25_lc_trk_g0_3
T_0_25_wire_mult/lc_2/in_1

T_4_19_wire_logic_cluster/lc_2/out
T_5_15_sp4_v_t_40
T_2_15_sp4_h_l_11
T_1_11_sp4_v_t_46
T_1_7_sp4_v_t_46
T_0_7_sp4_h_l_29
T_0_7_lc_trk_g3_0
T_0_7_wire_mult/lc_2/in_1

T_4_19_wire_logic_cluster/lc_2/out
T_5_15_sp4_v_t_40
T_2_15_sp4_h_l_11
T_1_11_sp4_v_t_46
T_0_12_lc_trk_g3_6
T_0_12_wire_mult/lc_2/in_1

End 

Net : pid_alt.O_4_17
T_0_12_wire_mult/lc_1/out
T_1_9_sp4_v_t_43
T_1_10_lc_trk_g2_3
T_1_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.O_2_18
T_25_12_wire_mult/lc_2/out
T_25_9_sp4_v_t_44
T_24_10_lc_trk_g3_4
T_24_10_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_pid_prereg_135_0
T_16_26_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g0_5
T_16_25_wire_logic_cluster/lc_5/in_0

T_16_26_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g0_5
T_16_25_wire_logic_cluster/lc_2/in_3

T_16_26_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_0/in_0

T_16_26_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_167_0
T_16_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_167_0_1_cascade_
T_16_25_wire_logic_cluster/lc_5/ltout
T_16_25_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNI13Q1DZ0Z_12
T_16_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_44
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_44
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_4/in_3

T_16_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_44
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_7/in_3

T_16_25_wire_logic_cluster/lc_4/out
T_16_24_sp4_v_t_40
T_13_24_sp4_h_l_5
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_regZ0Z_11
T_24_24_wire_logic_cluster/lc_1/out
T_24_22_sp4_v_t_47
T_21_26_sp4_h_l_3
T_17_26_sp4_h_l_11
T_16_26_lc_trk_g1_3
T_16_26_wire_logic_cluster/lc_5/in_3

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_19_24_sp4_h_l_6
T_15_24_sp4_h_l_9
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_3/in_0

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_19_24_sp4_h_l_6
T_18_24_sp4_v_t_37
T_17_27_lc_trk_g2_5
T_17_27_wire_logic_cluster/lc_3/in_0

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_19_24_sp4_h_l_6
T_15_24_sp4_h_l_9
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_2/in_3

T_24_24_wire_logic_cluster/lc_1/out
T_23_24_sp4_h_l_10
T_19_24_sp4_h_l_6
T_18_24_sp4_v_t_37
T_17_27_lc_trk_g2_5
T_17_27_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.O_2_16
T_25_12_wire_mult/lc_0/out
T_25_9_sp4_v_t_40
T_24_10_lc_trk_g3_0
T_24_10_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_17
T_9_4_wire_logic_cluster/lc_1/cout
T_9_4_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_18
T_9_4_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_0
T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.N_300
T_5_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_9_2_sp4_v_t_47
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_9_2_sp4_v_t_47
T_9_0_span4_vert_23
T_9_1_lc_trk_g0_7
T_9_1_input_2_3
T_9_1_wire_logic_cluster/lc_3/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_9_2_sp4_v_t_47
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g0_1
T_5_5_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_9_2_sp4_v_t_47
T_9_6_lc_trk_g1_2
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_5_6_sp4_v_t_36
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_8_4_sp4_v_t_42
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_4_0_span4_vert_42
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_10_6_sp4_h_l_4
T_10_6_lc_trk_g1_1
T_10_6_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_0_span12_vert_9
T_6_5_sp12_h_l_1
T_10_5_lc_trk_g0_2
T_10_5_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_4_0_span4_vert_42
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_10_6_sp4_h_l_4
T_10_6_lc_trk_g1_1
T_10_6_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_47
T_6_6_sp4_h_l_4
T_10_6_sp4_h_l_4
T_10_6_lc_trk_g1_1
T_10_6_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_5_0_span12_vert_9
T_6_5_sp12_h_l_1
T_10_5_lc_trk_g0_2
T_10_5_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_5
T_4_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.N_307
T_4_4_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_7/in_3

T_4_4_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_38
T_5_5_sp4_h_l_3
T_9_5_sp4_h_l_11
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_5
T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g2_7
T_4_3_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulses_RNI3K6R5Z0Z_5
T_4_2_wire_logic_cluster/lc_1/out
T_0_2_sp12_h_l_1
T_9_2_lc_trk_g1_5
T_9_2_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.O_2_17
T_25_12_wire_mult/lc_1/out
T_25_8_sp4_v_t_39
T_24_10_lc_trk_g0_2
T_24_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_19
T_25_25_wire_mult/lc_3/out
T_24_24_lc_trk_g2_3
T_24_24_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_1
T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : drone_H_disp_front_12
T_13_20_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

T_13_20_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : drone_H_disp_front_i_12
T_13_21_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_43
T_12_19_lc_trk_g0_6
T_12_19_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_13_26_0_
T_13_26_wire_logic_cluster/carry_in_mux/cout
T_13_26_wire_logic_cluster/lc_0/in_3

Net : front_command_0
T_12_20_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_40
T_12_18_lc_trk_g2_0
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.O_0_23
T_0_17_wire_mult/lc_7/out
T_1_14_sp4_v_t_39
T_1_15_lc_trk_g3_7
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_cry_4
T_4_18_wire_logic_cluster/lc_4/cout
T_4_18_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_5
T_4_18_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_39
T_4_12_sp4_v_t_40
T_1_12_sp4_h_l_5
T_0_8_sp4_v_t_47
T_0_4_sp4_v_t_43
T_0_7_lc_trk_g1_3
T_0_7_wire_mult/lc_5/in_3

T_4_18_wire_logic_cluster/lc_5/out
T_4_17_sp4_v_t_42
T_1_21_sp4_h_l_0
T_0_21_sp4_v_t_43
T_0_25_lc_trk_g0_6
T_0_25_wire_mult/lc_5/in_3

T_4_18_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_39
T_4_12_sp4_v_t_40
T_1_12_sp4_h_l_5
T_0_12_lc_trk_g1_5
T_0_12_wire_mult/lc_5/in_3

End 

Net : pid_front.error_i_acummZ0Z_6
T_16_20_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_input_2_6
T_15_19_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_1_15
T_25_16_wire_mult/lc_7/out
T_25_13_sp4_v_t_38
T_22_13_sp4_h_l_3
T_21_9_sp4_v_t_38
T_21_11_lc_trk_g3_3
T_21_11_wire_logic_cluster/lc_5/in_3

T_25_16_wire_mult/lc_7/out
T_25_13_sp4_v_t_38
T_24_14_lc_trk_g2_6
T_24_14_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_reg_esr_RNIERHUZ0Z_19
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_18_21_sp4_v_t_46
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_6/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_14_21_sp4_v_t_40
T_11_25_sp4_h_l_10
T_12_25_lc_trk_g2_2
T_12_25_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_18_21_sp4_v_t_46
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_p_reg_esr_RNICS5DDZ0Z_16
T_15_25_wire_logic_cluster/lc_3/out
T_9_25_sp12_h_l_1
T_13_25_lc_trk_g1_2
T_13_25_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_18
T_15_21_wire_logic_cluster/lc_2/cout
T_15_21_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_pid_prereg_0_7
T_17_25_wire_logic_cluster/lc_6/out
T_16_25_sp4_h_l_4
T_15_25_lc_trk_g0_4
T_15_25_wire_logic_cluster/lc_3/in_1

T_17_25_wire_logic_cluster/lc_6/out
T_8_25_sp12_h_l_0
T_12_25_lc_trk_g1_3
T_12_25_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_cry_5
T_4_18_wire_logic_cluster/lc_5/cout
T_4_18_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_6
T_4_18_wire_logic_cluster/lc_6/out
T_4_12_sp12_v_t_23
T_4_10_sp4_v_t_47
T_1_10_sp4_h_l_4
T_0_6_sp4_v_t_41
T_0_7_lc_trk_g2_1
T_0_7_wire_mult/lc_6/in_3

T_4_18_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_44
T_4_21_sp4_v_t_40
T_1_25_sp4_h_l_10
T_0_25_lc_trk_g1_2
T_0_25_wire_mult/lc_6/in_3

T_4_18_wire_logic_cluster/lc_6/out
T_4_12_sp12_v_t_23
T_0_12_sp12_h_l_15
T_0_12_lc_trk_g1_0
T_0_12_wire_mult/lc_6/in_3

End 

Net : pid_front.error_cry_0
T_12_18_wire_logic_cluster/lc_0/cout
T_12_18_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_1
T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_0_18_sp12_h_l_9
T_2_18_sp4_h_l_6
T_1_14_sp4_v_t_43
T_0_17_lc_trk_g3_3
T_0_17_wire_mult/mult/A_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_18_18_sp4_h_l_10
T_21_18_sp4_v_t_38
T_22_22_sp4_h_l_3
T_25_22_sp4_v_t_45
T_25_25_lc_trk_g1_5
T_25_25_wire_mult/mult/A_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_16_18_sp4_h_l_8
T_19_14_sp4_v_t_45
T_18_16_lc_trk_g2_0
T_18_16_input_2_6
T_18_16_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_16_18_sp4_h_l_8
T_19_14_sp4_v_t_45
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_16_18_sp4_h_l_8
T_15_14_sp4_v_t_36
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_16_18_sp4_h_l_8
T_15_14_sp4_v_t_36
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_16_18_sp4_h_l_8
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_10_17
T_9_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_16
T_9_4_wire_logic_cluster/lc_0/cout
T_9_4_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_i_acummZ0Z_7
T_16_20_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_i_acummZ0Z_9
T_17_21_wire_logic_cluster/lc_2/out
T_17_20_sp4_v_t_36
T_14_20_sp4_h_l_7
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_1/in_1

End 

Net : front_command_1
T_12_20_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_38
T_12_18_lc_trk_g0_3
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.m16_2_03_4
T_16_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_228_0
T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_1
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.m16_2_03_4_0_cascade_
T_16_13_wire_logic_cluster/lc_5/ltout
T_16_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.O_18
T_25_25_wire_mult/mult/O_18
T_24_24_lc_trk_g2_2
T_24_24_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_regZ0Z_7
T_15_18_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.O_17
T_25_25_wire_mult/lc_1/out
T_24_24_lc_trk_g2_1
T_24_24_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_cry_5
T_20_16_wire_logic_cluster/lc_1/cout
T_20_16_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_10
T_20_16_wire_logic_cluster/lc_2/out
T_20_13_sp4_v_t_44
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_20_13_sp4_v_t_44
T_21_17_sp4_h_l_3
T_25_17_sp4_h_l_11
T_25_17_lc_trk_g1_6
T_25_17_wire_mult/lc_2/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_21_12_sp4_v_t_40
T_22_12_sp4_h_l_5
T_25_12_sp4_h_r_5
T_25_12_lc_trk_g0_5
T_25_12_wire_mult/lc_2/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_14_16_sp4_h_l_9
T_13_16_sp4_v_t_44
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_7
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_2/out
T_20_13_sp4_v_t_44
T_20_9_sp4_v_t_40
T_20_12_lc_trk_g0_0
T_20_12_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_7
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_7
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_184
T_20_14_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_37
T_17_12_sp4_h_l_6
T_16_12_lc_trk_g1_6
T_16_12_wire_logic_cluster/lc_6/in_3

T_20_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_7/in_3

T_20_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.m13_2_03_4_i_0_o2_1_0_cascade_
T_16_12_wire_logic_cluster/lc_6/ltout
T_16_12_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.m13_2_03_4_i_3
T_16_11_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_cry_3_0_c_RNIER8NCZ0
T_16_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_cry_2
T_12_18_wire_logic_cluster/lc_2/cout
T_12_18_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_3
T_12_18_wire_logic_cluster/lc_3/out
T_12_17_sp12_v_t_22
T_1_17_sp12_h_l_1
T_0_17_lc_trk_g1_1
T_0_17_wire_mult/lc_3/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_39
T_14_21_sp4_h_l_8
T_18_21_sp4_h_l_8
T_22_21_sp4_h_l_11
T_25_21_sp4_v_t_46
T_25_25_lc_trk_g1_3
T_25_25_wire_mult/lc_3/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_43
T_13_14_sp4_h_l_11
T_17_14_sp4_h_l_2
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_43
T_13_14_sp4_h_l_11
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_39
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_39
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_43
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_39
T_14_17_sp4_h_l_7
T_17_13_sp4_v_t_42
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_29
T_16_7_wire_logic_cluster/lc_6/cout
T_16_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_p_regZ0Z_11
T_24_10_wire_logic_cluster/lc_3/out
T_24_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_22_10_lc_trk_g2_2
T_22_10_wire_logic_cluster/lc_5/in_1

T_24_10_wire_logic_cluster/lc_3/out
T_24_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_16_10_sp4_h_l_7
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_6/in_1

T_24_10_wire_logic_cluster/lc_3/out
T_24_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_22_10_lc_trk_g2_2
T_22_10_wire_logic_cluster/lc_7/in_1

T_24_10_wire_logic_cluster/lc_3/out
T_24_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_21_10_lc_trk_g2_7
T_21_10_wire_logic_cluster/lc_6/in_1

T_24_10_wire_logic_cluster/lc_3/out
T_24_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_22_10_lc_trk_g2_2
T_22_10_input_2_6
T_22_10_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_135_0
T_22_10_wire_logic_cluster/lc_5/out
T_21_10_sp4_h_l_2
T_17_10_sp4_h_l_10
T_17_10_lc_trk_g0_7
T_17_10_wire_logic_cluster/lc_4/in_3

T_22_10_wire_logic_cluster/lc_5/out
T_21_10_sp4_h_l_2
T_17_10_sp4_h_l_10
T_17_10_lc_trk_g0_7
T_17_10_wire_logic_cluster/lc_2/in_3

T_22_10_wire_logic_cluster/lc_5/out
T_21_10_sp4_h_l_2
T_17_10_sp4_h_l_10
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_7/in_3

T_22_10_wire_logic_cluster/lc_5/out
T_21_10_sp4_h_l_2
T_17_10_sp4_h_l_10
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.N_161
T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_10
T_20_12_lc_trk_g2_7
T_20_12_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_43
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_d_reg_fast_esr_RNIEIJH2Z0Z_12
T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI4M9H4Z0Z_14
T_17_10_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI59QR8Z0Z_12
T_17_10_wire_logic_cluster/lc_1/out
T_17_0_span12_vert_21
T_17_6_lc_trk_g2_2
T_17_6_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_17_0_span12_vert_21
T_17_6_lc_trk_g2_2
T_17_6_wire_logic_cluster/lc_6/in_0

T_17_10_wire_logic_cluster/lc_1/out
T_17_6_sp4_v_t_39
T_14_6_sp4_h_l_2
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIGI4KKZ0Z_12
T_17_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g2_5
T_16_6_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.N_338
T_13_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_42_i_i_0
T_14_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_11
T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_4/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_21_17_sp4_h_l_5
T_25_17_sp4_h_l_1
T_25_17_lc_trk_g0_4
T_25_17_wire_mult/lc_3/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_21_16_sp4_h_l_6
T_24_12_sp4_v_t_37
T_25_12_sp4_h_l_5
T_25_12_lc_trk_g0_0
T_25_12_wire_mult/lc_3/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_39
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_1/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_20_16_sp4_h_l_11
T_19_12_sp4_v_t_41
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_2/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_39
T_21_11_sp4_v_t_47
T_20_12_lc_trk_g3_7
T_20_12_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_17_13_sp4_h_l_5
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_0/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_39
T_21_11_sp4_v_t_47
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_3/out
T_20_16_sp4_h_l_11
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_cry_6
T_20_16_wire_logic_cluster/lc_2/cout
T_20_16_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_16
T_15_21_wire_logic_cluster/lc_0/cout
T_15_21_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_i_reg_esr_RNIALFUZ0Z_17
T_15_21_wire_logic_cluster/lc_1/out
T_15_21_sp4_h_l_7
T_14_21_sp4_v_t_42
T_15_25_sp4_h_l_7
T_15_25_lc_trk_g1_2
T_15_25_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_1/out
T_15_21_sp4_h_l_7
T_14_21_sp4_v_t_42
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_1/out
T_15_21_sp4_h_l_7
T_18_21_sp4_v_t_42
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_4
T_15_25_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_1/in_0

T_15_25_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_p_reg_esr_RNIUKHM6Z0Z_16
T_15_25_wire_logic_cluster/lc_1/out
T_16_25_sp4_h_l_2
T_12_25_sp4_h_l_5
T_13_25_lc_trk_g3_5
T_13_25_input_2_4
T_13_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_reg_fast_esr_RNIPEC11Z0Z_12_cascade_
T_17_10_wire_logic_cluster/lc_3/ltout
T_17_10_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_79
T_16_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_3/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.m13_2_03_4_i_0_o2_2_1
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_161_cascade_
T_17_12_wire_logic_cluster/lc_5/ltout
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_2_14
T_25_11_wire_mult/lc_6/out
T_25_10_sp4_v_t_44
T_22_10_sp4_h_l_9
T_18_10_sp4_h_l_5
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_17
T_15_21_wire_logic_cluster/lc_1/cout
T_15_21_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_i_reg_esr_RNICOGUZ0Z_18
T_15_21_wire_logic_cluster/lc_2/out
T_15_19_sp12_v_t_23
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_2/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_19_sp12_v_t_23
T_15_26_lc_trk_g3_3
T_15_26_wire_logic_cluster/lc_7/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_19_sp12_v_t_23
T_15_26_lc_trk_g3_3
T_15_26_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_0_6
T_15_25_wire_logic_cluster/lc_2/out
T_15_25_sp4_h_l_9
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_7/in_3

T_15_25_wire_logic_cluster/lc_2/out
T_13_25_sp4_h_l_1
T_12_25_lc_trk_g0_1
T_12_25_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_p_reg_esr_RNIE7KM6Z0Z_17
T_17_25_wire_logic_cluster/lc_7/out
T_16_25_sp4_h_l_6
T_12_25_sp4_h_l_6
T_13_25_lc_trk_g3_6
T_13_25_input_2_5
T_13_25_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_9_4_0_
T_9_4_wire_logic_cluster/carry_in_mux/cout
T_9_4_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_10_16
T_9_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_side_11
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_14_12_sp4_v_t_36
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_7/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_14_12_sp4_v_t_36
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_axbZ0Z_7
T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_15_16_sp4_h_l_9
T_19_16_sp4_h_l_9
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_3/in_1

End 

Net : drone_altitude_12
T_10_19_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_8
T_10_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_0
T_5_19_sp4_h_l_0
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_i_8
T_5_19_wire_logic_cluster/lc_7/out
T_4_19_lc_trk_g2_7
T_4_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_axbZ0Z_12
T_10_16_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_46
T_7_19_sp4_h_l_11
T_3_19_sp4_h_l_2
T_4_19_lc_trk_g3_2
T_4_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_regZ0Z_10
T_14_16_wire_logic_cluster/lc_2/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_lc_trk_g1_1
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acummZ0Z_10
T_18_22_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_47
T_15_20_sp4_h_l_4
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : front_command_2
T_12_20_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_44
T_12_18_lc_trk_g2_4
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_cry_2_0
T_20_15_wire_logic_cluster/lc_6/cout
T_20_15_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_i_reg_esr_RNO_0_0_17
T_18_12_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_7
T_20_15_wire_logic_cluster/lc_7/out
T_21_14_lc_trk_g3_7
T_21_14_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_43
T_21_17_sp4_h_l_0
T_25_17_sp4_h_l_0
T_25_17_lc_trk_g1_5
T_25_17_wire_mult/mult/A_7

T_20_15_wire_logic_cluster/lc_7/out
T_20_12_sp4_v_t_38
T_21_12_sp4_h_l_3
T_25_12_sp4_h_l_6
T_25_12_lc_trk_g1_3
T_25_12_wire_mult/mult/A_7

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_17_14_sp4_h_l_11
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_47
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_7/out
T_20_12_sp4_v_t_38
T_17_12_sp4_h_l_9
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_17_14_sp4_h_l_11
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_17_14_sp4_h_l_11
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_7/out
T_20_12_sp4_v_t_38
T_21_12_sp4_h_l_3
T_22_12_lc_trk_g3_3
T_22_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_262
T_20_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_4
T_18_12_lc_trk_g1_4
T_18_12_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_231
T_21_15_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_36
T_18_12_sp4_h_l_1
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_7/in_1

T_21_15_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_36
T_18_12_sp4_h_l_1
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.N_162
T_21_14_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_47
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_10
T_10_19_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_2/in_3

End 

Net : drone_altitude_i_10
T_10_20_wire_logic_cluster/lc_2/out
T_10_19_sp4_v_t_36
T_7_19_sp4_h_l_1
T_3_19_sp4_h_l_1
T_4_19_lc_trk_g2_1
T_4_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_i_regZ0Z_8
T_14_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_45
T_15_20_lc_trk_g0_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.O_3_15
T_0_6_wire_mult/lc_7/out
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_7
T_10_16_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_5/in_3

End 

Net : drone_H_disp_side_i_7
T_11_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNICCO8BZ0Z_12
T_17_6_wire_logic_cluster/lc_6/out
T_16_6_lc_trk_g2_6
T_16_6_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.m24_2_03_0
T_21_13_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g2_5
T_22_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_5Z0Z_20
T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.m24_2_03_0_1
T_21_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_cry_3
T_4_18_wire_logic_cluster/lc_3/cout
T_4_18_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_4
T_4_18_wire_logic_cluster/lc_4/out
T_4_16_sp4_v_t_37
T_4_12_sp4_v_t_37
T_1_12_sp4_h_l_0
T_0_8_sp4_v_t_40
T_0_4_sp4_v_t_45
T_0_7_lc_trk_g0_5
T_0_7_wire_mult/lc_4/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_1_21_sp4_h_l_5
T_0_21_sp4_v_t_40
T_0_25_lc_trk_g0_5
T_0_25_wire_mult/lc_4/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_16_sp4_v_t_37
T_4_12_sp4_v_t_37
T_1_12_sp4_h_l_6
T_0_12_lc_trk_g1_6
T_0_12_wire_mult/lc_4/in_3

End 

Net : pid_side.m17_2_03_4_0
T_20_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_11
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.N_258
T_20_12_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_28
T_16_7_wire_logic_cluster/lc_5/cout
T_16_7_wire_logic_cluster/lc_6/in_3

Net : bfn_4_19_0_
T_4_19_wire_logic_cluster/carry_in_mux/cout
T_4_19_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_8
T_4_19_wire_logic_cluster/lc_0/out
T_4_17_sp4_v_t_45
T_1_21_sp4_h_l_1
T_0_21_sp4_v_t_42
T_0_25_lc_trk_g0_7
T_0_25_wire_mult/mult/A_8

T_4_19_wire_logic_cluster/lc_0/out
T_4_15_sp4_v_t_37
T_1_15_sp4_h_l_0
T_0_11_sp4_v_t_37
T_0_12_lc_trk_g2_5
T_0_12_wire_mult/mult/A_8

T_4_19_wire_logic_cluster/lc_0/out
T_4_7_sp12_v_t_23
T_0_7_sp12_h_l_15
T_0_7_lc_trk_g1_0
T_0_7_wire_mult/mult/A_8

End 

Net : side_command_7
T_22_15_wire_logic_cluster/lc_7/out
T_12_15_sp12_h_l_1
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_7/in_1

T_22_15_wire_logic_cluster/lc_7/out
T_12_15_sp12_h_l_1
T_14_15_lc_trk_g0_6
T_14_15_input_2_6
T_14_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_regZ0Z_2
T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_18_8_sp4_h_l_10
T_14_8_sp4_h_l_10
T_15_8_lc_trk_g2_2
T_15_8_input_2_2
T_15_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_regZ0Z_0
T_15_14_wire_logic_cluster/lc_1/out
T_15_3_sp12_v_t_22
T_15_8_lc_trk_g2_6
T_15_8_input_2_0
T_15_8_wire_logic_cluster/lc_0/in_2

T_15_14_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_47
T_12_16_sp4_h_l_3
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_reg_esr_RNIUHTSZ0Z_26
T_15_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_pid_prereg_0_22
T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_42
T_12_7_sp4_h_l_1
T_16_7_sp4_h_l_4
T_17_7_lc_trk_g3_4
T_17_7_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_25
T_15_11_wire_logic_cluster/lc_1/cout
T_15_11_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_d_reg_prev_esr_RNIQK7B3Z0Z_21
T_14_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_3
T_13_7_sp4_v_t_45
T_14_7_sp4_h_l_1
T_16_7_lc_trk_g3_4
T_16_7_input_2_5
T_16_7_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIME5B3Z0Z_21
T_14_11_wire_logic_cluster/lc_6/out
T_5_11_sp12_h_l_0
T_16_0_span12_vert_20
T_16_7_lc_trk_g2_0
T_16_7_input_2_4
T_16_7_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_21
T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g1_0
T_14_11_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g1_0
T_14_11_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g0_0
T_14_11_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_14
T_15_9_wire_logic_cluster/lc_6/cout
T_15_9_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_d_reg_prev_esr_RNI73UC2_0Z0Z_14
T_14_10_wire_logic_cluster/lc_7/out
T_14_10_sp4_h_l_3
T_17_6_sp4_v_t_38
T_18_6_sp4_h_l_3
T_17_6_lc_trk_g1_3
T_17_6_wire_logic_cluster/lc_5/in_1

T_14_10_wire_logic_cluster/lc_7/out
T_14_10_sp4_h_l_3
T_17_6_sp4_v_t_38
T_18_6_sp4_h_l_3
T_17_6_lc_trk_g1_3
T_17_6_input_2_6
T_17_6_wire_logic_cluster/lc_6/in_2

T_14_10_wire_logic_cluster/lc_7/out
T_14_10_sp4_h_l_3
T_17_6_sp4_v_t_38
T_14_6_sp4_h_l_9
T_15_6_lc_trk_g2_1
T_15_6_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_i_reg_esr_RNIQ9ORZ0Z_15
T_15_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g1_7
T_14_10_wire_logic_cluster/lc_7/in_3

T_15_9_wire_logic_cluster/lc_7/out
T_15_4_sp12_v_t_22
T_15_6_lc_trk_g2_5
T_15_6_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_7/out
T_15_4_sp12_v_t_22
T_15_0_span12_vert_6
T_15_4_lc_trk_g2_1
T_15_4_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_i_regZ0Z_11
T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_15_18_sp4_v_t_45
T_15_20_lc_trk_g3_0
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_5
T_11_8_wire_logic_cluster/lc_6/out
T_9_8_sp4_h_l_9
T_8_4_sp4_v_t_44
T_5_4_sp4_h_l_3
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_7/in_0

T_11_8_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g0_6
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_21
T_13_25_wire_logic_cluster/lc_6/cout
T_13_25_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_acummZ0Z_11
T_18_22_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_39
T_15_20_sp4_h_l_8
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : front_command_3
T_12_20_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_43
T_12_18_lc_trk_g3_6
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_6
T_20_15_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_40
T_22_13_sp4_h_l_10
T_25_9_sp4_v_t_47
T_25_12_lc_trk_g0_7
T_25_12_wire_mult/lc_6/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_40
T_22_17_sp4_h_l_5
T_25_17_sp4_h_r_5
T_25_17_lc_trk_g0_5
T_25_17_wire_mult/lc_6/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_4/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_18_11_sp4_v_t_44
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_22_11_sp4_v_t_41
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_19_15_sp4_h_l_4
T_22_11_sp4_v_t_41
T_21_12_lc_trk_g3_1
T_21_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_26
T_15_11_wire_logic_cluster/lc_2/cout
T_15_11_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_26_c_RNI0LUS
T_15_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_43
T_16_7_sp4_h_l_6
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_2_sp12_v_t_22
T_15_3_lc_trk_g2_6
T_15_3_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_0_23
T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g2_5
T_14_11_wire_logic_cluster/lc_7/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g2_5
T_14_11_wire_logic_cluster/lc_4/in_3

T_14_11_wire_logic_cluster/lc_5/out
T_14_7_sp4_v_t_47
T_15_7_sp4_h_l_3
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_cry_1_0
T_20_15_wire_logic_cluster/lc_5/cout
T_20_15_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_pid_prereg_0_5
T_15_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_1/in_3

T_15_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_5/in_3

T_15_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_3/in_3

End 

Net : drone_altitude_i_9
T_9_19_wire_logic_cluster/lc_7/out
T_0_19_sp12_h_l_2
T_4_19_lc_trk_g1_5
T_4_19_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_9
T_10_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_axb_8_l_ofxZ0
T_14_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_20_16_sp4_h_l_8
T_20_16_lc_trk_g0_5
T_20_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_regZ0Z_9
T_15_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_42
T_15_20_lc_trk_g0_7
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_224
T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_17_16_sp4_h_l_9
T_16_16_sp4_v_t_38
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_7/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_20_16_sp4_v_t_40
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_i_reg_9_1_16
T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : drone_H_disp_side_i_8
T_10_16_wire_logic_cluster/lc_2/out
T_10_16_sp4_h_l_9
T_14_16_sp4_h_l_0
T_18_16_sp4_h_l_3
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_8
T_11_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_cry_1
T_20_15_wire_logic_cluster/lc_1/cout
T_20_15_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_i_reg_9_rn_1_15
T_13_18_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_1
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.N_40_0_i_i_o2_0
T_21_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_1
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_5/in_3

T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_2
T_20_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g2_2
T_21_16_input_2_2
T_21_16_wire_logic_cluster/lc_2/in_2

T_20_15_wire_logic_cluster/lc_2/out
T_20_5_sp12_v_t_23
T_21_17_sp12_h_l_0
T_25_17_lc_trk_g0_3
T_25_17_wire_mult/mult/A_2

T_20_15_wire_logic_cluster/lc_2/out
T_21_12_sp4_v_t_45
T_22_12_sp4_h_l_8
T_25_12_sp4_h_r_8
T_25_12_lc_trk_g1_0
T_25_12_wire_mult/mult/A_2

T_20_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_36
T_17_14_sp4_h_l_7
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_36
T_17_18_sp4_h_l_1
T_13_18_sp4_h_l_9
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_15_15_sp12_h_l_0
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_36
T_17_14_sp4_h_l_7
T_13_14_sp4_h_l_3
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_15_15_sp12_h_l_0
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_109
T_17_20_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_39
T_14_18_sp4_h_l_2
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_13
T_15_28_wire_logic_cluster/lc_5/out
T_15_21_sp12_v_t_22
T_4_21_sp12_h_l_1
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_6/in_3

T_15_28_wire_logic_cluster/lc_5/out
T_15_27_lc_trk_g0_5
T_15_27_wire_logic_cluster/lc_0/in_1

T_15_28_wire_logic_cluster/lc_5/out
T_15_21_sp12_v_t_22
T_4_21_sp12_h_l_1
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_7/in_0

T_15_28_wire_logic_cluster/lc_5/out
T_15_28_lc_trk_g2_5
T_15_28_wire_logic_cluster/lc_6/in_3

T_15_28_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g3_5
T_14_28_wire_logic_cluster/lc_3/in_3

T_15_28_wire_logic_cluster/lc_5/out
T_14_27_lc_trk_g2_5
T_14_27_wire_logic_cluster/lc_2/in_3

T_15_28_wire_logic_cluster/lc_5/out
T_16_28_lc_trk_g0_5
T_16_28_wire_logic_cluster/lc_2/in_1

T_15_28_wire_logic_cluster/lc_5/out
T_15_28_lc_trk_g2_5
T_15_28_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_esr_RNIETB61Z0Z_13
T_13_21_wire_logic_cluster/lc_6/out
T_13_21_sp4_h_l_1
T_16_21_sp4_v_t_43
T_16_25_lc_trk_g0_6
T_16_25_wire_logic_cluster/lc_3/in_1

T_13_21_wire_logic_cluster/lc_6/out
T_13_21_sp4_h_l_1
T_16_21_sp4_v_t_43
T_16_25_lc_trk_g0_6
T_16_25_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIK42C6Z0Z_14_cascade_
T_16_25_wire_logic_cluster/lc_3/ltout
T_16_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_11
T_21_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_5
T_17_10_sp4_h_l_8
T_16_10_lc_trk_g1_0
T_16_10_wire_logic_cluster/lc_6/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_5
T_22_10_lc_trk_g3_5
T_22_10_wire_logic_cluster/lc_5/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_5
T_22_10_lc_trk_g3_5
T_22_10_wire_logic_cluster/lc_7/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_5
T_21_10_lc_trk_g1_0
T_21_10_wire_logic_cluster/lc_6/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_5
T_22_10_lc_trk_g3_5
T_22_10_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_20_16_0_
T_20_16_wire_logic_cluster/carry_in_mux/cout
T_20_16_wire_logic_cluster/lc_0/in_3

Net : pid_side.m11_2_03_3_i_3
T_18_11_wire_logic_cluster/lc_7/out
T_17_11_sp4_h_l_6
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_3/in_3

T_18_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g2_7
T_18_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_229
T_20_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_2
T_18_10_sp4_v_t_39
T_18_11_lc_trk_g3_7
T_18_11_wire_logic_cluster/lc_7/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_2
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_8
T_20_16_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_5/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_41
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_41
T_22_17_sp4_h_l_10
T_25_17_sp4_h_r_1
T_25_17_lc_trk_g0_1
T_25_17_wire_mult/mult/A_8

T_20_16_wire_logic_cluster/lc_0/out
T_20_16_sp4_h_l_5
T_23_12_sp4_v_t_46
T_24_12_sp4_h_l_4
T_25_12_lc_trk_g3_4
T_25_12_wire_mult/mult/A_8

T_20_16_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_17_14_lc_trk_g1_1
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

T_20_16_wire_logic_cluster/lc_0/out
T_20_16_sp4_h_l_5
T_22_16_lc_trk_g2_0
T_22_16_wire_logic_cluster/lc_0/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_44
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g1_3
T_20_12_input_2_2
T_20_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_156
T_17_14_wire_logic_cluster/lc_5/out
T_18_14_sp4_h_l_10
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_39
T_14_12_sp4_h_l_2
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_6/in_3

T_17_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_39
T_18_12_sp4_h_l_2
T_22_12_sp4_h_l_10
T_22_12_lc_trk_g1_7
T_22_12_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.O_0_10
T_0_16_wire_mult/lc_2/out
T_0_16_sp12_h_l_11
T_6_16_sp12_v_t_23
T_7_28_sp12_h_l_0
T_12_28_lc_trk_g1_4
T_12_28_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_0_19
T_18_7_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g0_6
T_17_8_wire_logic_cluster/lc_7/in_3

T_18_7_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g0_6
T_17_8_wire_logic_cluster/lc_5/in_3

T_18_7_wire_logic_cluster/lc_6/out
T_16_7_sp4_h_l_9
T_15_7_sp4_v_t_38
T_12_11_sp4_h_l_8
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_24
T_15_11_wire_logic_cluster/lc_0/cout
T_15_11_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_i_reg_esr_RNISESSZ0Z_25
T_15_11_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_39
T_16_7_sp4_h_l_2
T_18_7_lc_trk_g2_7
T_18_7_wire_logic_cluster/lc_6/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g0_1
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNII83B3Z0Z_21
T_17_8_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_38
T_16_7_lc_trk_g0_3
T_16_7_input_2_3
T_16_7_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_225
T_21_17_wire_logic_cluster/lc_2/out
T_21_7_sp12_v_t_23
T_21_13_lc_trk_g3_4
T_21_13_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_7_sp12_v_t_23
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_27
T_16_7_wire_logic_cluster/lc_4/cout
T_16_7_wire_logic_cluster/lc_5/in_3

Net : pid_front.un1_pid_prereg_0_8
T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_2/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g3_5
T_12_25_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIQOPM6Z0Z_18
T_12_25_wire_logic_cluster/lc_2/out
T_12_25_sp4_h_l_9
T_13_25_lc_trk_g3_1
T_13_25_input_2_6
T_13_25_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_1_13
T_25_16_wire_mult/mult/O_13
T_25_14_sp4_v_t_39
T_22_14_sp4_h_l_8
T_21_10_sp4_v_t_45
T_18_10_sp4_h_l_2
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_5
T_20_15_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_46
T_22_15_sp4_h_l_5
T_25_15_sp4_v_t_47
T_25_17_lc_trk_g2_2
T_25_17_wire_mult/lc_5/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_46
T_22_15_sp4_h_l_5
T_25_11_sp4_v_t_46
T_25_12_lc_trk_g2_6
T_25_12_wire_mult/lc_5/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_10
T_17_15_sp4_h_l_10
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g1_5
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

T_20_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_47
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_47
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_19_15_sp4_h_l_2
T_18_15_sp4_v_t_39
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_10
T_17_15_sp4_h_l_10
T_16_11_sp4_v_t_47
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_10
T_17_15_sp4_h_l_10
T_16_11_sp4_v_t_38
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_cry_0_0
T_20_15_wire_logic_cluster/lc_4/cout
T_20_15_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_cry_2
T_20_15_wire_logic_cluster/lc_2/cout
T_20_15_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_i_regZ0Z_5
T_21_14_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_37
T_18_12_sp4_h_l_6
T_17_8_sp4_v_t_46
T_14_8_sp4_h_l_11
T_15_8_lc_trk_g2_3
T_15_8_input_2_5
T_15_8_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_40_0_i_i_o2_1
T_21_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_3
T_18_16_sp4_v_t_38
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_3
T_20_15_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_6
T_25_15_sp4_v_t_43
T_25_17_lc_trk_g2_6
T_25_17_wire_mult/lc_3/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_6
T_25_11_sp4_v_t_37
T_25_12_lc_trk_g3_5
T_25_12_wire_mult/lc_3/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g0_3
T_20_14_input_2_3
T_20_14_wire_logic_cluster/lc_3/in_2

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g2_3
T_21_14_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_14_lc_trk_g1_6
T_17_14_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_38
T_17_14_sp4_h_l_9
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_cry_4
T_20_16_wire_logic_cluster/lc_0/cout
T_20_16_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_9
T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_42
T_21_17_sp4_h_l_7
T_25_17_sp4_h_l_3
T_25_17_lc_trk_g0_6
T_25_17_wire_mult/lc_1/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_22_12_sp4_v_t_41
T_23_12_sp4_h_l_4
T_25_12_lc_trk_g3_1
T_25_12_wire_mult/lc_1/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_39
T_20_13_lc_trk_g3_7
T_20_13_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_39
T_20_13_lc_trk_g3_7
T_20_13_input_2_2
T_20_13_wire_logic_cluster/lc_2/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_39
T_17_12_sp4_h_l_2
T_16_8_sp4_v_t_42
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_0/in_0

T_20_16_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_regZ0Z_1
T_15_12_wire_logic_cluster/lc_0/out
T_15_0_span12_vert_23
T_15_8_lc_trk_g3_0
T_15_8_input_2_1
T_15_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.un1_pid_prereg_0_20
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_6/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_acummZ0Z_12
T_18_22_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_43
T_15_20_sp4_h_l_6
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_20
T_13_25_wire_logic_cluster/lc_5/cout
T_13_25_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_i_acummZ0Z_8
T_16_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.PPM_STATE_fastZ0Z_0
T_5_1_wire_logic_cluster/lc_2/out
T_5_0_span4_vert_36
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.PPM_STATE_fast_RNICIABZ0Z_0
T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_9_5_lc_trk_g0_5
T_9_5_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_0_span4_vert_14
T_9_1_lc_trk_g1_6
T_9_1_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_9_5_lc_trk_g0_5
T_9_5_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_0_span4_vert_14
T_9_1_lc_trk_g1_6
T_9_1_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_0_span4_vert_29
T_7_1_lc_trk_g0_5
T_7_1_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_0_span4_vert_29
T_7_1_lc_trk_g0_5
T_7_1_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_8
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_8
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_8
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_0_3_sp12_h_l_2
T_10_3_sp12_v_t_22
T_10_4_lc_trk_g2_6
T_10_4_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_8
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_8
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_0_3_sp12_h_l_2
T_10_3_sp12_v_t_22
T_10_4_lc_trk_g2_6
T_10_4_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_10_2_sp4_h_l_3
T_12_2_lc_trk_g2_6
T_12_2_input_2_0
T_12_2_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_0_span4_vert_29
T_7_1_lc_trk_g0_5
T_7_1_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_9_7_sp4_h_l_5
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_9_7_sp4_h_l_5
T_9_7_lc_trk_g0_0
T_9_7_input_2_6
T_9_7_wire_logic_cluster/lc_6/in_2

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_9_7_sp4_h_l_5
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_11
T_8_3_sp4_v_t_46
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_10_2_sp4_h_l_3
T_12_2_lc_trk_g3_6
T_12_2_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_27
T_15_11_wire_logic_cluster/lc_3/cout
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_0_26
T_18_7_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g2_7
T_17_7_wire_logic_cluster/lc_7/in_0

T_18_7_wire_logic_cluster/lc_7/out
T_18_7_sp4_h_l_3
T_17_7_lc_trk_g1_3
T_17_7_wire_logic_cluster/lc_4/in_0

T_18_7_wire_logic_cluster/lc_7/out
T_18_7_sp4_h_l_3
T_17_7_lc_trk_g1_3
T_17_7_input_2_4
T_17_7_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_24
T_17_7_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g0_5
T_18_7_wire_logic_cluster/lc_4/in_3

T_17_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g2_5
T_17_7_input_2_7
T_17_7_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_303
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_4_4_sp4_h_l_4
T_8_4_sp4_h_l_4
T_7_4_sp4_v_t_47
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_4_4_sp4_h_l_4
T_8_4_sp4_h_l_4
T_9_4_lc_trk_g3_4
T_9_4_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_4_4_sp4_h_l_4
T_8_4_sp4_h_l_4
T_7_4_sp4_v_t_47
T_7_7_lc_trk_g1_7
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_39
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_6_3_sp4_h_l_2
T_9_0_span4_vert_32
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_4_4_sp4_h_l_4
T_8_4_sp4_h_l_4
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_39
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_39
T_8_5_lc_trk_g1_2
T_8_5_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_8_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_27_c_RNI1NVS
T_15_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_45
T_16_7_sp4_h_l_8
T_18_7_lc_trk_g2_5
T_18_7_input_2_7
T_18_7_wire_logic_cluster/lc_7/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_45
T_16_7_sp4_h_l_8
T_18_7_lc_trk_g2_5
T_18_7_input_2_3
T_18_7_wire_logic_cluster/lc_3/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIL76H6Z0Z_8
T_4_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_5
T_9_0_span12_vert_10
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNITP9B3Z0Z_21
T_18_7_wire_logic_cluster/lc_4/out
T_17_7_sp4_h_l_0
T_16_7_lc_trk_g0_0
T_16_7_input_2_6
T_16_7_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_8
T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIRLKM6Z0Z_21
T_17_7_wire_logic_cluster/lc_7/out
T_16_7_lc_trk_g2_7
T_16_7_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.O_1_14
T_25_16_wire_mult/lc_6/out
T_25_15_sp4_v_t_44
T_25_11_sp4_v_t_44
T_22_11_sp4_h_l_3
T_22_11_lc_trk_g1_6
T_22_11_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_9
T_11_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_3/in_3

End 

Net : drone_H_disp_side_i_9
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_sp4_h_l_11
T_14_16_sp4_h_l_11
T_18_16_sp4_h_l_11
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_1
T_4_18_wire_logic_cluster/lc_1/out
T_5_18_sp4_h_l_2
T_4_18_sp4_v_t_39
T_1_18_sp4_h_l_8
T_0_14_sp4_v_t_45
T_0_10_sp4_v_t_45
T_0_6_sp4_v_t_45
T_0_7_lc_trk_g3_5
T_0_7_wire_mult/mult/A_1

T_4_18_wire_logic_cluster/lc_1/out
T_5_18_sp4_h_l_2
T_4_18_sp4_v_t_39
T_1_18_sp4_h_l_8
T_0_14_sp4_v_t_45
T_0_10_sp4_v_t_45
T_0_12_lc_trk_g2_0
T_0_12_wire_mult/mult/A_1

T_4_18_wire_logic_cluster/lc_1/out
T_5_18_sp4_h_l_2
T_4_18_sp4_v_t_39
T_1_22_sp4_h_l_2
T_0_22_sp4_v_t_45
T_0_25_lc_trk_g1_5
T_0_25_wire_mult/mult/A_1

End 

Net : pid_alt.error_cry_0
T_4_18_wire_logic_cluster/lc_0/cout
T_4_18_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_p_regZ0Z_13
T_15_27_wire_logic_cluster/lc_3/out
T_15_27_sp4_h_l_11
T_15_27_lc_trk_g0_6
T_15_27_wire_logic_cluster/lc_0/in_0

T_15_27_wire_logic_cluster/lc_3/out
T_15_27_sp4_h_l_11
T_14_23_sp4_v_t_41
T_14_19_sp4_v_t_42
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_6/in_1

T_15_27_wire_logic_cluster/lc_3/out
T_15_27_sp4_h_l_11
T_14_23_sp4_v_t_41
T_14_19_sp4_v_t_42
T_13_21_lc_trk_g0_7
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

T_15_27_wire_logic_cluster/lc_3/out
T_15_28_lc_trk_g0_3
T_15_28_wire_logic_cluster/lc_6/in_1

T_15_27_wire_logic_cluster/lc_3/out
T_14_28_lc_trk_g1_3
T_14_28_wire_logic_cluster/lc_3/in_1

T_15_27_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g2_3
T_14_27_wire_logic_cluster/lc_2/in_1

T_15_27_wire_logic_cluster/lc_3/out
T_16_28_lc_trk_g3_3
T_16_28_wire_logic_cluster/lc_2/in_0

T_15_27_wire_logic_cluster/lc_3/out
T_15_28_lc_trk_g0_3
T_15_28_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNINEHM6Z0Z_21
T_17_7_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g2_6
T_16_7_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_d_reg_fast_esr_RNIR9PO_0Z0Z_13
T_15_27_wire_logic_cluster/lc_0/out
T_16_24_sp4_v_t_41
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_6/in_0

T_15_27_wire_logic_cluster/lc_0/out
T_16_24_sp4_v_t_41
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_3/in_3

T_15_27_wire_logic_cluster/lc_0/out
T_16_24_sp4_v_t_41
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_0_25
T_18_7_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g3_3
T_17_7_wire_logic_cluster/lc_6/in_0

T_18_7_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g3_3
T_17_7_wire_logic_cluster/lc_7/in_3

T_18_7_wire_logic_cluster/lc_3/out
T_18_7_sp4_h_l_11
T_17_7_lc_trk_g0_3
T_17_7_wire_logic_cluster/lc_4/in_1

T_18_7_wire_logic_cluster/lc_3/out
T_18_7_sp4_h_l_11
T_17_7_lc_trk_g0_3
T_17_7_wire_logic_cluster/lc_4/in_3

T_18_7_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g3_3
T_17_7_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_d_regZ0Z_13
T_15_27_wire_logic_cluster/lc_2/out
T_15_27_sp4_h_l_9
T_14_23_sp4_v_t_39
T_14_19_sp4_v_t_47
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_6/in_0

T_15_27_wire_logic_cluster/lc_2/out
T_15_27_sp4_h_l_9
T_14_23_sp4_v_t_39
T_14_19_sp4_v_t_47
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_7/in_3

T_15_27_wire_logic_cluster/lc_2/out
T_14_28_lc_trk_g1_2
T_14_28_wire_logic_cluster/lc_3/in_0

T_15_27_wire_logic_cluster/lc_2/out
T_15_28_lc_trk_g0_2
T_15_28_wire_logic_cluster/lc_6/in_0

T_15_27_wire_logic_cluster/lc_2/out
T_14_27_lc_trk_g2_2
T_14_27_wire_logic_cluster/lc_2/in_0

T_15_27_wire_logic_cluster/lc_2/out
T_15_28_lc_trk_g0_2
T_15_28_wire_logic_cluster/lc_0/in_0

T_15_27_wire_logic_cluster/lc_2/out
T_15_28_lc_trk_g0_2
T_15_28_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_regZ0Z_12
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_38
T_14_20_sp4_h_l_3
T_15_20_lc_trk_g3_3
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_reg_esr_RNIQBRSZ0Z_24
T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_16_8_sp4_h_l_5
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_16_8_sp4_h_l_5
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_0_18
T_17_8_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g0_4
T_17_8_wire_logic_cluster/lc_7/in_1

T_17_8_wire_logic_cluster/lc_4/out
T_17_7_sp4_v_t_40
T_14_11_sp4_h_l_10
T_14_11_lc_trk_g0_7
T_14_11_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_15_11_0_
T_15_11_wire_logic_cluster/carry_in_mux/cout
T_15_11_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_d_reg_prev_esr_RNISHTJ9Z0Z_14
T_15_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g0_3
T_16_6_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.un1_pid_prereg_0_3
T_15_6_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_3/in_3

T_15_6_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g1_4
T_15_7_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_reg_esr_RNIUFQRZ0Z_17
T_15_10_wire_logic_cluster/lc_1/out
T_15_0_span12_vert_21
T_15_6_lc_trk_g3_2
T_15_6_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_39
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_39
T_12_6_sp4_h_l_8
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_16
T_15_10_wire_logic_cluster/lc_0/cout
T_15_10_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_0_cry_26
T_16_7_wire_logic_cluster/lc_3/cout
T_16_7_wire_logic_cluster/lc_4/in_3

Net : pid_side.N_206
T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_17_14_sp4_h_l_0
T_16_10_sp4_v_t_37
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_15_10_0_
T_15_10_wire_logic_cluster/carry_in_mux/cout
T_15_10_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_i_reg_esr_RNISCPRZ0Z_16
T_15_10_wire_logic_cluster/lc_0/out
T_15_0_span12_vert_19
T_15_6_lc_trk_g3_0
T_15_6_wire_logic_cluster/lc_0/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_15_0_span12_vert_19
T_15_6_lc_trk_g3_0
T_15_6_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_15_0_span12_vert_19
T_15_4_lc_trk_g2_4
T_15_4_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_0_1
T_15_6_wire_logic_cluster/lc_0/out
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_7/in_3

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI2SL2GZ0Z_12
T_15_6_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g0_7
T_16_6_input_2_1
T_16_6_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.O_5_15
T_0_24_wire_mult/lc_7/out
T_1_23_lc_trk_g3_7
T_1_23_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.un1_pid_prereg_0_1
T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_6/in_1

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_i_reg_esr_RNI8IEUZ0Z_16
T_15_21_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_45
T_15_23_sp4_v_t_46
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_45
T_15_23_sp4_v_t_46
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_2/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_45
T_16_23_sp4_h_l_8
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_15_21_0_
T_15_21_wire_logic_cluster/carry_in_mux/cout
T_15_21_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_p_reg_esr_RNIA6C3NZ0Z_14
T_14_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_44
T_13_25_lc_trk_g2_1
T_13_25_input_2_1
T_13_25_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_regZ0Z_4
T_22_12_wire_logic_cluster/lc_4/out
T_22_8_sp4_v_t_45
T_19_8_sp4_h_l_8
T_15_8_sp4_h_l_11
T_15_8_lc_trk_g0_6
T_15_8_input_2_4
T_15_8_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_regZ0Z_6
T_17_14_wire_logic_cluster/lc_3/out
T_17_5_sp12_v_t_22
T_17_8_sp4_v_t_42
T_14_8_sp4_h_l_7
T_15_8_lc_trk_g3_7
T_15_8_input_2_6
T_15_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.O_3_14
T_0_6_wire_mult/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_15
T_9_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_14
T_9_3_wire_logic_cluster/lc_6/cout
T_9_3_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_acummZ0Z_13
T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_17_sp4_v_t_43
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_5/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_17_sp4_v_t_43
T_15_20_lc_trk_g1_3
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_17_sp4_v_t_43
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_7/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_input_2_1
T_15_22_wire_logic_cluster/lc_1/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_input_2_3
T_15_22_wire_logic_cluster/lc_3/in_2

T_11_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_0
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_19
T_15_10_wire_logic_cluster/lc_3/cout
T_15_10_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_i_reg_esr_RNIRGURZ0Z_20
T_15_10_wire_logic_cluster/lc_4/out
T_16_6_sp4_v_t_44
T_16_8_lc_trk_g3_1
T_16_8_wire_logic_cluster/lc_3/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_4/out
T_15_2_sp12_v_t_23
T_15_4_lc_trk_g3_4
T_15_4_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_reg_esr_RNIGRJRZ0Z_11
T_15_9_wire_logic_cluster/lc_3/out
T_15_9_sp4_h_l_11
T_18_9_sp4_v_t_41
T_18_13_sp4_v_t_37
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_7/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_15_9_sp4_h_l_11
T_18_5_sp4_v_t_46
T_18_8_lc_trk_g1_6
T_18_8_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_3/out
T_15_9_sp4_h_l_11
T_14_5_sp4_v_t_41
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_3/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_15_9_sp4_h_l_11
T_18_9_sp4_v_t_41
T_15_9_sp4_h_l_4
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_10
T_15_9_wire_logic_cluster/lc_2/cout
T_15_9_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_d_reg_prev_esr_RNI675Q4Z0Z_17
T_16_9_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_46
T_16_4_sp4_v_t_46
T_16_6_lc_trk_g2_3
T_16_6_input_2_5
T_16_6_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_pid_prereg_0_6
T_16_9_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g0_4
T_16_9_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g2_4
T_17_8_input_2_6
T_17_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_17
T_15_10_wire_logic_cluster/lc_1/cout
T_15_10_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_d_reg_prev_esr_RNITU3P4_0Z0Z_10
T_17_15_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_38
T_17_8_sp4_v_t_43
T_17_4_sp4_v_t_39
T_16_5_lc_trk_g2_7
T_16_5_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_39
T_15_12_sp4_h_l_8
T_18_8_sp4_v_t_45
T_18_9_lc_trk_g2_5
T_18_9_input_2_5
T_18_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIPUAR4Z0Z_19
T_16_8_wire_logic_cluster/lc_2/out
T_16_5_sp4_v_t_44
T_16_6_lc_trk_g3_4
T_16_6_input_2_7
T_16_6_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_reg_esr_RNI0JRRZ0Z_18
T_15_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g3_2
T_16_9_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_15_6_sp4_v_t_41
T_15_7_lc_trk_g2_1
T_15_7_wire_logic_cluster/lc_6/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_15_9_sp4_v_t_36
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_pid_prereg_0_10
T_16_8_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g0_3
T_16_8_wire_logic_cluster/lc_2/in_3

T_16_8_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g2_3
T_17_7_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g2_3
T_17_7_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_p_reg_esr_RNICN0DDZ0Z_15
T_15_25_wire_logic_cluster/lc_5/out
T_14_25_sp4_h_l_2
T_13_25_lc_trk_g0_2
T_13_25_wire_logic_cluster/lc_3/in_1

End 

Net : drone_altitude_i_11
T_11_19_wire_logic_cluster/lc_2/out
T_9_19_sp4_h_l_1
T_5_19_sp4_h_l_1
T_4_19_lc_trk_g1_1
T_4_19_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_11
T_10_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_4_14
T_0_11_wire_mult/lc_6/out
T_0_10_sp4_v_t_44
T_1_10_sp4_h_l_2
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_19
T_13_25_wire_logic_cluster/lc_4/cout
T_13_25_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_i_reg_esr_RNI2MSRZ0Z_19
T_15_10_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_3/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_6/in_0

T_15_10_wire_logic_cluster/lc_3/out
T_15_1_sp12_v_t_22
T_15_4_lc_trk_g2_2
T_15_4_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_21
T_15_10_wire_logic_cluster/lc_5/cout
T_15_10_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_reg_esr_RNIM5PSZ0Z_22
T_15_10_wire_logic_cluster/lc_6/out
T_16_7_sp4_v_t_37
T_17_7_sp4_h_l_5
T_17_7_lc_trk_g1_0
T_17_7_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_6/out
T_15_4_sp12_v_t_23
T_15_0_span12_vert_7
T_15_3_lc_trk_g2_3
T_15_3_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_18
T_15_10_wire_logic_cluster/lc_2/cout
T_15_10_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_pid_prereg_0_8
T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g2_3
T_17_8_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_14_9_sp4_h_l_3
T_17_5_sp4_v_t_44
T_17_7_lc_trk_g2_1
T_17_7_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un1_pid_prereg_0_13
T_17_7_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g2_2
T_17_7_wire_logic_cluster/lc_1/in_1

T_17_7_wire_logic_cluster/lc_2/out
T_16_8_lc_trk_g0_2
T_16_8_input_2_0
T_16_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI2BI34Z0Z_21
T_17_7_wire_logic_cluster/lc_1/out
T_17_7_sp4_h_l_7
T_16_7_lc_trk_g0_7
T_16_7_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIIOAQ4Z0Z_18
T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_14_6_sp4_h_l_8
T_16_6_lc_trk_g3_5
T_16_6_input_2_6
T_16_6_wire_logic_cluster/lc_6/in_2

End 

Net : drone_altitude_13
T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_axbZ0Z_13
T_11_18_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_40
T_8_19_sp4_h_l_10
T_4_19_sp4_h_l_6
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_reg_fastZ0Z_12
T_21_11_wire_logic_cluster/lc_5/out
T_19_11_sp4_h_l_7
T_18_7_sp4_v_t_37
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_6/in_3

T_21_11_wire_logic_cluster/lc_5/out
T_19_11_sp4_h_l_7
T_18_11_sp4_v_t_36
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_5/in_3

T_21_11_wire_logic_cluster/lc_5/out
T_19_11_sp4_h_l_7
T_18_7_sp4_v_t_37
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_3/in_0

T_21_11_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_d_reg_fast_esr_RNIPHKNZ0Z_12
T_17_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_cry_3
T_20_15_wire_logic_cluster/lc_3/cout
T_20_15_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_d_regZ0Z_11
T_22_11_wire_logic_cluster/lc_4/out
T_22_10_lc_trk_g1_4
T_22_10_wire_logic_cluster/lc_5/in_0

T_22_11_wire_logic_cluster/lc_4/out
T_22_10_lc_trk_g1_4
T_22_10_wire_logic_cluster/lc_7/in_0

T_22_11_wire_logic_cluster/lc_4/out
T_21_10_lc_trk_g2_4
T_21_10_wire_logic_cluster/lc_6/in_0

T_22_11_wire_logic_cluster/lc_4/out
T_22_10_lc_trk_g1_4
T_22_10_wire_logic_cluster/lc_6/in_3

T_22_11_wire_logic_cluster/lc_4/out
T_21_10_lc_trk_g2_4
T_21_10_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_4
T_20_15_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_40
T_17_14_sp4_h_l_5
T_16_10_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_36
T_22_13_sp4_h_l_1
T_25_9_sp4_v_t_42
T_25_12_lc_trk_g1_2
T_25_12_wire_mult/lc_4/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_36
T_22_17_sp4_h_l_1
T_25_17_sp4_h_r_4
T_25_17_lc_trk_g1_4
T_25_17_wire_mult/lc_4/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_40
T_17_14_sp4_h_l_5
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_4/in_1

T_20_15_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_40
T_17_14_sp4_h_l_5
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_18_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.m7_2_01_cascade_
T_21_16_wire_logic_cluster/lc_5/ltout
T_21_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_1Z0Z_19
T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g1_4
T_22_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_27_0_i_i_0
T_16_12_wire_logic_cluster/lc_3/out
T_14_12_sp4_h_l_3
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_41
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un4_error_i_reg_29_ns_rn_0
T_21_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g1_6
T_22_16_wire_logic_cluster/lc_4/in_3

T_21_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g1_6
T_22_16_input_2_5
T_22_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI620Q4Z0Z_15
T_15_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g0_5
T_16_6_input_2_3
T_16_6_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.un1_pid_prereg_0_2
T_15_6_wire_logic_cluster/lc_2/out
T_15_6_lc_trk_g0_2
T_15_6_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_2/out
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.O_0_13
T_0_16_wire_mult/lc_5/out
T_1_16_sp4_h_l_10
T_5_16_sp4_h_l_1
T_8_12_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_regZ0Z_13
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_11
T_14_20_sp4_h_l_2
T_15_20_lc_trk_g3_2
T_15_20_input_2_5
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_1
T_20_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g2_1
T_21_16_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_47
T_21_17_sp4_h_l_10
T_25_17_sp4_h_l_6
T_25_17_lc_trk_g1_3
T_25_17_wire_mult/mult/A_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_21_12_sp4_h_l_0
T_25_12_sp4_h_l_3
T_25_12_lc_trk_g0_6
T_25_12_wire_mult/mult/A_1

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g1_1
T_21_15_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_17_16_sp4_h_l_0
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_47
T_17_13_sp4_h_l_10
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g1_1
T_21_15_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_17_16_sp4_h_l_0
T_16_12_sp4_v_t_37
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_17_16_sp4_h_l_0
T_16_12_sp4_v_t_37
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_i_regZ0Z_3
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_5
T_15_8_sp4_h_l_1
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_5
T_11_8_lc_trk_g0_0
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_cry_0
T_20_15_wire_logic_cluster/lc_0/cout
T_20_15_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_0_axb_30
T_17_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g2_4
T_16_7_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI8N8M6Z0Z_21
T_14_11_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_41
T_15_7_sp4_h_l_9
T_16_7_lc_trk_g3_1
T_16_7_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_regZ0Z_1
T_23_11_wire_logic_cluster/lc_0/out
T_20_11_sp12_h_l_0
T_20_11_lc_trk_g0_3
T_20_11_input_2_5
T_20_11_wire_logic_cluster/lc_5/in_2

T_23_11_wire_logic_cluster/lc_0/out
T_20_11_sp12_h_l_0
T_20_11_lc_trk_g0_3
T_20_11_input_2_1
T_20_11_wire_logic_cluster/lc_1/in_2

T_23_11_wire_logic_cluster/lc_0/out
T_23_7_sp12_v_t_23
T_12_7_sp12_h_l_0
T_18_7_lc_trk_g0_7
T_18_7_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNI0B4M6Z0Z_21
T_17_8_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_162_cascade_
T_21_14_wire_logic_cluster/lc_1/ltout
T_21_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIG3DM6Z0Z_21
T_14_11_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_45
T_15_7_sp4_h_l_8
T_16_7_lc_trk_g3_0
T_16_7_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI905J4Z0Z_1
T_20_11_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_40
T_20_4_sp4_v_t_45
T_17_4_sp4_h_l_8
T_16_4_lc_trk_g0_0
T_16_4_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_reg_esr_RNIIQL11_0Z0Z_1
T_20_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIBGIE2Z0Z_1
T_20_11_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_11
T_25_24_wire_mult/mult/O_11
T_25_23_sp12_v_t_22
T_14_23_sp12_h_l_1
T_20_23_lc_trk_g0_6
T_20_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_25
T_16_7_wire_logic_cluster/lc_2/cout
T_16_7_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_d_reg_prev_esr_RNIC7HE7Z0Z_21
T_16_8_wire_logic_cluster/lc_0/out
T_16_5_sp4_v_t_40
T_16_7_lc_trk_g3_5
T_16_7_input_2_0
T_16_7_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_22
T_15_10_wire_logic_cluster/lc_6/cout
T_15_10_wire_logic_cluster/lc_7/in_3

Net : pid_side.un1_pid_prereg_0_15
T_16_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g2_5
T_16_8_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g0_5
T_17_8_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.un1_pid_prereg_0_17
T_17_8_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g3_0
T_16_8_wire_logic_cluster/lc_4/in_3

T_17_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g3_0
T_17_8_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_i_reg_esr_RNIO8QSZ0Z_23
T_15_10_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_43
T_16_8_sp4_h_l_6
T_16_8_lc_trk_g1_3
T_16_8_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_43
T_16_8_sp4_h_l_6
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_39
T_16_3_sp4_v_t_40
T_15_4_lc_trk_g3_0
T_15_4_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIE21B3Z0Z_21
T_16_8_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g0_4
T_16_7_input_2_2
T_16_7_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_11
T_17_27_wire_logic_cluster/lc_7/out
T_16_26_lc_trk_g2_7
T_16_26_wire_logic_cluster/lc_5/in_0

T_17_27_wire_logic_cluster/lc_7/out
T_16_26_lc_trk_g2_7
T_16_26_wire_logic_cluster/lc_4/in_3

T_17_27_wire_logic_cluster/lc_7/out
T_17_24_sp4_v_t_38
T_14_24_sp4_h_l_9
T_16_24_lc_trk_g2_4
T_16_24_wire_logic_cluster/lc_3/in_3

T_17_27_wire_logic_cluster/lc_7/out
T_17_24_sp4_v_t_38
T_14_24_sp4_h_l_9
T_16_24_lc_trk_g2_4
T_16_24_wire_logic_cluster/lc_2/in_0

T_17_27_wire_logic_cluster/lc_7/out
T_17_27_lc_trk_g1_7
T_17_27_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_594
T_18_19_wire_logic_cluster/lc_7/out
T_18_14_sp12_v_t_22
T_18_2_sp12_v_t_22
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_14_sp12_v_t_22
T_18_15_sp4_v_t_44
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_14_sp12_v_t_22
T_18_15_sp4_v_t_44
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_19_16_sp4_v_t_39
T_16_16_sp4_h_l_2
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.m19_2_03_0_0
T_18_11_wire_logic_cluster/lc_2/out
T_18_9_sp12_v_t_23
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_d_reg_fastZ0Z_12
T_17_26_wire_logic_cluster/lc_6/out
T_16_26_lc_trk_g2_6
T_16_26_wire_logic_cluster/lc_1/in_3

T_17_26_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_0/in_0

T_17_26_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_1/in_1

T_17_26_wire_logic_cluster/lc_6/out
T_17_24_sp4_v_t_41
T_14_28_sp4_h_l_9
T_15_28_lc_trk_g3_1
T_15_28_input_2_0
T_15_28_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_2394_i
T_16_26_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g1_1
T_16_25_wire_logic_cluster/lc_5/in_1

T_16_26_wire_logic_cluster/lc_1/out
T_16_26_lc_trk_g2_1
T_16_26_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_p_regZ0Z_12
T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_6/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_3/in_1

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_17_10_lc_trk_g1_3
T_17_10_input_2_2
T_17_10_wire_logic_cluster/lc_2/in_2

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_21_10_lc_trk_g1_3
T_21_10_wire_logic_cluster/lc_7/in_3

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_7/in_1

T_24_10_wire_logic_cluster/lc_4/out
T_23_10_sp4_h_l_0
T_19_10_sp4_h_l_0
T_15_10_sp4_h_l_3
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_1/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_17_10_sp12_h_l_0
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.N_259_cascade_
T_16_15_wire_logic_cluster/lc_5/ltout
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_188
T_21_15_wire_logic_cluster/lc_5/out
T_13_15_sp12_h_l_1
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_2Z0Z_14
T_16_15_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_37
T_14_12_sp4_h_l_0
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_226
T_22_16_wire_logic_cluster/lc_0/out
T_22_12_sp4_v_t_37
T_19_12_sp4_h_l_0
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g0_0
T_22_17_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_45
T_21_18_lc_trk_g2_0
T_21_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.m21_2_03_0_0
T_18_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_14
T_9_3_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_13
T_9_3_wire_logic_cluster/lc_5/cout
T_9_3_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_d_reg_prevZ0Z_4
T_16_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_47
T_16_15_sp4_v_t_43
T_13_15_sp4_h_l_6
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_3/in_1

T_16_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_42
T_13_22_sp4_h_l_7
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_i_regZ0Z_14
T_17_17_wire_logic_cluster/lc_5/out
T_16_17_sp4_h_l_2
T_15_17_sp4_v_t_45
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_p_reg_esr_RNIUAE8Z0Z_4
T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp12_v_t_22
T_14_26_lc_trk_g2_1
T_14_26_wire_logic_cluster/lc_6/in_1

T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp12_v_t_22
T_14_26_lc_trk_g2_1
T_14_26_input_2_5
T_14_26_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_p_regZ0Z_11
T_16_27_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g0_3
T_16_26_input_2_5
T_16_26_wire_logic_cluster/lc_5/in_2

T_16_27_wire_logic_cluster/lc_3/out
T_16_26_lc_trk_g0_3
T_16_26_wire_logic_cluster/lc_4/in_1

T_16_27_wire_logic_cluster/lc_3/out
T_16_23_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_3/in_1

T_16_27_wire_logic_cluster/lc_3/out
T_17_27_lc_trk_g1_3
T_17_27_wire_logic_cluster/lc_3/in_1

T_16_27_wire_logic_cluster/lc_3/out
T_16_23_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_input_2_2
T_16_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNIB9N71Z0Z_5
T_14_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g2_7
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_p_reg_esr_RNIVOSG_0Z0Z_5
T_14_26_wire_logic_cluster/lc_6/out
T_14_20_sp12_v_t_23
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_7/in_1

T_14_26_wire_logic_cluster/lc_6/out
T_14_26_lc_trk_g1_6
T_14_26_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_d_reg_prev_fastZ0Z_12
T_16_26_wire_logic_cluster/lc_6/out
T_16_26_lc_trk_g0_6
T_16_26_wire_logic_cluster/lc_1/in_1

T_16_26_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g1_6
T_16_25_wire_logic_cluster/lc_0/in_3

T_16_26_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g1_6
T_16_25_wire_logic_cluster/lc_1/in_0

T_16_26_wire_logic_cluster/lc_6/out
T_16_25_sp4_v_t_44
T_15_28_lc_trk_g3_4
T_15_28_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_i_reg_9_sx_18
T_22_13_wire_logic_cluster/lc_6/out
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m22_2_03_0_0
T_22_17_wire_logic_cluster/lc_7/out
T_22_12_sp12_v_t_22
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_0_7
T_16_9_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNISR7K9Z0Z_16
T_17_8_wire_logic_cluster/lc_3/out
T_17_5_sp4_v_t_46
T_16_6_lc_trk_g3_6
T_16_6_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_3_13
T_0_6_wire_mult/lc_5/out
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.m19_2_03_0_1
T_20_17_wire_logic_cluster/lc_0/out
T_20_15_sp4_v_t_45
T_20_11_sp4_v_t_46
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_1
T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_47
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_1_3_sp12_h_l_1
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_1/out
T_1_3_sp12_h_l_1
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_47
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_42
T_5_1_lc_trk_g3_2
T_5_1_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.m51_0_o2_0
T_18_14_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.N_163_cascade_
T_16_11_wire_logic_cluster/lc_5/ltout
T_16_11_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_186
T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_17_14_sp4_h_l_3
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_6/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_263
T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.O_1_12
T_25_16_wire_mult/lc_4/out
T_25_12_sp4_v_t_45
T_22_12_sp4_h_l_2
T_21_8_sp4_v_t_39
T_21_9_lc_trk_g3_7
T_21_9_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_18
T_13_25_wire_logic_cluster/lc_3/cout
T_13_25_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_d_reg_prev_esr_RNISM2K9Z0Z_15
T_15_7_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g2_2
T_16_6_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_pid_prereg_0_5
T_15_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g3_6
T_15_7_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_14_7_sp4_h_l_4
T_17_7_sp4_v_t_44
T_17_8_lc_trk_g3_4
T_17_8_input_2_3
T_17_8_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_reg_esr_RNIK2OSZ0Z_21
T_15_10_wire_logic_cluster/lc_5/out
T_16_6_sp4_v_t_46
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_5/out
T_16_6_sp4_v_t_46
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_5/out
T_16_6_sp4_v_t_46
T_16_2_sp4_v_t_46
T_15_4_lc_trk_g0_0
T_15_4_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_20
T_15_10_wire_logic_cluster/lc_4/cout
T_15_10_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_d_reg_prev_esr_RNIBNLL9Z0Z_18
T_17_7_wire_logic_cluster/lc_0/out
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIOVFK9Z0Z_17
T_17_8_wire_logic_cluster/lc_6/out
T_17_5_sp4_v_t_36
T_16_6_lc_trk_g2_4
T_16_6_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_pid_prereg_0_9
T_16_9_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g2_1
T_17_8_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_46
T_18_7_sp4_h_l_4
T_17_7_lc_trk_g0_4
T_17_7_input_2_0
T_17_7_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_pid_prereg_0_11
T_16_8_wire_logic_cluster/lc_1/out
T_17_7_lc_trk_g3_1
T_17_7_wire_logic_cluster/lc_0/in_0

T_16_8_wire_logic_cluster/lc_1/out
T_17_7_lc_trk_g3_1
T_17_7_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_axbZ0Z_14
T_11_18_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_44
T_8_19_sp4_h_l_2
T_4_19_sp4_h_l_2
T_4_19_lc_trk_g0_7
T_4_19_wire_logic_cluster/lc_6/in_1

End 

Net : drone_altitude_14
T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_4_13
T_0_11_wire_mult/mult/O_13
T_0_9_sp4_v_t_39
T_1_9_sp4_h_l_7
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_0_11
T_0_16_wire_mult/mult/O_11
T_0_16_sp12_h_l_13
T_5_4_sp12_v_t_22
T_5_15_lc_trk_g3_2
T_5_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_cry_2
T_4_18_wire_logic_cluster/lc_2/cout
T_4_18_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_3
T_4_18_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_46
T_4_11_sp4_v_t_42
T_4_7_sp4_v_t_47
T_1_7_sp4_h_l_10
T_0_7_lc_trk_g0_2
T_0_7_wire_mult/lc_3/in_3

T_4_18_wire_logic_cluster/lc_3/out
T_5_17_sp4_v_t_39
T_2_21_sp4_h_l_2
T_1_21_sp4_v_t_45
T_0_25_lc_trk_g2_0
T_0_25_wire_mult/lc_3/in_3

T_4_18_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_46
T_1_15_sp4_h_l_11
T_0_11_sp4_v_t_41
T_0_12_lc_trk_g3_1
T_0_12_wire_mult/lc_3/in_3

End 

Net : pid_side.O_1_10
T_25_16_wire_mult/lc_2/out
T_25_15_sp4_v_t_36
T_25_11_sp4_v_t_36
T_25_7_sp4_v_t_36
T_22_7_sp4_h_l_7
T_21_7_lc_trk_g1_7
T_21_7_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_d_reg_fast_esr_RNIQSG63Z0Z_12_cascade_
T_16_25_wire_logic_cluster/lc_2/ltout
T_16_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.O_0_12
T_0_16_wire_mult/lc_4/out
T_0_15_sp4_v_t_40
T_1_15_sp4_h_l_5
T_5_15_sp4_h_l_1
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_160_cascade_
T_20_13_wire_logic_cluster/lc_5/ltout
T_20_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_acummZ0Z_0
T_14_8_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g1_6
T_15_8_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_14_8_sp4_h_l_1
T_13_8_sp4_v_t_36
T_13_12_sp4_v_t_41
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_d_regZ0Z_5
T_24_23_wire_logic_cluster/lc_4/out
T_24_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_17_26_sp4_h_l_5
T_13_26_sp4_h_l_8
T_14_26_lc_trk_g2_0
T_14_26_input_2_0
T_14_26_wire_logic_cluster/lc_0/in_2

T_24_23_wire_logic_cluster/lc_4/out
T_24_15_sp12_v_t_23
T_13_27_sp12_h_l_0
T_13_27_lc_trk_g1_3
T_13_27_wire_logic_cluster/lc_5/in_3

T_24_23_wire_logic_cluster/lc_4/out
T_24_22_sp4_v_t_40
T_21_26_sp4_h_l_10
T_17_26_sp4_h_l_10
T_13_26_sp4_h_l_6
T_14_26_lc_trk_g3_6
T_14_26_wire_logic_cluster/lc_6/in_3

T_24_23_wire_logic_cluster/lc_4/out
T_24_22_sp4_v_t_40
T_21_26_sp4_h_l_10
T_17_26_sp4_h_l_10
T_13_26_sp4_h_l_6
T_14_26_lc_trk_g3_6
T_14_26_wire_logic_cluster/lc_5/in_0

T_24_23_wire_logic_cluster/lc_4/out
T_24_15_sp12_v_t_23
T_13_27_sp12_h_l_0
T_13_27_lc_trk_g1_3
T_13_27_wire_logic_cluster/lc_1/in_3

T_24_23_wire_logic_cluster/lc_4/out
T_24_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_17_26_sp4_h_l_5
T_13_26_sp4_h_l_8
T_14_26_lc_trk_g2_0
T_14_26_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_reg_esr_RNI8KHVZ0Z_25
T_15_22_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_47
T_15_24_sp4_v_t_47
T_14_25_lc_trk_g3_7
T_14_25_wire_logic_cluster/lc_6/in_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_47
T_15_24_sp4_v_t_47
T_14_27_lc_trk_g3_7
T_14_27_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_20_sp4_v_t_47
T_15_24_sp4_v_t_47
T_15_26_lc_trk_g3_2
T_15_26_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_24
T_15_22_wire_logic_cluster/lc_0/cout
T_15_22_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_p_reg_esr_RNIMVC9_0Z0Z_6
T_14_26_wire_logic_cluster/lc_0/out
T_13_27_lc_trk_g1_0
T_13_27_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI0MTN8Z0Z_21
T_14_25_wire_logic_cluster/lc_3/out
T_13_26_lc_trk_g0_3
T_13_26_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_pid_prereg_0_19
T_14_25_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g2_6
T_14_25_wire_logic_cluster/lc_3/in_3

T_14_25_wire_logic_cluster/lc_6/out
T_14_24_sp4_v_t_44
T_14_27_lc_trk_g1_4
T_14_27_input_2_5
T_14_27_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_66_0_cascade_
T_14_26_wire_logic_cluster/lc_3/ltout
T_14_26_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_p_reg_esr_RNIUBTV2Z0Z_5
T_14_26_wire_logic_cluster/lc_4/out
T_14_22_sp4_v_t_45
T_13_23_lc_trk_g3_5
T_13_23_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNISAJOZ0Z_6
T_13_27_wire_logic_cluster/lc_6/out
T_14_26_lc_trk_g2_6
T_14_26_wire_logic_cluster/lc_3/in_1

T_13_27_wire_logic_cluster/lc_6/out
T_14_26_lc_trk_g2_6
T_14_26_input_2_2
T_14_26_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_fastZ0Z_13
T_15_27_wire_logic_cluster/lc_1/out
T_15_27_lc_trk_g2_1
T_15_27_wire_logic_cluster/lc_0/in_3

T_15_27_wire_logic_cluster/lc_1/out
T_16_28_lc_trk_g2_1
T_16_28_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_24
T_16_7_wire_logic_cluster/lc_1/cout
T_16_7_wire_logic_cluster/lc_2/in_3

Net : pid_alt.O_4_15
T_0_11_wire_mult/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acummZ0Z_4
T_13_8_wire_logic_cluster/lc_7/out
T_11_8_sp12_h_l_1
T_15_8_lc_trk_g1_2
T_15_8_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_pid_prereg_79
T_16_26_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_5/in_3

T_16_26_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_1/in_3

T_16_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g1_4
T_16_26_wire_logic_cluster/lc_0/in_3

T_16_26_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g1_4
T_16_26_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_26_c_RNICQJV
T_15_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_38
T_15_25_sp4_v_t_43
T_14_27_lc_trk_g0_6
T_14_27_input_2_6
T_14_27_wire_logic_cluster/lc_6/in_2

T_15_22_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_5/in_3

T_15_22_wire_logic_cluster/lc_3/out
T_15_22_sp4_h_l_11
T_18_18_sp4_v_t_40
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_i_reg_esr_RNI08DVZ0Z_21
T_15_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_2
T_13_21_sp4_v_t_45
T_12_25_lc_trk_g2_0
T_12_25_wire_logic_cluster/lc_7/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_2
T_17_21_sp4_v_t_39
T_17_25_lc_trk_g1_2
T_17_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_reg_esr_RNI7MJUZ0Z_20
T_15_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_5
T_12_21_sp4_v_t_40
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_5
T_12_21_sp4_v_t_40
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_17_21_sp4_v_t_40
T_17_25_lc_trk_g1_5
T_17_25_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_p_reg_esr_RNICIRCDZ0Z_14
T_14_24_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g0_3
T_13_25_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIRNJEDZ0Z_18
T_12_25_wire_logic_cluster/lc_4/out
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_11
T_12_25_wire_logic_cluster/lc_7/out
T_12_25_lc_trk_g2_7
T_12_25_wire_logic_cluster/lc_4/in_3

T_12_25_wire_logic_cluster/lc_7/out
T_12_25_lc_trk_g2_7
T_12_25_wire_logic_cluster/lc_0/in_3

T_12_25_wire_logic_cluster/lc_7/out
T_12_25_sp4_h_l_3
T_11_21_sp4_v_t_45
T_12_21_sp4_h_l_1
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_20
T_15_21_wire_logic_cluster/lc_4/cout
T_15_21_wire_logic_cluster/lc_5/in_3

Net : pid_front.un1_pid_prereg_0_9
T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_wire_logic_cluster/lc_6/in_3

T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_pid_prereg_0_12
T_16_8_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_1/in_3

T_16_8_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_3/in_3

T_16_8_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g1_7
T_16_8_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_p_reg_esr_RNI80EDDZ0Z_17
T_12_25_wire_logic_cluster/lc_6/out
T_13_25_lc_trk_g0_6
T_13_25_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_19
T_15_21_wire_logic_cluster/lc_3/cout
T_15_21_wire_logic_cluster/lc_4/in_3

Net : pid_front.un1_pid_prereg_0_3
T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g0_4
T_14_24_wire_logic_cluster/lc_3/in_3

T_14_24_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g0_4
T_14_25_wire_logic_cluster/lc_5/in_3

T_14_24_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g2_4
T_15_25_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_26
T_15_22_wire_logic_cluster/lc_2/cout
T_15_22_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_pid_prereg_0_23
T_14_27_wire_logic_cluster/lc_6/out
T_14_27_lc_trk_g3_6
T_14_27_wire_logic_cluster/lc_4/in_3

T_14_27_wire_logic_cluster/lc_6/out
T_14_27_sp4_h_l_1
T_17_23_sp4_v_t_36
T_17_19_sp4_v_t_41
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNIGE6O8Z0Z_21
T_14_27_wire_logic_cluster/lc_4/out
T_13_26_lc_trk_g3_4
T_13_26_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_3_12
T_0_6_wire_mult/mult/O_12
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNI1VPN6Z0Z_19
T_12_25_wire_logic_cluster/lc_0/out
T_13_25_lc_trk_g1_0
T_13_25_input_2_7
T_13_25_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_p_reg_esr_RNIE2FM6Z0Z_15
T_14_25_wire_logic_cluster/lc_5/out
T_13_25_lc_trk_g2_5
T_13_25_input_2_3
T_13_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.O_2_15
T_25_11_wire_mult/lc_7/out
T_24_10_lc_trk_g3_7
T_24_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_0_8
T_0_16_wire_mult/mult/O_8
T_0_16_sp4_h_l_21
T_3_16_sp4_h_l_11
T_7_16_sp4_h_l_2
T_11_16_sp4_h_l_5
T_14_12_sp4_v_t_40
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_580
T_17_14_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_45
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_12
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_9_5_sp4_h_l_5
T_13_5_sp4_h_l_5
T_13_5_lc_trk_g1_0
T_13_5_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_12_cascade_
T_13_5_wire_logic_cluster/lc_6/ltout
T_13_5_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_3Z0Z_14
T_18_12_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_40
T_15_13_sp4_h_l_10
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_1Z0Z_14
T_16_13_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_24
T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_RNI1TA86Z0Z_2
T_13_5_wire_logic_cluster/lc_7/out
T_13_3_sp4_v_t_43
T_10_3_sp4_h_l_0
T_9_3_lc_trk_g1_0
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIDF6C4Z0Z_21
T_16_22_wire_logic_cluster/lc_1/out
T_16_22_sp4_h_l_7
T_15_22_sp4_v_t_36
T_12_26_sp4_h_l_6
T_13_26_lc_trk_g2_6
T_13_26_input_2_6
T_13_26_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_12
T_9_3_wire_logic_cluster/lc_4/cout
T_9_3_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_10_13
T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIJHVG3Z0Z_12
T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_6/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI9LLC4Z0Z_12
T_14_12_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_36
T_14_5_sp4_v_t_36
T_15_5_sp4_h_l_1
T_16_5_lc_trk_g2_1
T_16_5_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_36
T_15_9_sp4_h_l_1
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_fast_esr_RNIEIJH2Z0Z_12_cascade_
T_17_10_wire_logic_cluster/lc_4/ltout
T_17_10_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_254
T_21_18_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_4_12
T_0_11_wire_mult/lc_4/out
T_0_10_sp4_v_t_40
T_1_10_sp4_h_l_5
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_d_reg_esr_RNI2OIOZ0Z_13
T_12_10_wire_logic_cluster/lc_6/out
T_12_10_sp4_h_l_1
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_7/in_0

T_12_10_wire_logic_cluster/lc_6/out
T_12_10_sp4_h_l_1
T_16_10_sp4_h_l_1
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_regZ0Z_13
T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_17_10_sp4_h_l_7
T_13_10_sp4_h_l_10
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_6/in_3

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_17_10_sp4_h_l_7
T_13_10_sp4_h_l_10
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_7/in_0

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_6/in_3

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_5/in_3

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_1/in_0

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_7
T_20_10_lc_trk_g0_7
T_20_10_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.un1_pid_prereg_0_axb_14
T_13_28_wire_logic_cluster/lc_6/out
T_13_22_sp12_v_t_23
T_13_24_lc_trk_g2_4
T_13_24_wire_logic_cluster/lc_7/in_1

T_13_28_wire_logic_cluster/lc_6/out
T_13_22_sp12_v_t_23
T_13_22_sp4_v_t_45
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIJVGT4Z0Z_12
T_16_25_wire_logic_cluster/lc_7/out
T_16_24_sp4_v_t_46
T_13_28_sp4_h_l_11
T_13_28_lc_trk_g1_6
T_13_28_wire_logic_cluster/lc_6/in_3

T_16_25_wire_logic_cluster/lc_7/out
T_15_26_lc_trk_g0_7
T_15_26_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_fast_esr_RNIQSG63Z0Z_12
T_16_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_2601_i
T_17_15_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_39
T_17_9_sp4_v_t_47
T_17_10_lc_trk_g2_7
T_17_10_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_39
T_17_9_sp4_v_t_40
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_d_reg_prev_fastZ0Z_12
T_18_8_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_44
T_18_11_sp4_v_t_37
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_5/in_0

T_18_8_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_44
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_6/in_1

T_18_8_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_44
T_17_10_lc_trk_g3_4
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_18_8_wire_logic_cluster/lc_6/out
T_18_6_sp4_v_t_41
T_19_10_sp4_h_l_4
T_20_10_lc_trk_g3_4
T_20_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_167_0_1
T_17_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_pid_prereg_167_0_cascade_
T_17_10_wire_logic_cluster/lc_0/ltout
T_17_10_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.un1_pid_prereg_0_4
T_15_7_wire_logic_cluster/lc_1/out
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_7/in_3

T_15_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_10
T_17_7_sp4_v_t_47
T_17_8_lc_trk_g2_7
T_17_8_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIMK2Q4Z0Z_16
T_15_7_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g3_7
T_16_6_input_2_4
T_16_6_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_p_regZ0Z_13
T_24_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_3
T_12_10_lc_trk_g1_6
T_12_10_wire_logic_cluster/lc_6/in_1

T_24_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_4_10_sp12_h_l_1
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_4/in_0

T_24_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_3
T_12_10_lc_trk_g1_6
T_12_10_input_2_7
T_12_10_wire_logic_cluster/lc_7/in_2

T_24_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_20_10_lc_trk_g0_2
T_20_10_wire_logic_cluster/lc_6/in_0

T_24_10_wire_logic_cluster/lc_5/out
T_22_10_sp4_h_l_7
T_21_10_lc_trk_g0_7
T_21_10_input_2_5
T_21_10_wire_logic_cluster/lc_5/in_2

T_24_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_20_10_lc_trk_g0_2
T_20_10_wire_logic_cluster/lc_0/in_0

T_24_10_wire_logic_cluster/lc_5/out
T_22_10_sp4_h_l_7
T_21_10_lc_trk_g0_7
T_21_10_wire_logic_cluster/lc_2/in_1

T_24_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_20_10_lc_trk_g0_2
T_20_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIQ9AEDZ0Z_10
T_14_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_pid_prereg_153_0
T_15_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_i_reg_esr_RNIV4AUZ0Z_12
T_15_20_wire_logic_cluster/lc_4/out
T_15_12_sp12_v_t_23
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_12_sp12_v_t_23
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_5
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_11
T_15_20_wire_logic_cluster/lc_3/cout
T_15_20_wire_logic_cluster/lc_4/in_3

Net : pid_front.un1_pid_prereg_0_cry_17
T_13_25_wire_logic_cluster/lc_2/cout
T_13_25_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_d_reg_prev_esr_RNIR9TU8Z0Z_21
T_17_7_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g3_3
T_16_6_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.O_13
T_25_24_wire_mult/lc_5/out
T_17_24_sp12_h_l_1
T_21_24_lc_trk_g1_2
T_21_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_regZ0Z_14
T_24_14_wire_logic_cluster/lc_0/out
T_24_10_sp12_v_t_23
T_13_10_sp12_h_l_0
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_5/in_3

T_24_14_wire_logic_cluster/lc_0/out
T_24_10_sp12_v_t_23
T_13_10_sp12_h_l_0
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_6/in_0

T_24_14_wire_logic_cluster/lc_0/out
T_24_10_sp4_v_t_37
T_21_10_sp4_h_l_6
T_20_10_lc_trk_g0_6
T_20_10_wire_logic_cluster/lc_7/in_3

T_24_14_wire_logic_cluster/lc_0/out
T_24_10_sp4_v_t_37
T_21_10_sp4_h_l_6
T_21_10_lc_trk_g0_3
T_21_10_wire_logic_cluster/lc_3/in_0

T_24_14_wire_logic_cluster/lc_0/out
T_24_10_sp12_v_t_23
T_13_10_sp12_h_l_0
T_16_10_sp4_h_l_5
T_19_6_sp4_v_t_40
T_18_8_lc_trk_g1_5
T_18_8_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI5RIO_0Z0Z_14
T_14_10_wire_logic_cluster/lc_5/out
T_13_10_sp4_h_l_2
T_17_10_sp4_h_l_5
T_17_10_lc_trk_g1_0
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

T_14_10_wire_logic_cluster/lc_5/out
T_13_10_sp4_h_l_2
T_17_10_sp4_h_l_5
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNISHIO_1Z0Z_11
T_22_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_46
T_19_9_sp4_h_l_5
T_15_9_sp4_h_l_8
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_2/in_3

T_22_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_46
T_19_9_sp4_h_l_5
T_15_9_sp4_h_l_8
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNID3GT3_0Z0Z_10
T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g3_2
T_18_8_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_5/in_0

End 

Net : drone_H_disp_side_i_10
T_10_16_wire_logic_cluster/lc_4/out
T_11_16_sp12_h_l_0
T_20_16_lc_trk_g1_4
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_10
T_11_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.N_303_cascade_
T_5_4_wire_logic_cluster/lc_6/ltout
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_2_cascade_
T_4_5_wire_logic_cluster/lc_2/ltout
T_4_5_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_2
T_5_4_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIIIS46Z0Z_2
T_4_5_wire_logic_cluster/lc_3/out
T_0_5_sp12_h_l_5
T_9_0_span12_vert_9
T_9_2_lc_trk_g3_6
T_9_2_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_2Z0Z_16_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.m20_2_03_0_0
T_21_18_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_44
T_18_15_sp4_h_l_9
T_14_15_sp4_h_l_9
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIVOSGZ0Z_5
T_14_26_wire_logic_cluster/lc_5/out
T_14_26_lc_trk_g2_5
T_14_26_wire_logic_cluster/lc_4/in_1

T_14_26_wire_logic_cluster/lc_5/out
T_14_26_lc_trk_g2_5
T_14_26_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_0_0
T_15_6_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g2_6
T_15_6_wire_logic_cluster/lc_1/in_3

T_15_6_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g1_6
T_15_6_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIMFTP4Z0Z_14
T_15_6_wire_logic_cluster/lc_1/out
T_16_6_lc_trk_g1_1
T_16_6_input_2_2
T_16_6_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_5
T_3_7_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_36
T_4_4_lc_trk_g3_4
T_4_4_input_2_7
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acummZ0Z_1
T_14_8_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g0_0
T_15_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNI822O8Z0Z_21
T_14_27_wire_logic_cluster/lc_5/out
T_13_26_lc_trk_g3_5
T_13_26_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_0_20
T_14_27_wire_logic_cluster/lc_0/out
T_14_27_lc_trk_g2_0
T_14_27_wire_logic_cluster/lc_5/in_3

T_14_27_wire_logic_cluster/lc_0/out
T_14_27_lc_trk_g3_0
T_14_27_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_2_c_RNIQUGJ
T_15_8_wire_logic_cluster/lc_3/out
T_9_8_sp12_h_l_1
T_21_8_sp12_h_l_1
T_21_8_lc_trk_g1_2
T_21_8_wire_logic_cluster/lc_2/in_3

T_15_8_wire_logic_cluster/lc_3/out
T_9_8_sp12_h_l_1
T_21_8_sp12_h_l_1
T_21_8_lc_trk_g1_2
T_21_8_wire_logic_cluster/lc_0/in_1

T_15_8_wire_logic_cluster/lc_3/out
T_15_4_sp4_v_t_43
T_14_6_lc_trk_g0_6
T_14_6_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_2
T_15_8_wire_logic_cluster/lc_2/cout
T_15_8_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_p_reg_esr_RNILOD82Z0Z_2
T_21_8_wire_logic_cluster/lc_2/out
T_21_4_sp4_v_t_41
T_18_4_sp4_h_l_4
T_14_4_sp4_h_l_7
T_16_4_lc_trk_g3_2
T_16_4_input_2_5
T_16_4_wire_logic_cluster/lc_5/in_2

T_21_8_wire_logic_cluster/lc_2/out
T_20_8_lc_trk_g2_2
T_20_8_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_23
T_16_7_wire_logic_cluster/lc_0/cout
T_16_7_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_i_acummZ0Z_3
T_13_8_wire_logic_cluster/lc_3/out
T_13_8_sp4_h_l_11
T_15_8_lc_trk_g3_6
T_15_8_input_2_3
T_15_8_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.O_0_9
T_0_16_wire_mult/lc_1/out
T_0_14_sp4_v_t_47
T_0_18_sp4_v_t_43
T_0_22_sp4_v_t_39
T_1_26_sp4_h_l_2
T_2_26_lc_trk_g2_2
T_2_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_1_11
T_25_16_wire_mult/mult/O_11
T_25_12_sp4_v_t_43
T_25_8_sp4_v_t_44
T_22_8_sp4_h_l_9
T_22_8_lc_trk_g0_4
T_22_8_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.O_1_9
T_25_16_wire_mult/lc_1/out
T_25_13_sp4_v_t_42
T_22_13_sp4_h_l_7
T_21_9_sp4_v_t_37
T_21_5_sp4_v_t_45
T_21_7_lc_trk_g3_0
T_21_7_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_p_reg_esr_RNI4820UZ0Z_12
T_17_23_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_43
T_14_25_sp4_h_l_6
T_13_25_lc_trk_g1_6
T_13_25_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_2
T_4_18_wire_logic_cluster/lc_2/out
T_4_14_sp4_v_t_41
T_1_14_sp4_h_l_4
T_0_10_sp4_v_t_41
T_0_6_sp4_v_t_42
T_0_7_lc_trk_g3_2
T_0_7_wire_mult/mult/A_2

T_4_18_wire_logic_cluster/lc_2/out
T_5_17_sp4_v_t_37
T_2_21_sp4_h_l_0
T_1_21_sp4_v_t_43
T_0_25_lc_trk_g1_6
T_0_25_wire_mult/mult/A_2

T_4_18_wire_logic_cluster/lc_2/out
T_4_14_sp4_v_t_41
T_1_14_sp4_h_l_4
T_0_10_sp4_v_t_41
T_0_12_lc_trk_g3_4
T_0_12_wire_mult/mult/A_2

End 

Net : pid_alt.error_cry_1
T_4_18_wire_logic_cluster/lc_1/cout
T_4_18_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_p_reg_esr_RNIU3T36Z0Z_2
T_21_8_wire_logic_cluster/lc_0/out
T_21_4_sp4_v_t_37
T_18_4_sp4_h_l_0
T_14_4_sp4_h_l_0
T_16_4_lc_trk_g3_5
T_16_4_input_2_4
T_16_4_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_26
T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g3_4
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g0_4
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_27
T_15_22_wire_logic_cluster/lc_3/cout
T_15_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_27_c_RNIDSKV
T_15_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNIR0EO8Z0Z_21
T_16_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_3
T_13_22_sp4_v_t_44
T_13_26_lc_trk_g0_1
T_13_26_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_6Z0Z_12_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_629
T_20_13_wire_logic_cluster/lc_2/out
T_20_11_sp12_v_t_23
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_5/in_3

T_20_13_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_1Z0Z_21
T_20_18_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_4
T_15_8_wire_logic_cluster/lc_4/cout
T_15_8_wire_logic_cluster/lc_5/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_4_c_RNI91PN
T_15_8_wire_logic_cluster/lc_5/out
T_15_8_sp12_h_l_1
T_20_8_lc_trk_g0_5
T_20_8_wire_logic_cluster/lc_4/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_15_8_sp12_h_l_1
T_20_8_lc_trk_g0_5
T_20_8_wire_logic_cluster/lc_2/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_2
T_13_4_sp4_v_t_42
T_13_7_lc_trk_g1_2
T_13_7_wire_logic_cluster/lc_2/in_3

T_15_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_2
T_17_4_sp4_v_t_45
T_17_5_lc_trk_g2_5
T_17_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_2
T_14_24_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g0_2
T_14_25_wire_logic_cluster/lc_5/in_1

T_14_24_wire_logic_cluster/lc_2/out
T_15_25_lc_trk_g3_2
T_15_25_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un4_error_i_reg_31_bm_sx
T_20_18_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_p_reg_esr_RNIG7MC2_0Z0Z_5
T_20_8_wire_logic_cluster/lc_4/out
T_20_7_sp4_v_t_40
T_17_7_sp4_h_l_11
T_16_3_sp4_v_t_41
T_16_4_lc_trk_g2_1
T_16_4_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_10
T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_3/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_0
T_13_21_sp4_h_l_8
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNIO9PN8Z0Z_21
T_14_25_wire_logic_cluster/lc_4/out
T_13_26_lc_trk_g0_4
T_13_26_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNINPAO8Z0Z_21
T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_4
T_14_22_sp4_v_t_47
T_13_26_lc_trk_g2_2
T_13_26_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_pid_prereg_0_25
T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_21
T_15_21_wire_logic_cluster/lc_5/cout
T_15_21_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_25
T_15_22_wire_logic_cluster/lc_1/cout
T_15_22_wire_logic_cluster/lc_2/in_3

Net : bfn_15_22_0_
T_15_22_wire_logic_cluster/carry_in_mux/cout
T_15_22_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_i_reg_esr_RNIANIVZ0Z_26
T_15_22_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_36
T_15_25_sp4_v_t_44
T_14_28_lc_trk_g3_4
T_14_28_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_36
T_15_25_sp4_v_t_44
T_14_27_lc_trk_g0_2
T_14_27_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_36
T_15_25_sp4_v_t_44
T_15_26_lc_trk_g2_4
T_15_26_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_reg_esr_RNI6HGVZ0Z_24
T_15_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_5
T_14_22_sp4_v_t_46
T_14_25_lc_trk_g1_6
T_14_25_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_5
T_14_22_sp4_v_t_46
T_14_25_lc_trk_g1_6
T_14_25_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_5
T_18_22_sp4_v_t_47
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_0_21
T_14_28_wire_logic_cluster/lc_0/out
T_14_27_lc_trk_g0_0
T_14_27_wire_logic_cluster/lc_5/in_1

T_14_28_wire_logic_cluster/lc_0/out
T_14_27_lc_trk_g0_0
T_14_27_wire_logic_cluster/lc_1/in_1

T_14_28_wire_logic_cluster/lc_0/out
T_14_27_lc_trk_g0_0
T_14_27_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.un1_pid_prereg_0_17
T_14_25_wire_logic_cluster/lc_0/out
T_14_25_lc_trk_g1_0
T_14_25_wire_logic_cluster/lc_4/in_3

T_14_25_wire_logic_cluster/lc_0/out
T_14_25_lc_trk_g0_0
T_14_25_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIV42ACZ0Z_21
T_14_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_7
T_13_21_sp4_v_t_42
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_0_13
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_reg_esr_RNI2BEVZ0Z_22
T_15_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_44
T_16_20_sp4_h_l_9
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_11
T_9_3_wire_logic_cluster/lc_3/cout
T_9_3_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_10_12
T_9_3_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g2_4
T_10_4_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI642C4Z0Z_21
T_14_27_wire_logic_cluster/lc_1/out
T_13_26_lc_trk_g3_1
T_13_26_input_2_4
T_13_26_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_reg_fast_esr_RNIFGGE_0Z0Z_13
T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_5/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_7/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_17_10_lc_trk_g3_5
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_reg_fastZ0Z_13
T_22_11_wire_logic_cluster/lc_0/out
T_23_11_sp4_h_l_0
T_19_11_sp4_h_l_0
T_15_11_sp4_h_l_8
T_14_7_sp4_v_t_36
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_4/in_1

T_22_11_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_45
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.O_12
T_25_24_wire_mult/lc_4/out
T_18_24_sp12_h_l_0
T_20_24_lc_trk_g1_7
T_20_24_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m10_2_03_3_i_3
T_17_14_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g2_7
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.m10_2_03_3_i_0_o2_1
T_18_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.N_207
T_18_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_7/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_47
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_4
T_7_6_wire_logic_cluster/lc_7/out
T_6_6_sp4_h_l_6
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.init_pulses_RNIFTCL6Z0Z_4
T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_6_3_sp4_h_l_6
T_9_0_span4_vert_24
T_9_2_lc_trk_g0_5
T_9_2_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_4_cascade_
T_5_6_wire_logic_cluster/lc_5/ltout
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : front_command_4
T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.O_5_13
T_0_24_wire_mult/lc_5/out
T_1_20_sp4_v_t_46
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_3_11
T_0_6_wire_mult/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_16
T_13_25_wire_logic_cluster/lc_1/cout
T_13_25_wire_logic_cluster/lc_2/in_3

Net : front_command_6
T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_12_19_lc_trk_g3_1
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.O_2_13
T_25_11_wire_mult/lc_5/out
T_25_7_sp4_v_t_47
T_24_9_lc_trk_g0_1
T_24_9_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.O_2_12
T_25_11_wire_mult/mult/O_12
T_25_10_sp4_v_t_40
T_22_10_sp4_h_l_5
T_23_10_lc_trk_g2_5
T_23_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_204
T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_18_0_span12_vert_13
T_18_6_lc_trk_g3_2
T_18_6_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.m7_2_01
T_21_16_wire_logic_cluster/lc_5/out
T_13_16_sp12_h_l_1
T_12_4_sp12_v_t_22
T_12_7_sp4_v_t_42
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_i_acummZ0Z_2
T_14_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g0_7
T_15_8_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_163
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_reg_esr_RNIJVKRZ0Z_12
T_15_9_wire_logic_cluster/lc_4/out
T_16_9_sp4_h_l_8
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_4/out
T_16_9_sp4_h_l_8
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_37
T_12_7_sp4_h_l_6
T_13_7_lc_trk_g2_6
T_13_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_11
T_15_9_wire_logic_cluster/lc_3/cout
T_15_9_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_d_reg_prev_esr_RNII28CBZ0Z_10
T_17_9_wire_logic_cluster/lc_5/out
T_17_5_sp4_v_t_47
T_14_5_sp4_h_l_10
T_16_5_lc_trk_g3_7
T_16_5_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_pid_prereg_153_0_cascade_
T_17_9_wire_logic_cluster/lc_4/ltout
T_17_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.m13_2_03_4_i_0_o2_1_cascade_
T_16_11_wire_logic_cluster/lc_0/ltout
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIL8SR5Z0Z_12
T_15_26_wire_logic_cluster/lc_6/out
T_15_24_sp4_v_t_41
T_12_24_sp4_h_l_10
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_6/in_1

T_15_26_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_36
T_15_24_lc_trk_g2_4
T_15_24_wire_logic_cluster/lc_7/in_3

End 

Net : bfn_16_7_0_
T_16_7_wire_logic_cluster/carry_in_mux/cout
T_16_7_wire_logic_cluster/lc_0/in_3

Net : pid_side.N_185
T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_43
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_pid_prereg_0_16
T_17_8_wire_logic_cluster/lc_2/out
T_16_8_lc_trk_g3_2
T_16_8_wire_logic_cluster/lc_4/in_1

T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_1/in_3

T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_12
T_15_20_wire_logic_cluster/lc_4/cout
T_15_20_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_i_reg_esr_RNI29BUZ0Z_13
T_15_20_wire_logic_cluster/lc_5/out
T_15_20_sp12_h_l_1
T_14_20_sp12_v_t_22
T_14_25_sp4_v_t_40
T_13_28_lc_trk_g3_0
T_13_28_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_42
T_15_23_sp4_v_t_42
T_15_26_lc_trk_g1_2
T_15_26_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_42
T_15_23_sp4_v_t_42
T_15_27_sp4_v_t_47
T_15_28_lc_trk_g3_7
T_15_28_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_42
T_15_23_sp4_v_t_42
T_15_26_lc_trk_g1_2
T_15_26_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_3_cascade_
T_5_5_wire_logic_cluster/lc_6/ltout
T_5_5_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.un1_pid_prereg_0_18
T_14_25_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g2_2
T_14_25_wire_logic_cluster/lc_7/in_3

T_14_25_wire_logic_cluster/lc_2/out
T_15_25_sp4_h_l_4
T_14_25_sp4_v_t_41
T_14_27_lc_trk_g3_4
T_14_27_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.init_pulses_RNINNS46Z0Z_3
T_5_5_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_39
T_7_2_sp4_h_l_7
T_9_2_lc_trk_g2_2
T_9_2_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_3_cascade_
T_5_5_wire_logic_cluster/lc_5/ltout
T_5_5_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.un1_pid_prereg_0_22
T_14_27_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g1_3
T_14_27_wire_logic_cluster/lc_7/in_3

T_14_27_wire_logic_cluster/lc_3/out
T_14_27_sp4_h_l_11
T_17_23_sp4_v_t_46
T_17_19_sp4_v_t_39
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNI2UVB4Z0Z_21
T_14_25_wire_logic_cluster/lc_7/out
T_13_26_lc_trk_g0_7
T_13_26_input_2_3
T_13_26_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIAA4C4Z0Z_21
T_14_27_wire_logic_cluster/lc_7/out
T_13_26_lc_trk_g2_7
T_13_26_input_2_5
T_13_26_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIOUVL6Z0Z_21
T_17_8_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g2_1
T_16_7_input_2_1
T_16_7_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.O_5_12
T_0_24_wire_mult/lc_4/out
T_1_20_sp4_v_t_44
T_1_22_lc_trk_g2_1
T_1_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_10
T_9_3_wire_logic_cluster/lc_2/cout
T_9_3_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_10_11
T_9_3_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g2_3
T_10_4_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_4Z0Z_14
T_20_13_wire_logic_cluster/lc_4/out
T_13_13_sp12_h_l_0
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_5
T_15_19_wire_logic_cluster/lc_5/cout
T_15_19_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_5_c_RNIOULE
T_15_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_45
T_16_22_sp4_v_t_41
T_13_26_sp4_h_l_4
T_14_26_lc_trk_g2_4
T_14_26_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_45
T_16_22_sp4_v_t_41
T_13_26_sp4_h_l_4
T_14_26_lc_trk_g2_4
T_14_26_wire_logic_cluster/lc_2/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_41
T_16_21_sp4_h_l_10
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_reg_esr_RNISL2L4Z0Z_3
T_20_8_wire_logic_cluster/lc_7/out
T_20_8_sp4_h_l_3
T_19_4_sp4_v_t_45
T_16_4_sp4_h_l_8
T_16_4_lc_trk_g1_5
T_16_4_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_3
T_15_8_wire_logic_cluster/lc_3/cout
T_15_8_wire_logic_cluster/lc_4/in_3

Net : pid_side.N_160
T_20_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_3_c_RNI6TNN
T_15_8_wire_logic_cluster/lc_4/out
T_16_8_sp12_h_l_0
T_20_8_lc_trk_g1_3
T_20_8_wire_logic_cluster/lc_7/in_3

T_15_8_wire_logic_cluster/lc_4/out
T_16_8_sp12_h_l_0
T_20_8_lc_trk_g1_3
T_20_8_wire_logic_cluster/lc_5/in_3

T_15_8_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_45
T_14_6_lc_trk_g0_3
T_14_6_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_22
T_15_21_wire_logic_cluster/lc_6/cout
T_15_21_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_reg_esr_RNI4EFVZ0Z_23
T_15_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g3_7
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_15_21_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_47
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_18_21_sp4_v_t_45
T_17_25_lc_trk_g2_0
T_17_25_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_0_15
T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_4/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_44
T_14_24_sp4_v_t_37
T_14_25_lc_trk_g3_5
T_14_25_input_2_4
T_14_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNION3U9Z0Z_21
T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_14_24_sp4_v_t_45
T_13_26_lc_trk_g2_0
T_13_26_input_2_0
T_13_26_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_5Z0Z_14_cascade_
T_20_13_wire_logic_cluster/lc_3/ltout
T_20_13_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.O_5_8
T_0_24_wire_mult/lc_0/out
T_1_20_sp4_v_t_36
T_1_16_sp4_v_t_44
T_1_12_sp4_v_t_40
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_5Z0Z_17
T_18_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.m21_2_03_0_1_cascade_
T_18_12_wire_logic_cluster/lc_5/ltout
T_18_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_161
T_15_15_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_39
T_16_11_sp4_h_l_7
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.N_183
T_21_15_wire_logic_cluster/lc_4/out
T_22_11_sp4_v_t_44
T_19_11_sp4_h_l_9
T_15_11_sp4_h_l_9
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_22_11_sp4_v_t_44
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_3_10
T_0_6_wire_mult/mult/O_10
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_0
T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_5/in_0

T_20_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g1_6
T_20_11_wire_logic_cluster/lc_1/in_0

T_20_11_wire_logic_cluster/lc_6/out
T_19_11_sp12_h_l_0
T_18_0_span12_vert_20
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_6/out
T_19_11_sp12_h_l_0
T_18_0_span12_vert_20
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_11
T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_8_4_sp4_h_l_7
T_9_4_lc_trk_g3_7
T_9_4_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIU1F76Z0Z_11
T_9_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.O_5_14
T_0_24_wire_mult/lc_6/out
T_1_23_lc_trk_g3_6
T_1_23_wire_logic_cluster/lc_4/in_3

End 

Net : drone_H_disp_side_13
T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_4/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_15_16_sp4_h_l_11
T_19_16_sp4_h_l_7
T_20_16_lc_trk_g2_7
T_20_16_input_2_5
T_20_16_wire_logic_cluster/lc_5/in_2

End 

Net : drone_H_disp_side_i_13
T_13_16_wire_logic_cluster/lc_4/out
T_14_16_sp12_h_l_0
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.N_259
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_reg_9_sn_16
T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_188
T_14_19_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_40
T_15_18_sp4_h_l_5
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_18
T_8_3_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g0_2
T_8_4_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_17
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.N_259_i_i
T_4_5_wire_logic_cluster/lc_5/out
T_4_1_sp4_v_t_47
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g1_5
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_6_4_sp4_h_l_11
T_9_0_span4_vert_46
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_6_4_sp4_h_l_11
T_9_0_span4_vert_46
T_9_2_lc_trk_g3_3
T_9_2_input_2_2
T_9_2_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_12
T_15_9_wire_logic_cluster/lc_4/cout
T_15_9_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_i_reg_esr_RNIM3MRZ0Z_13
T_15_9_wire_logic_cluster/lc_5/out
T_15_8_sp4_v_t_42
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_38
T_16_10_lc_trk_g0_6
T_16_10_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_38
T_17_7_sp4_h_l_3
T_20_7_sp4_v_t_45
T_20_10_lc_trk_g0_5
T_20_10_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_5/out
T_15_8_sp4_v_t_42
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIHGIP3Z0Z_2
T_4_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_6
T_8_0_span4_vert_30
T_8_1_lc_trk_g2_6
T_8_1_input_2_2
T_8_1_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.O_9
T_25_24_wire_mult/mult/O_9
T_25_24_sp4_h_r_2
T_22_24_sp4_h_l_2
T_21_24_sp4_v_t_45
T_21_26_lc_trk_g2_0
T_21_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_12
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_pid_prereg_0_0
T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIU58I5Z0Z_21
T_14_21_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_36
T_14_24_sp4_v_t_41
T_13_26_lc_trk_g1_4
T_13_26_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNIUFCM6Z0Z_14
T_14_24_wire_logic_cluster/lc_1/out
T_13_25_lc_trk_g1_1
T_13_25_input_2_2
T_13_25_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.O_1_8
T_25_16_wire_mult/lc_0/out
T_22_16_sp12_h_l_0
T_21_4_sp12_v_t_23
T_21_7_lc_trk_g2_3
T_21_7_wire_logic_cluster/lc_2/in_3

End 

Net : front_command_5
T_12_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_d_regZ0Z_1
T_21_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_5/in_1

T_21_11_wire_logic_cluster/lc_1/out
T_22_8_sp4_v_t_43
T_22_9_lc_trk_g3_3
T_22_9_wire_logic_cluster/lc_3/in_3

T_21_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_1/in_1

T_21_11_wire_logic_cluster/lc_1/out
T_21_7_sp4_v_t_39
T_18_7_sp4_h_l_2
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_3/in_3

T_21_11_wire_logic_cluster/lc_1/out
T_21_7_sp4_v_t_39
T_21_3_sp4_v_t_47
T_20_6_lc_trk_g3_7
T_20_6_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.N_266_i
T_8_6_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_186_0
T_21_15_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_14_13_sp4_h_l_2
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_1_repZ0Z1
T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_5_lc_trk_g1_2
T_4_5_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g0_5
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g0_5
T_4_3_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_5_2_sp4_v_t_43
T_5_6_sp4_v_t_39
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_5_2_sp4_v_t_43
T_6_6_sp4_h_l_0
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_5_2_sp4_v_t_43
T_6_6_sp4_h_l_0
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g0_5
T_4_3_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_507
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_8_5_sp4_h_l_8
T_8_5_lc_trk_g0_5
T_8_5_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_8_5_sp4_h_l_8
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_8_5_sp4_h_l_8
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_3/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_45
T_5_7_sp4_h_l_8
T_5_7_lc_trk_g0_5
T_5_7_wire_logic_cluster/lc_4/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_45
T_5_7_sp4_h_l_8
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_40
T_5_6_sp4_h_l_11
T_9_6_sp4_h_l_2
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_2
T_5_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g2_0
T_4_4_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_258_i_i
T_5_6_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_37
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_36
T_7_2_sp4_h_l_6
T_9_2_lc_trk_g2_3
T_9_2_input_2_1
T_9_2_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_0
T_8_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.init_pulses_RNI29LM5Z0Z_1
T_5_3_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_47
T_7_2_sp4_h_l_3
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.throttle_RNI0EA05Z0Z_0
T_9_4_wire_logic_cluster/lc_6/out
T_9_1_sp4_v_t_36
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNILTVH2Z0Z_12
T_16_26_wire_logic_cluster/lc_0/out
T_16_22_sp4_v_t_37
T_15_24_lc_trk_g1_0
T_15_24_wire_logic_cluster/lc_4/in_1

T_16_26_wire_logic_cluster/lc_0/out
T_16_22_sp4_v_t_37
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_9
T_9_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g0_1
T_10_3_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_8
T_9_3_wire_logic_cluster/lc_0/cout
T_9_3_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_17_cascade_
T_17_16_wire_logic_cluster/lc_3/ltout
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.m21_2_03_0_1
T_20_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_1
T_17_14_sp4_v_t_36
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_163
T_16_16_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_46
T_18_14_sp4_h_l_4
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_46
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.m78_0_1
T_16_11_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g2_4
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_regZ0Z_15
T_18_18_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_39
T_15_20_sp4_h_l_7
T_15_20_lc_trk_g1_2
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.m78_0_m2_1_ns_1_cascade_
T_20_14_wire_logic_cluster/lc_3/ltout
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_394
T_17_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_10
T_9_3_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g1_2
T_8_4_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_9
T_9_3_wire_logic_cluster/lc_1/cout
T_9_3_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_i_reg_esr_RNI4CCUZ0Z_14
T_15_20_wire_logic_cluster/lc_6/out
T_15_20_sp4_h_l_1
T_14_20_sp4_v_t_42
T_14_24_sp4_v_t_42
T_13_28_lc_trk_g1_7
T_13_28_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_sp4_h_l_1
T_14_20_sp4_v_t_42
T_14_24_sp4_v_t_42
T_15_28_sp4_h_l_7
T_15_28_lc_trk_g1_2
T_15_28_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_sp4_h_l_1
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_13
T_15_20_wire_logic_cluster/lc_5/cout
T_15_20_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_21
T_14_19_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_i_reg_9_N_5L8_0_sx
T_21_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_15_19_sp4_h_l_10
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_5Z0Z_12
T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g2_1
T_21_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_14
T_25_24_wire_mult/lc_6/out
T_24_24_lc_trk_g2_6
T_24_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_2364_i
T_12_23_wire_logic_cluster/lc_2/out
T_12_22_sp4_v_t_36
T_12_26_lc_trk_g0_1
T_12_26_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_d_regZ0Z_7
T_24_23_wire_logic_cluster/lc_6/out
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_2/in_3

T_24_23_wire_logic_cluster/lc_6/out
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_6/in_3

T_24_23_wire_logic_cluster/lc_6/out
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_1/in_0

T_24_23_wire_logic_cluster/lc_6/out
T_23_23_sp12_h_l_0
T_11_23_sp12_h_l_0
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_p_reg_esr_RNIBG6F_0Z0Z_7
T_12_26_wire_logic_cluster/lc_3/out
T_13_27_lc_trk_g2_3
T_13_27_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_155
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNI3K9L1_0Z0Z_6
T_13_27_wire_logic_cluster/lc_2/out
T_14_23_sp4_v_t_40
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_p_reg_esr_RNI4O091Z0Z_10
T_17_9_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_d_regZ0Z_9
T_21_9_wire_logic_cluster/lc_5/out
T_13_9_sp12_h_l_1
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_3/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_13_9_sp12_h_l_1
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_0/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_19_9_sp4_h_l_7
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_4/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_19_9_sp4_h_l_7
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_3/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_19_9_sp4_h_l_7
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIV62K2Z0Z_10_cascade_
T_17_9_wire_logic_cluster/lc_1/ltout
T_17_9_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_25_cascade_
T_18_7_wire_logic_cluster/lc_3/ltout
T_18_7_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_11
T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.PPM_STATE_RNIMINSZ0Z_0
T_4_5_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_36
T_4_0_span4_vert_17
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_36
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_2/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_36
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_0/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_0_span4_vert_29
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_36
T_4_0_span4_vert_17
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_2/in_3

T_4_5_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_44
T_5_4_sp4_h_l_2
T_8_4_sp4_v_t_39
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_44
T_5_4_sp4_h_l_2
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_6_3_sp4_h_l_5
T_8_3_lc_trk_g2_0
T_8_3_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_2
T_4_2_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.O_5_11
T_0_24_wire_mult/lc_3/out
T_1_21_sp4_v_t_47
T_1_22_lc_trk_g3_7
T_1_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_9
T_0_11_wire_mult/lc_1/out
T_1_9_sp4_v_t_46
T_1_13_sp4_v_t_42
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_3_9
T_0_6_wire_mult/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_5/in_3

End 

Net : drone_H_disp_side_12
T_11_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g2_2
T_10_16_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_2/out
T_6_16_sp12_h_l_0
T_18_16_sp12_h_l_0
T_20_16_lc_trk_g1_7
T_20_16_input_2_4
T_20_16_wire_logic_cluster/lc_4/in_2

T_11_16_wire_logic_cluster/lc_2/out
T_11_16_sp4_h_l_9
T_14_12_sp4_v_t_44
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_6/in_3

End 

Net : drone_H_disp_side_i_12
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_d_regZ0Z_6
T_21_26_wire_logic_cluster/lc_7/out
T_11_26_sp12_h_l_1
T_14_26_lc_trk_g0_1
T_14_26_wire_logic_cluster/lc_0/in_1

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_27_sp4_h_l_3
T_14_27_sp4_h_l_6
T_13_27_lc_trk_g0_6
T_13_27_wire_logic_cluster/lc_5/in_1

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_27_sp4_h_l_3
T_14_27_sp4_h_l_6
T_13_27_lc_trk_g0_6
T_13_27_wire_logic_cluster/lc_0/in_0

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_27_sp4_h_l_3
T_14_27_sp4_h_l_6
T_13_23_sp4_v_t_46
T_10_23_sp4_h_l_11
T_12_23_lc_trk_g2_6
T_12_23_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_11_26_sp12_h_l_1
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_3/in_3

T_21_26_wire_logic_cluster/lc_7/out
T_21_23_sp4_v_t_38
T_18_27_sp4_h_l_3
T_14_27_sp4_h_l_6
T_13_27_lc_trk_g0_6
T_13_27_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_4_cascade_
T_15_25_wire_logic_cluster/lc_4/ltout
T_15_25_wire_logic_cluster/lc_5/in_2

End 

Net : side_command_0
T_22_15_wire_logic_cluster/lc_0/out
T_19_15_sp12_h_l_0
T_20_15_lc_trk_g0_4
T_20_15_input_2_4
T_20_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_478_cascade_
T_14_19_wire_logic_cluster/lc_5/ltout
T_14_19_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_reg_9_N_5L8_0_1_cascade_
T_14_19_wire_logic_cluster/lc_6/ltout
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_4Z0Z_21
T_15_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_36
T_15_16_sp4_v_t_41
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_reg_esr_RNO_5Z0Z_21
T_15_13_wire_logic_cluster/lc_0/out
T_15_11_sp4_v_t_45
T_15_15_sp4_v_t_45
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNIJ26O1Z0Z_5
T_14_26_wire_logic_cluster/lc_2/out
T_14_22_sp4_v_t_41
T_13_24_lc_trk_g0_4
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_regZ0Z_12
T_16_27_wire_logic_cluster/lc_4/out
T_16_23_sp4_v_t_45
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_0/in_1

T_16_27_wire_logic_cluster/lc_4/out
T_16_23_sp4_v_t_45
T_16_25_lc_trk_g3_0
T_16_25_input_2_5
T_16_25_wire_logic_cluster/lc_5/in_2

T_16_27_wire_logic_cluster/lc_4/out
T_16_23_sp4_v_t_45
T_16_25_lc_trk_g3_0
T_16_25_input_2_1
T_16_25_wire_logic_cluster/lc_1/in_2

T_16_27_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g0_4
T_16_26_input_2_0
T_16_26_wire_logic_cluster/lc_0/in_2

T_16_27_wire_logic_cluster/lc_4/out
T_16_26_lc_trk_g0_4
T_16_26_wire_logic_cluster/lc_3/in_1

T_16_27_wire_logic_cluster/lc_4/out
T_17_27_lc_trk_g1_4
T_17_27_wire_logic_cluster/lc_4/in_3

T_16_27_wire_logic_cluster/lc_4/out
T_15_28_lc_trk_g1_4
T_15_28_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_d_reg_fast_esr_RNI5VGKZ0Z_12
T_16_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_0
T_8_5_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.m13_2_03_4_i_3_cascade_
T_16_11_wire_logic_cluster/lc_1/ltout
T_16_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_regZ0Z_0
T_21_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_5/in_3

T_21_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_37
T_18_7_sp4_h_l_6
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_5/in_3

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_37
T_18_7_sp4_h_l_6
T_18_7_lc_trk_g0_3
T_18_7_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_d_reg_fast_esr_RNID6KB1Z0Z_12_cascade_
T_16_25_wire_logic_cluster/lc_1/ltout
T_16_25_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_0_7_cascade_
T_17_25_wire_logic_cluster/lc_6/ltout
T_17_25_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_5_c_RNIC5QN
T_15_8_wire_logic_cluster/lc_6/out
T_15_5_sp4_v_t_36
T_16_5_sp4_h_l_6
T_17_5_lc_trk_g2_6
T_17_5_wire_logic_cluster/lc_3/in_3

T_15_8_wire_logic_cluster/lc_6/out
T_15_5_sp4_v_t_36
T_16_5_sp4_h_l_6
T_17_5_lc_trk_g2_6
T_17_5_wire_logic_cluster/lc_6/in_0

T_15_8_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_44
T_12_7_sp4_h_l_3
T_13_7_lc_trk_g3_3
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_5
T_15_8_wire_logic_cluster/lc_5/cout
T_15_8_wire_logic_cluster/lc_6/in_3

Net : pid_side.un1_pid_prereg_0_14
T_16_9_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g3_5
T_17_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_p_reg_esr_RNIRH187Z0Z_5
T_17_5_wire_logic_cluster/lc_4/out
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_66_0_cascade_
T_17_5_wire_logic_cluster/lc_3/ltout
T_17_5_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.O_5_9
T_0_24_wire_mult/lc_1/out
T_1_20_sp4_v_t_38
T_1_22_lc_trk_g2_3
T_1_22_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.un1_pid_prereg_0_14
T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_7/in_3

T_14_21_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_38
T_14_24_sp4_v_t_43
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNIQHRB4Z0Z_21
T_14_21_wire_logic_cluster/lc_7/out
T_14_20_sp4_v_t_46
T_14_24_sp4_v_t_46
T_13_26_lc_trk_g2_3
T_13_26_input_2_1
T_13_26_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNITU3P4Z0Z_10
T_18_8_wire_logic_cluster/lc_0/out
T_18_5_sp4_v_t_40
T_15_5_sp4_h_l_11
T_16_5_lc_trk_g2_3
T_16_5_input_2_5
T_16_5_wire_logic_cluster/lc_5/in_2

End 

Net : alt_command_2
T_5_17_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_39
T_4_18_lc_trk_g2_7
T_4_18_wire_logic_cluster/lc_6/in_1

T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_8_c_RNICNNJ
T_15_9_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_42
T_16_6_sp4_h_l_7
T_18_6_lc_trk_g2_2
T_18_6_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_42
T_16_6_sp4_h_l_7
T_18_6_lc_trk_g2_2
T_18_6_wire_logic_cluster/lc_3/in_3

T_15_9_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_39
T_14_6_lc_trk_g2_7
T_14_6_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_8
T_15_9_wire_logic_cluster/lc_0/cout
T_15_9_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_p_reg_esr_RNI9GJD3Z0Z_8
T_18_6_wire_logic_cluster/lc_4/out
T_19_5_sp4_v_t_41
T_16_5_sp4_h_l_4
T_16_5_lc_trk_g0_1
T_16_5_input_2_3
T_16_5_wire_logic_cluster/lc_3/in_2

T_18_6_wire_logic_cluster/lc_4/out
T_18_0_span12_vert_19
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_repZ0Z1
T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_5_0_span4_vert_30
T_5_3_lc_trk_g0_6
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_5_0_span4_vert_27
T_5_2_lc_trk_g0_6
T_5_2_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_47
T_7_5_sp4_h_l_10
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_7_sp4_h_l_9
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g1_7
T_5_5_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_47
T_7_5_sp4_h_l_10
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_7_sp4_h_l_9
T_9_3_sp4_v_t_38
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_7_sp4_h_l_9
T_9_3_sp4_v_t_38
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_input_2_7
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.init_pulses_4_sqmuxa_i_0_0_0
T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_sp4_h_l_5
T_8_0_span4_vert_35
T_7_1_lc_trk_g2_3
T_7_1_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_41
T_7_4_sp4_h_l_4
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_17
T_8_3_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_16
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_d_regZ0Z_8
T_20_23_wire_logic_cluster/lc_1/out
T_19_23_sp4_h_l_10
T_15_23_sp4_h_l_6
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_1/out
T_19_23_sp4_h_l_10
T_18_19_sp4_v_t_38
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_1/out
T_19_23_sp4_h_l_10
T_18_19_sp4_v_t_38
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_1/out
T_19_23_sp4_h_l_10
T_15_23_sp4_h_l_6
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_13
T_20_10_wire_logic_cluster/lc_5/out
T_12_10_sp12_h_l_1
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_6/in_0

T_20_10_wire_logic_cluster/lc_5/out
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g1_6
T_14_10_wire_logic_cluster/lc_4/in_3

T_20_10_wire_logic_cluster/lc_5/out
T_12_10_sp12_h_l_1
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_7/in_3

T_20_10_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_6/in_1

T_20_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_5/in_0

T_20_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_2/in_3

T_20_10_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_0/in_1

T_20_10_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g2_5
T_20_10_input_2_1
T_20_10_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_2370_i
T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_12_23_lc_trk_g0_0
T_12_23_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_12_23_lc_trk_g0_0
T_12_23_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_reg_esr_RNIGL6FZ0Z_8
T_12_23_wire_logic_cluster/lc_6/out
T_13_20_sp4_v_t_37
T_14_24_sp4_h_l_0
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNI6R6D1Z0Z_8
T_16_24_wire_logic_cluster/lc_0/out
T_16_24_sp4_h_l_5
T_12_24_sp4_h_l_1
T_13_24_lc_trk_g2_1
T_13_24_input_2_3
T_13_24_wire_logic_cluster/lc_3/in_2

T_16_24_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_41
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_0_6_cascade_
T_15_25_wire_logic_cluster/lc_2/ltout
T_15_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNIECBV6Z0Z_8
T_18_6_wire_logic_cluster/lc_3/out
T_19_5_sp4_v_t_39
T_16_5_sp4_h_l_8
T_16_5_lc_trk_g0_5
T_16_5_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_8
T_5_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_14
T_18_8_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_39
T_15_10_sp4_h_l_7
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_5/in_0

T_18_8_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_39
T_15_10_sp4_h_l_7
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_6/in_3

T_18_8_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_39
T_19_10_sp4_h_l_8
T_20_10_lc_trk_g2_0
T_20_10_wire_logic_cluster/lc_7/in_1

T_18_8_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_39
T_15_10_sp4_h_l_7
T_19_10_sp4_h_l_7
T_21_10_lc_trk_g2_2
T_21_10_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.N_204_cascade_
T_18_14_wire_logic_cluster/lc_5/ltout
T_18_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_6Z0Z_20_cascade_
T_21_13_wire_logic_cluster/lc_6/ltout
T_21_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acummZ0Z_13
T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_6_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_6_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_6_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_7/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_input_2_1
T_15_10_wire_logic_cluster/lc_1/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_2/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_input_2_3
T_15_10_wire_logic_cluster/lc_3/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_4/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_6/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_15_10_lc_trk_g3_2
T_15_10_input_2_7
T_15_10_wire_logic_cluster/lc_7/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_2/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_14_sp4_v_t_46
T_12_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_301
T_20_17_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_39
T_17_15_sp4_h_l_8
T_18_15_lc_trk_g2_0
T_18_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_3Z0Z_22
T_20_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_297_cascade_
T_20_17_wire_logic_cluster/lc_4/ltout
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_axb_30
T_16_22_wire_logic_cluster/lc_2/out
T_14_22_sp4_h_l_1
T_13_22_sp4_v_t_42
T_13_26_lc_trk_g1_7
T_13_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_4
T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_p_reg_esr_RNIOH2JDZ0Z_12
T_15_28_wire_logic_cluster/lc_3/out
T_15_25_sp4_v_t_46
T_12_25_sp4_h_l_11
T_13_25_lc_trk_g3_3
T_13_25_input_2_0
T_13_25_wire_logic_cluster/lc_0/in_2

T_15_28_wire_logic_cluster/lc_3/out
T_15_28_sp4_h_l_11
T_18_24_sp4_v_t_46
T_18_20_sp4_v_t_46
T_17_23_lc_trk_g3_6
T_17_23_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_cry_2_0_c_RNI7A6PZ0Z2_cascade_
T_18_14_wire_logic_cluster/lc_4/ltout
T_18_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_259
T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_3_8
T_0_6_wire_mult/mult/O_8
T_1_5_lc_trk_g2_0
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_4_8
T_0_11_wire_mult/lc_0/out
T_1_9_sp4_v_t_44
T_1_13_sp4_v_t_44
T_1_16_lc_trk_g0_4
T_1_16_wire_logic_cluster/lc_5/in_3

End 

Net : alt_command_0
T_5_17_wire_logic_cluster/lc_4/out
T_4_18_lc_trk_g0_4
T_4_18_input_2_4
T_4_18_wire_logic_cluster/lc_4/in_2

T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g1_4
T_5_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_13
T_15_9_wire_logic_cluster/lc_5/cout
T_15_9_wire_logic_cluster/lc_6/in_3

Net : pid_side.m8_2_03_3_i_0
T_22_12_wire_logic_cluster/lc_2/out
T_22_12_lc_trk_g3_2
T_22_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_551_cascade_
T_22_12_wire_logic_cluster/lc_1/ltout
T_22_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_reg_esr_RNIO6NRZ0Z_14
T_15_9_wire_logic_cluster/lc_6/out
T_16_6_sp4_v_t_37
T_17_10_sp4_h_l_6
T_21_10_sp4_h_l_9
T_20_10_lc_trk_g0_1
T_20_10_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_6/out
T_16_6_sp4_v_t_37
T_16_2_sp4_v_t_37
T_15_3_lc_trk_g2_5
T_15_3_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_reg_esr_RNIG7MC2Z0Z_5
T_20_8_wire_logic_cluster/lc_2/out
T_20_4_sp4_v_t_41
T_17_4_sp4_h_l_10
T_16_4_lc_trk_g1_2
T_16_4_input_2_7
T_16_4_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_p_reg_esr_RNI46CB9Z0Z_12
T_20_10_wire_logic_cluster/lc_4/out
T_20_6_sp4_v_t_45
T_17_6_sp4_h_l_2
T_16_6_lc_trk_g0_2
T_16_6_input_2_0
T_16_6_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_4/out
T_20_6_sp4_v_t_45
T_17_6_sp4_h_l_2
T_17_6_lc_trk_g0_7
T_17_6_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_p_reg_esr_RNIH0C61_0Z0Z_14
T_16_24_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g1_4
T_16_25_wire_logic_cluster/lc_3/in_0

T_16_24_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g1_4
T_16_25_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_d_regZ0Z_14
T_24_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_4/in_3

T_24_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_5/in_0

T_24_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_16_24_sp12_v_t_23
T_16_24_sp4_v_t_45
T_15_28_lc_trk_g2_0
T_15_28_wire_logic_cluster/lc_7/in_3

T_24_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_16_24_sp12_v_t_23
T_16_28_lc_trk_g2_0
T_16_28_wire_logic_cluster/lc_3/in_3

T_24_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_16_24_sp12_v_t_23
T_16_24_sp4_v_t_45
T_16_20_sp4_v_t_45
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_5_10
T_0_24_wire_mult/lc_2/out
T_1_20_sp4_v_t_40
T_1_21_lc_trk_g3_0
T_1_21_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI1JN71Z0Z_1
T_14_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g3_0
T_13_23_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.N_589
T_21_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_0/in_0

T_21_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_45
T_23_16_sp4_h_l_1
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_2/in_1

T_21_17_wire_logic_cluster/lc_6/out
T_22_15_sp4_v_t_40
T_22_11_sp4_v_t_36
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNID19M1Z0Z_1
T_12_27_wire_logic_cluster/lc_2/out
T_12_23_sp4_v_t_41
T_13_23_sp4_h_l_4
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_p_reg_esr_RNI2BC9Z0Z_1
T_12_27_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g0_3
T_12_27_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNIFSHOZ0Z_1
T_12_27_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g3_6
T_12_27_wire_logic_cluster/lc_2/in_3

T_12_27_wire_logic_cluster/lc_6/out
T_12_27_sp4_h_l_1
T_11_23_sp4_v_t_36
T_12_23_sp4_h_l_1
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_6_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_0
T_12_27_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g3_4
T_12_27_wire_logic_cluster/lc_3/in_0

T_12_27_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g3_4
T_12_27_wire_logic_cluster/lc_5/in_0

T_12_27_wire_logic_cluster/lc_4/out
T_13_28_lc_trk_g3_4
T_13_28_wire_logic_cluster/lc_4/in_1

T_12_27_wire_logic_cluster/lc_4/out
T_13_28_lc_trk_g3_4
T_13_28_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_p_reg_esr_RNIL0VP1Z0Z_12
T_16_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g3_7
T_17_9_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_189
T_16_14_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_4/out
T_15_14_sp4_h_l_0
T_18_14_sp4_v_t_37
T_19_18_sp4_h_l_6
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.m5_0_03_4_i_i_0
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_1_0_17
T_16_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g3_7
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_regZ0Z_7
T_16_11_wire_logic_cluster/lc_3/out
T_16_7_sp4_v_t_43
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_3/out
T_16_7_sp4_v_t_43
T_16_11_lc_trk_g1_6
T_16_11_input_2_3
T_16_11_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_regZ0Z_6
T_12_28_wire_logic_cluster/lc_4/out
T_12_26_sp4_v_t_37
T_13_26_sp4_h_l_0
T_14_26_lc_trk_g3_0
T_14_26_wire_logic_cluster/lc_0/in_3

T_12_28_wire_logic_cluster/lc_4/out
T_13_27_lc_trk_g3_4
T_13_27_input_2_5
T_13_27_wire_logic_cluster/lc_5/in_2

T_12_28_wire_logic_cluster/lc_4/out
T_13_27_lc_trk_g3_4
T_13_27_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_i_reg_esr_RNO_2Z0Z_19_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : side_command_1
T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_20_15_lc_trk_g1_6
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_regZ0Z_14
T_24_10_wire_logic_cluster/lc_6/out
T_15_10_sp12_h_l_0
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_5/in_1

T_24_10_wire_logic_cluster/lc_6/out
T_15_10_sp12_h_l_0
T_20_10_lc_trk_g1_4
T_20_10_wire_logic_cluster/lc_7/in_0

T_24_10_wire_logic_cluster/lc_6/out
T_15_10_sp12_h_l_0
T_14_10_lc_trk_g0_0
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

T_24_10_wire_logic_cluster/lc_6/out
T_24_10_sp4_h_l_1
T_20_10_sp4_h_l_1
T_21_10_lc_trk_g3_1
T_21_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.N_594
T_17_13_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_acummZ0Z_5
T_14_7_wire_logic_cluster/lc_0/out
T_15_8_lc_trk_g2_0
T_15_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_437
T_20_14_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_10
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_regZ0Z_1
T_13_28_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g3_0
T_12_27_input_2_3
T_12_27_wire_logic_cluster/lc_3/in_2

T_13_28_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g3_0
T_12_27_input_2_5
T_12_27_wire_logic_cluster/lc_5/in_2

T_13_28_wire_logic_cluster/lc_0/out
T_13_28_lc_trk_g0_0
T_13_28_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_regZ0Z_1
T_13_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_3/in_1

T_13_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_5/in_1

T_13_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_1/in_3

T_13_28_wire_logic_cluster/lc_3/out
T_13_28_lc_trk_g1_3
T_13_28_wire_logic_cluster/lc_1/in_3

T_13_28_wire_logic_cluster/lc_3/out
T_14_25_sp4_v_t_47
T_14_21_sp4_v_t_43
T_14_23_lc_trk_g3_6
T_14_23_wire_logic_cluster/lc_0/in_1

T_13_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g3_3
T_12_27_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.m18_2_03_4_1_cascade_
T_17_17_wire_logic_cluster/lc_4/ltout
T_17_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_187
T_13_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_42
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_pid_prereg_0_7_cascade_
T_16_9_wire_logic_cluster/lc_6/ltout
T_16_9_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_263
T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_21
T_16_6_wire_logic_cluster/lc_6/cout
T_16_6_wire_logic_cluster/lc_7/in_3

Net : pid_side.un1_pid_prereg_0_11_cascade_
T_16_8_wire_logic_cluster/lc_1/ltout
T_16_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_22_cascade_
T_14_11_wire_logic_cluster/lc_3/ltout
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.m10_2_03_3_i_0_o2_1_1_cascade_
T_18_15_wire_logic_cluster/lc_4/ltout
T_18_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.O_2_11
T_25_11_wire_mult/lc_3/out
T_25_8_sp4_v_t_46
T_24_9_lc_trk_g3_6
T_24_9_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_p_reg_esr_RNIS5CU3Z0Z_9
T_17_22_wire_logic_cluster/lc_3/out
T_15_22_sp4_h_l_3
T_14_22_sp4_v_t_44
T_13_24_lc_trk_g0_2
T_13_24_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_9_c_RNIIPQK
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_sp4_h_l_9
T_18_20_sp4_v_t_44
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_sp4_h_l_9
T_18_20_sp4_v_t_44
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_sp4_h_l_9
T_18_20_sp4_v_t_44
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_184_cascade_
T_20_14_wire_logic_cluster/lc_4/ltout
T_20_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_9
T_15_20_wire_logic_cluster/lc_1/cout
T_15_20_wire_logic_cluster/lc_2/in_3

Net : pid_side.un1_pid_prereg_0_13_cascade_
T_17_7_wire_logic_cluster/lc_2/ltout
T_17_7_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_reg_esr_RNIBJ5B3_0Z0Z_14_cascade_
T_17_23_wire_logic_cluster/lc_6/ltout
T_17_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_185_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIIFEIZ0Z_1
T_22_9_wire_logic_cluster/lc_3/out
T_22_9_sp4_h_l_11
T_21_9_sp4_v_t_40
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNIVOSG_0Z0Z_5_cascade_
T_14_26_wire_logic_cluster/lc_6/ltout
T_14_26_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_1
T_20_6_wire_logic_cluster/lc_7/out
T_20_5_sp4_v_t_46
T_21_9_sp4_h_l_5
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_3/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_20_5_sp4_v_t_46
T_20_9_sp4_v_t_42
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_2/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_21_3_sp4_v_t_39
T_18_7_sp4_h_l_7
T_18_7_lc_trk_g0_2
T_18_7_wire_logic_cluster/lc_1/in_1

T_20_6_wire_logic_cluster/lc_7/out
T_20_5_sp4_v_t_46
T_20_9_sp4_v_t_42
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.m13_2_03_4_i_0_o2_2
T_15_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.N_611
T_18_20_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_40
T_15_17_sp4_h_l_11
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_p_reg_esr_RNIB9N71_0Z0Z_5
T_14_26_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_38
T_11_23_sp4_h_l_9
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_6/in_1

T_14_26_wire_logic_cluster/lc_7/out
T_14_21_sp12_v_t_22
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.m11_2_03_3_i_0_o2_1
T_18_16_wire_logic_cluster/lc_4/out
T_18_8_sp12_v_t_23
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_6
T_16_14_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_36
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_260_i_i
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_6_2_sp4_v_t_42
T_7_2_sp4_h_l_0
T_9_2_lc_trk_g3_5
T_9_2_input_2_4
T_9_2_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_d_regZ0Z_4
T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_5/out
T_13_15_sp4_h_l_2
T_16_15_sp4_v_t_39
T_13_19_sp4_h_l_2
T_16_19_sp4_v_t_42
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_regZ0Z_4
T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_3/in_0

T_14_15_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_40
T_14_18_sp4_v_t_36
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_pid_prereg_0_17_cascade_
T_17_8_wire_logic_cluster/lc_0/ltout
T_17_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_16
T_15_24_wire_logic_cluster/lc_5/out
T_14_25_lc_trk_g0_5
T_14_25_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_14_25_lc_trk_g0_5
T_14_25_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_14_25_lc_trk_g0_5
T_14_25_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_10_8
T_9_3_wire_logic_cluster/lc_0/out
T_10_4_lc_trk_g2_0
T_10_4_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_9_3_0_
T_9_3_wire_logic_cluster/carry_in_mux/cout
T_9_3_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_0_axb_1_cascade_
T_5_3_wire_logic_cluster/lc_6/ltout
T_5_3_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_1
T_4_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_6
T_15_8_wire_logic_cluster/lc_6/cout
T_15_8_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_2_10_cascade_
T_7_7_wire_logic_cluster/lc_0/ltout
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_10_cascade_
T_7_7_wire_logic_cluster/lc_1/ltout
T_7_7_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_6_c_RNI6FLJ
T_15_8_wire_logic_cluster/lc_7/out
T_15_5_sp4_v_t_38
T_16_5_sp4_h_l_3
T_18_5_lc_trk_g3_6
T_18_5_wire_logic_cluster/lc_4/in_3

T_15_8_wire_logic_cluster/lc_7/out
T_15_5_sp4_v_t_38
T_16_5_sp4_h_l_3
T_18_5_lc_trk_g3_6
T_18_5_wire_logic_cluster/lc_0/in_3

T_15_8_wire_logic_cluster/lc_7/out
T_15_5_sp4_v_t_38
T_14_6_lc_trk_g2_6
T_14_6_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulses_RNI8E326Z0Z_10
T_7_7_wire_logic_cluster/lc_2/out
T_7_3_sp4_v_t_41
T_8_3_sp4_h_l_9
T_9_3_lc_trk_g2_1
T_9_3_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_p_reg_esr_RNIFJGD3_0Z0Z_6
T_18_5_wire_logic_cluster/lc_4/out
T_11_5_sp12_h_l_0
T_16_5_lc_trk_g1_4
T_16_5_wire_logic_cluster/lc_0/in_1

End 

Net : drone_H_disp_front_14
T_12_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_44
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_44
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.N_256_i_i
T_5_2_wire_logic_cluster/lc_0/out
T_5_0_span12_vert_19
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_7/in_3

T_5_2_wire_logic_cluster/lc_0/out
T_6_2_sp4_h_l_0
T_9_0_span4_vert_19
T_9_2_lc_trk_g1_6
T_9_2_input_2_3
T_9_2_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_252
T_20_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_pid_prereg_0_2_cascade_
T_15_6_wire_logic_cluster/lc_2/ltout
T_15_6_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_4
T_15_19_wire_logic_cluster/lc_4/cout
T_15_19_wire_logic_cluster/lc_5/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_4_c_RNICGQM
T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_15_22_sp4_v_t_38
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_15_22_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_39
T_16_21_sp4_h_l_8
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_15_22_sp4_v_t_38
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIASUA3Z0Z_21
T_16_8_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g0_6
T_16_7_wire_logic_cluster/lc_1/in_1

End 

Net : alt_command_1
T_5_17_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g0_1
T_4_18_input_2_5
T_4_18_wire_logic_cluster/lc_5/in_2

T_5_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_16
T_8_3_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g0_0
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_8_3_0_
T_8_3_wire_logic_cluster/carry_in_mux/cout
T_8_3_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_6
T_4_3_wire_logic_cluster/lc_2/out
T_2_3_sp4_h_l_1
T_6_3_sp4_h_l_4
T_9_0_span4_vert_34
T_9_1_lc_trk_g2_2
T_9_1_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIQOIP3Z0Z_6
T_9_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g3_7
T_8_1_input_2_6
T_8_1_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.m16_2_03_4_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : side_command_2
T_22_15_wire_logic_cluster/lc_2/out
T_22_15_sp4_h_l_9
T_18_15_sp4_h_l_0
T_20_15_lc_trk_g3_5
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.m23_2_03_0_1
T_22_16_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_pid_prereg_0_9_cascade_
T_16_9_wire_logic_cluster/lc_1/ltout
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_7_cascade_
T_9_5_wire_logic_cluster/lc_1/ltout
T_9_5_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulses_RNISD9M6Z0Z_7
T_9_5_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_41
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_14
T_8_2_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_15
T_8_4_lc_trk_g2_0
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_13
T_8_2_wire_logic_cluster/lc_5/cout
T_8_2_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_p_reg_esr_RNIN4BP4Z0Z_3
T_20_8_wire_logic_cluster/lc_5/out
T_20_4_sp4_v_t_47
T_17_4_sp4_h_l_4
T_16_4_lc_trk_g0_4
T_16_4_input_2_6
T_16_4_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_1_cascade_
T_15_6_wire_logic_cluster/lc_0/ltout
T_15_6_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIUOPVAZ0Z_10
T_17_9_wire_logic_cluster/lc_7/out
T_17_7_sp4_v_t_43
T_17_3_sp4_v_t_43
T_16_5_lc_trk_g0_6
T_16_5_input_2_6
T_16_5_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_3_cascade_
T_15_6_wire_logic_cluster/lc_4/ltout
T_15_6_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_0_repZ0Z1
T_4_6_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_37
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_37
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_44
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_44
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_38
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_2/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_4/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_44
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_38
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_44
T_6_8_sp4_h_l_3
T_9_4_sp4_v_t_38
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_0/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_regZ0Z_17
T_17_16_wire_logic_cluster/lc_4/out
T_10_16_sp12_h_l_0
T_13_16_sp4_h_l_5
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_36
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_9_cascade_
T_12_25_wire_logic_cluster/lc_1/ltout
T_12_25_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.N_513
T_4_3_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_7_0_span4_vert_25
T_7_1_lc_trk_g2_1
T_7_1_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_wire_logic_cluster/lc_7/in_0

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_8_3_sp4_h_l_3
T_11_3_sp4_v_t_45
T_10_6_lc_trk_g3_5
T_10_6_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_46
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_7_3_sp4_v_t_37
T_7_6_lc_trk_g0_5
T_7_6_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_46
T_6_1_sp4_h_l_4
T_9_1_sp4_v_t_44
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_5/in_3

T_4_3_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_i_regZ0Z_8
T_18_6_wire_logic_cluster/lc_0/out
T_17_6_sp4_h_l_8
T_16_6_sp4_v_t_45
T_15_9_lc_trk_g3_5
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_reg_9_sn_15
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_4_11
T_0_11_wire_mult/lc_3/out
T_1_11_lc_trk_g0_3
T_1_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_i_acummZ0Z_6
T_14_7_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g2_1
T_15_8_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_8_cascade_
T_12_25_wire_logic_cluster/lc_5/ltout
T_12_25_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNID3GT3Z0Z_10
T_17_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_3
T_4_4_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIV62K2Z0Z_10
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.O_2_10
T_25_11_wire_mult/lc_2/out
T_25_7_sp4_v_t_41
T_24_9_lc_trk_g0_4
T_24_9_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_d_regZ0Z_12
T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_17_26_sp4_v_t_41
T_17_22_sp4_v_t_37
T_16_25_lc_trk_g2_5
T_16_25_wire_logic_cluster/lc_6/in_3

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_14_26_sp4_h_l_6
T_16_26_lc_trk_g2_3
T_16_26_wire_logic_cluster/lc_2/in_3

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_17_26_sp4_v_t_41
T_17_27_lc_trk_g3_1
T_17_27_wire_logic_cluster/lc_5/in_3

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_17_26_sp4_v_t_41
T_17_27_lc_trk_g3_1
T_17_27_wire_logic_cluster/lc_4/in_0

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_17_26_sp4_v_t_41
T_17_22_sp4_v_t_37
T_16_25_lc_trk_g2_5
T_16_25_wire_logic_cluster/lc_7/in_0

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_21_26_sp4_v_t_40
T_20_28_lc_trk_g0_5
T_20_28_wire_logic_cluster/lc_6/in_3

T_21_25_wire_logic_cluster/lc_0/out
T_21_23_sp4_v_t_45
T_18_23_sp4_h_l_2
T_14_23_sp4_h_l_10
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_6/in_3

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_14_26_sp4_h_l_6
T_16_26_lc_trk_g2_3
T_16_26_wire_logic_cluster/lc_7/in_0

T_21_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_40
T_18_26_sp4_h_l_10
T_14_26_sp4_h_l_6
T_16_26_lc_trk_g2_3
T_16_26_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_20
T_16_6_wire_logic_cluster/lc_5/cout
T_16_6_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.PPM_STATEZ0Z_0
T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

T_4_5_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_44
T_5_3_lc_trk_g2_1
T_5_3_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_4/out
T_4_3_sp4_v_t_37
T_5_3_sp4_h_l_0
T_9_3_sp4_h_l_3
T_11_3_lc_trk_g3_6
T_11_3_wire_logic_cluster/lc_2/in_3

T_4_5_wire_logic_cluster/lc_4/out
T_4_3_sp4_v_t_37
T_5_3_sp4_h_l_0
T_9_3_sp4_h_l_3
T_11_3_lc_trk_g3_6
T_11_3_wire_logic_cluster/lc_6/in_3

T_4_5_wire_logic_cluster/lc_4/out
T_4_3_sp4_v_t_37
T_5_3_sp4_h_l_0
T_9_3_sp4_h_l_3
T_11_3_lc_trk_g2_6
T_11_3_wire_logic_cluster/lc_5/in_1

T_4_5_wire_logic_cluster/lc_4/out
T_4_3_sp4_v_t_37
T_5_3_sp4_h_l_0
T_9_3_sp4_h_l_3
T_11_3_lc_trk_g3_6
T_11_3_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_44
T_5_3_lc_trk_g2_1
T_5_3_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_9
T_18_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_4/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_regZ0Z_10
T_18_15_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_41
T_18_9_sp4_v_t_42
T_15_9_sp4_h_l_7
T_15_9_lc_trk_g0_2
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_3_repZ0Z1
T_4_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g0_1
T_4_5_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_43
T_5_0_span4_vert_26
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g0_1
T_4_5_input_2_5
T_4_5_wire_logic_cluster/lc_5/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_43
T_5_0_span4_vert_26
T_5_2_lc_trk_g0_7
T_5_2_input_2_7
T_5_2_wire_logic_cluster/lc_7/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/in_3

T_4_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_43
T_6_3_sp4_h_l_11
T_9_0_span4_vert_35
T_9_1_lc_trk_g2_3
T_9_1_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_43
T_6_3_sp4_h_l_11
T_9_0_span4_vert_35
T_9_1_lc_trk_g2_3
T_9_1_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_input_2_1
T_4_6_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_7_c_RNIIDSN
T_15_9_wire_logic_cluster/lc_0/out
T_14_9_sp4_h_l_8
T_17_5_sp4_v_t_45
T_17_1_sp4_v_t_45
T_17_4_lc_trk_g1_5
T_17_4_wire_logic_cluster/lc_3/in_3

T_15_9_wire_logic_cluster/lc_0/out
T_15_5_sp4_v_t_37
T_16_5_sp4_h_l_5
T_18_5_lc_trk_g2_0
T_18_5_wire_logic_cluster/lc_7/in_3

T_15_9_wire_logic_cluster/lc_0/out
T_15_5_sp4_v_t_37
T_16_5_sp4_h_l_5
T_15_5_sp4_v_t_40
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_15_9_0_
T_15_9_wire_logic_cluster/carry_in_mux/cout
T_15_9_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_p_reg_esr_RNI5SNH3Z0Z_7
T_17_4_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g1_3
T_16_5_input_2_2
T_16_5_wire_logic_cluster/lc_2/in_2

T_17_4_wire_logic_cluster/lc_3/out
T_18_3_sp4_v_t_39
T_18_6_lc_trk_g1_7
T_18_6_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_pid_prereg_0_24_cascade_
T_17_7_wire_logic_cluster/lc_5/ltout
T_17_7_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_18_cascade_
T_17_8_wire_logic_cluster/lc_4/ltout
T_17_8_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_pid_prereg_0_20_cascade_
T_14_11_wire_logic_cluster/lc_1/ltout
T_14_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.m56_0_o2_0
T_18_13_wire_logic_cluster/lc_6/out
T_18_7_sp12_v_t_23
T_18_0_span12_vert_12
T_18_6_lc_trk_g2_3
T_18_6_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.N_509
T_4_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_2_5_sp12_h_l_1
T_8_5_lc_trk_g0_6
T_8_5_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_2_5_sp12_h_l_1
T_7_5_lc_trk_g0_5
T_7_5_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_2/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_39
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_5/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_2_5_sp12_h_l_1
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_1/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_5_7_sp4_h_l_0
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_47
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_47
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_45
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_d_regZ0Z_0
T_13_28_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g3_7
T_12_27_wire_logic_cluster/lc_3/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g3_7
T_12_27_wire_logic_cluster/lc_5/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g2_7
T_13_28_wire_logic_cluster/lc_4/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g2_7
T_13_28_wire_logic_cluster/lc_2/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g3_7
T_12_27_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.N_622
T_22_16_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m23_2_03_0_2_cascade_
T_22_16_wire_logic_cluster/lc_3/ltout
T_22_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.O_2_8
T_25_11_wire_mult/mult/O_8
T_25_8_sp4_v_t_40
T_22_8_sp4_h_l_5
T_22_8_lc_trk_g1_0
T_22_8_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_14
T_8_2_wire_logic_cluster/lc_6/cout
T_8_2_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_15
T_8_2_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_46
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_245_cascade_
T_20_12_wire_logic_cluster/lc_5/ltout
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_p_regZ0Z_10
T_18_10_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_18_10_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_2/out
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_regZ0Z_10
T_18_10_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_3/in_1

T_18_10_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_18_10_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g1_0
T_18_9_wire_logic_cluster/lc_2/in_3

T_18_10_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_6/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g1_0
T_18_9_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_p_reg_esr_RNIBMBO6Z0Z_10
T_18_9_wire_logic_cluster/lc_1/out
T_18_5_sp4_v_t_39
T_15_5_sp4_h_l_2
T_16_5_lc_trk_g2_2
T_16_5_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_9
T_15_9_wire_logic_cluster/lc_1/cout
T_15_9_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_i_reg_esr_RNI6OOIZ0Z_10
T_15_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_4
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_1/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_4
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_9
T_14_5_sp4_v_t_44
T_13_7_lc_trk_g2_1
T_13_7_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_0_axb_14
T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_16_5_lc_trk_g3_1
T_16_5_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_3/out
T_16_9_sp4_v_t_38
T_16_5_sp4_v_t_38
T_13_5_sp4_h_l_9
T_13_5_lc_trk_g0_4
T_13_5_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_184
T_15_18_wire_logic_cluster/lc_2/out
T_15_18_sp4_h_l_9
T_18_18_sp4_v_t_39
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_4/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_sp4_h_l_9
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.m78_0_m2_1_ns_1
T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_39
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIUNTB4Z0Z_21
T_14_25_wire_logic_cluster/lc_1/out
T_13_26_lc_trk_g1_1
T_13_26_input_2_2
T_13_26_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_437
T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_p_reg_esr_RNIIHEQZ0Z_4
T_20_8_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g1_0
T_20_7_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_p_regZ0Z_4
T_22_8_wire_logic_cluster/lc_6/out
T_21_8_sp4_h_l_4
T_20_8_lc_trk_g0_4
T_20_8_wire_logic_cluster/lc_0/in_0

T_22_8_wire_logic_cluster/lc_6/out
T_21_8_sp4_h_l_4
T_20_8_lc_trk_g0_4
T_20_8_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_d_regZ0Z_4
T_23_8_wire_logic_cluster/lc_7/out
T_21_8_sp4_h_l_11
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_0/in_3

T_23_8_wire_logic_cluster/lc_7/out
T_21_8_sp4_h_l_11
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_6/in_3

T_23_8_wire_logic_cluster/lc_7/out
T_21_8_sp4_h_l_11
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_p_reg_esr_RNIV4S38Z0Z_10
T_18_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_47
T_15_5_sp4_h_l_4
T_16_5_lc_trk_g2_4
T_16_5_input_2_4
T_16_5_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_p_reg_esr_RNI76TK1Z0Z_5
T_20_7_wire_logic_cluster/lc_7/out
T_21_5_sp4_v_t_42
T_18_5_sp4_h_l_7
T_17_5_lc_trk_g0_7
T_17_5_wire_logic_cluster/lc_4/in_1

T_20_7_wire_logic_cluster/lc_7/out
T_21_5_sp4_v_t_42
T_18_5_sp4_h_l_7
T_17_5_lc_trk_g0_7
T_17_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_8
T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp4_h_l_4
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_4/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_reg_esr_RNIKF8V6Z0Z_7
T_18_5_wire_logic_cluster/lc_7/out
T_17_5_sp4_h_l_6
T_16_5_lc_trk_g1_6
T_16_5_input_2_1
T_16_5_wire_logic_cluster/lc_1/in_2

End 

Net : side_command_5
T_22_15_wire_logic_cluster/lc_5/out
T_22_15_sp12_h_l_1
T_22_15_sp4_h_l_0
T_21_15_sp4_v_t_37
T_20_16_lc_trk_g2_5
T_20_16_input_2_1
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_8_c_RNI1BPE
T_15_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_10
T_17_20_sp4_v_t_38
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_10
T_13_20_sp4_v_t_41
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_7/in_3

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_10
T_17_20_sp4_v_t_38
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_8
T_15_20_wire_logic_cluster/lc_0/cout
T_15_20_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_p_regZ0Z_14
T_16_27_wire_logic_cluster/lc_5/out
T_16_23_sp4_v_t_47
T_16_24_lc_trk_g2_7
T_16_24_wire_logic_cluster/lc_4/in_1

T_16_27_wire_logic_cluster/lc_5/out
T_16_23_sp4_v_t_47
T_16_24_lc_trk_g2_7
T_16_24_input_2_5
T_16_24_wire_logic_cluster/lc_5/in_2

T_16_27_wire_logic_cluster/lc_5/out
T_15_28_lc_trk_g0_5
T_15_28_wire_logic_cluster/lc_7/in_0

T_16_27_wire_logic_cluster/lc_5/out
T_16_26_sp4_v_t_42
T_16_28_lc_trk_g2_7
T_16_28_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.N_606
T_21_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_45
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_551
T_22_12_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g0_1
T_22_12_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_p_reg_esr_RNIIQL11Z0Z_1_cascade_
T_20_11_wire_logic_cluster/lc_1/ltout
T_20_11_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_5
T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_3_lc_trk_g2_6
T_4_3_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g1_7
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_reg_esr_RNI3K9L1Z0Z_6
T_12_26_wire_logic_cluster/lc_4/out
T_13_24_sp4_v_t_36
T_14_24_sp4_h_l_1
T_13_24_lc_trk_g1_1
T_13_24_wire_logic_cluster/lc_1/in_1

T_12_26_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_45
T_12_23_lc_trk_g3_5
T_12_23_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un2_throttle_0_0_2_5_cascade_
T_4_3_wire_logic_cluster/lc_6/ltout
T_4_3_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_6_c_RNIIOSM
T_15_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_47
T_13_22_sp4_h_l_10
T_12_22_sp4_v_t_41
T_12_26_lc_trk_g1_4
T_12_26_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_14_19_sp4_v_t_38
T_14_23_sp4_v_t_43
T_13_27_lc_trk_g1_6
T_13_27_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_18_19_sp4_v_t_45
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_6
T_15_19_wire_logic_cluster/lc_6/cout
T_15_19_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.N_306
T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g1_3
T_9_1_wire_logic_cluster/lc_1/in_1

T_9_1_wire_logic_cluster/lc_3/out
T_9_0_span4_vert_22
T_10_2_sp4_h_l_11
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_6_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulses_RNI20JF6Z0Z_6
T_9_1_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g1_2
T_9_2_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_25_cascade_
T_16_22_wire_logic_cluster/lc_0/ltout
T_16_22_wire_logic_cluster/lc_1/in_2

End 

Net : side_command_3
T_22_15_wire_logic_cluster/lc_3/out
T_16_15_sp12_h_l_1
T_20_15_lc_trk_g1_2
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_13_THRU_CO
T_16_5_wire_logic_cluster/lc_7/out
T_14_5_sp4_h_l_11
T_13_5_lc_trk_g1_3
T_13_5_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_13
T_16_5_wire_logic_cluster/lc_6/cout
T_16_5_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_p_regZ0Z_15
T_16_27_wire_logic_cluster/lc_6/out
T_16_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_16_24_lc_trk_g1_1
T_16_24_wire_logic_cluster/lc_6/in_0

T_16_27_wire_logic_cluster/lc_6/out
T_16_24_sp4_v_t_36
T_17_24_sp4_h_l_1
T_16_24_lc_trk_g1_1
T_16_24_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_reg_esr_RNIK3C61_0Z0Z_15
T_16_24_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_6/in_0

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_189_cascade_
T_16_14_wire_logic_cluster/lc_4/ltout
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_p_reg_esr_RNINU9V7Z0Z_9
T_17_22_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_37
T_14_24_sp4_h_l_5
T_13_24_lc_trk_g1_5
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_230
T_16_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_16_12_sp4_v_t_39
T_17_12_sp4_h_l_7
T_21_12_sp4_h_l_7
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_16_12_sp4_v_t_39
T_17_12_sp4_h_l_7
T_21_12_sp4_h_l_7
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_i_reg_esr_RNO_1Z0Z_16
T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m4_2_01
T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_4_10
T_0_11_wire_mult/lc_2/out
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_398
T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.m78_0_0_cascade_
T_17_12_wire_logic_cluster/lc_0/ltout
T_17_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_reg_9_1_14
T_17_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.N_259_cascade_
T_17_18_wire_logic_cluster/lc_5/ltout
T_17_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_d_regZ0Z_15
T_24_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_6/in_3

T_24_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_7/in_0

T_24_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_18_24_sp4_h_l_2
T_17_20_sp4_v_t_42
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_p_regZ0Z_19
T_1_15_wire_logic_cluster/lc_3/out
T_0_15_sp12_h_l_10
T_7_15_sp12_h_l_1
T_18_15_sp12_v_t_22
T_18_18_sp4_v_t_42
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_6/in_0

T_1_15_wire_logic_cluster/lc_3/out
T_0_15_sp12_h_l_10
T_7_15_sp12_h_l_1
T_18_15_sp12_v_t_22
T_18_18_sp4_v_t_42
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_reg_esr_RNIO4E8_0Z0Z_2
T_15_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_8
T_13_23_sp4_v_t_39
T_12_27_lc_trk_g1_2
T_12_27_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_reg_esr_RNI0GC61_0Z0Z_19
T_17_20_wire_logic_cluster/lc_6/out
T_17_14_sp12_v_t_23
T_17_25_lc_trk_g3_3
T_17_25_input_2_6
T_17_25_wire_logic_cluster/lc_6/in_2

T_17_20_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_36
T_17_21_sp4_v_t_36
T_14_25_sp4_h_l_1
T_10_25_sp4_h_l_1
T_12_25_lc_trk_g3_4
T_12_25_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.state_RNIL5IFZ0Z_0_cascade_
T_14_13_wire_logic_cluster/lc_5/ltout
T_14_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_d_regZ0Z_2
T_21_23_wire_logic_cluster/lc_5/out
T_20_23_sp4_h_l_2
T_16_23_sp4_h_l_10
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_0/in_3

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_sp4_h_l_2
T_16_23_sp4_h_l_10
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_2/in_3

T_21_23_wire_logic_cluster/lc_5/out
T_20_23_sp4_h_l_2
T_16_23_sp4_h_l_10
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_19
T_16_6_wire_logic_cluster/lc_4/cout
T_16_6_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_0_0_7
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.N_42_i_i_0_cascade_
T_16_16_wire_logic_cluster/lc_4/ltout
T_16_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_338
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_253
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_598
T_14_17_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m27_2_03_0
T_13_14_wire_logic_cluster/lc_5/out
T_11_14_sp4_h_l_7
T_14_14_sp4_v_t_37
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.m18_2_03_4_o3_1_cascade_
T_16_13_wire_logic_cluster/lc_0/ltout
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.m18_2_03_4_o3_1_1
T_16_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acummZ0Z_7
T_14_7_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g2_7
T_15_8_input_2_7
T_15_8_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_5
T_4_8_wire_logic_cluster/lc_5/out
T_4_1_sp12_v_t_22
T_4_3_lc_trk_g3_5
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_regZ0Z_2
T_9_23_wire_logic_cluster/lc_1/out
T_5_23_sp12_h_l_1
T_15_23_lc_trk_g0_6
T_15_23_wire_logic_cluster/lc_0/in_0

T_9_23_wire_logic_cluster/lc_1/out
T_5_23_sp12_h_l_1
T_15_23_lc_trk_g0_6
T_15_23_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.N_231
T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_14_18_sp4_h_l_0
T_17_14_sp4_v_t_43
T_16_15_lc_trk_g3_3
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_14_18_sp4_h_l_0
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_46
T_15_19_sp4_h_l_5
T_18_19_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_14_18_sp4_h_l_0
T_18_18_sp4_h_l_0
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_262
T_16_15_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.O_2_9
T_25_11_wire_mult/lc_1/out
T_25_8_sp4_v_t_42
T_24_9_lc_trk_g3_2
T_24_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNIH0C61Z0Z_14
T_16_24_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_6/in_1

T_16_24_wire_logic_cluster/lc_5/out
T_15_24_sp4_h_l_2
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_3_6
T_0_5_wire_mult/lc_6/out
T_0_5_sp4_h_l_17
T_2_5_sp4_v_t_41
T_2_9_sp4_v_t_37
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.N_339
T_15_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_41
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_pid_prereg_0_4_cascade_
T_15_7_wire_logic_cluster/lc_1/ltout
T_15_7_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_12
T_8_2_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_36
T_10_4_sp4_h_l_7
T_10_4_lc_trk_g0_2
T_10_4_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_11
T_8_2_wire_logic_cluster/lc_3/cout
T_8_2_wire_logic_cluster/lc_4/in_3

Net : alt_command_3
T_5_17_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_wire_logic_cluster/lc_7/in_1

T_5_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI6LFQZ0Z_0_cascade_
T_5_4_wire_logic_cluster/lc_5/ltout
T_5_4_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_5
T_14_26_wire_logic_cluster/lc_1/out
T_14_26_lc_trk_g3_1
T_14_26_wire_logic_cluster/lc_0/in_0

T_14_26_wire_logic_cluster/lc_1/out
T_13_27_lc_trk_g0_1
T_13_27_wire_logic_cluster/lc_5/in_0

T_14_26_wire_logic_cluster/lc_1/out
T_14_26_lc_trk_g3_1
T_14_26_wire_logic_cluster/lc_6/in_0

T_14_26_wire_logic_cluster/lc_1/out
T_14_26_lc_trk_g3_1
T_14_26_wire_logic_cluster/lc_5/in_3

T_14_26_wire_logic_cluster/lc_1/out
T_13_27_lc_trk_g1_1
T_13_27_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_12_cascade_
T_14_21_wire_logic_cluster/lc_0/ltout
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_0_cascade_
T_14_24_wire_logic_cluster/lc_5/ltout
T_14_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_263_cascade_
T_16_13_wire_logic_cluster/lc_1/ltout
T_16_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_5_cascade_
T_15_7_wire_logic_cluster/lc_6/ltout
T_15_7_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_regZ0Z_10
T_21_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_15_24_lc_trk_g0_4
T_15_24_wire_logic_cluster/lc_3/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_15_24_lc_trk_g0_4
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_21_24_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_45
T_18_22_sp4_h_l_2
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_1/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_15_24_lc_trk_g0_4
T_15_24_wire_logic_cluster/lc_2/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_8
T_16_24_sp4_h_l_4
T_15_24_lc_trk_g0_4
T_15_24_wire_logic_cluster/lc_6/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_45
T_18_22_sp4_h_l_2
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI379B2Z0Z_10
T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNIKG5UZ0Z_10
T_15_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_538_cascade_
T_22_12_wire_logic_cluster/lc_5/ltout
T_22_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.m58_0_o2_0
T_22_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g2_6
T_22_12_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g2_6
T_22_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI5JRF4Z0Z_10
T_15_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_0_19_cascade_
T_14_25_wire_logic_cluster/lc_6/ltout
T_14_25_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_339
T_21_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_38
T_18_12_sp4_h_l_9
T_14_12_sp4_h_l_5
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_263_i_i
T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_47
T_9_2_lc_trk_g2_7
T_9_2_input_2_7
T_9_2_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.O_10
T_25_24_wire_mult/lc_2/out
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNI6D5L7Z0Z_12_cascade_
T_13_28_wire_logic_cluster/lc_5/ltout
T_13_28_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_3_i_1
T_16_26_wire_logic_cluster/lc_3/out
T_14_26_sp4_h_l_3
T_13_26_sp4_v_t_38
T_13_28_lc_trk_g3_3
T_13_28_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_d_regZ0Z_9
T_20_24_wire_logic_cluster/lc_3/out
T_14_24_sp12_h_l_1
T_15_24_lc_trk_g0_5
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

T_20_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_3
T_17_20_sp4_v_t_45
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_6/in_3

T_20_24_wire_logic_cluster/lc_3/out
T_14_24_sp12_h_l_1
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_3
T_17_20_sp4_v_t_45
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_2/in_3

T_20_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_3
T_17_20_sp4_v_t_45
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_regZ0Z_7
T_21_7_wire_logic_cluster/lc_5/out
T_20_7_sp4_h_l_2
T_19_7_sp4_v_t_45
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_1/in_3

T_21_7_wire_logic_cluster/lc_5/out
T_20_7_sp4_h_l_2
T_19_7_sp4_v_t_45
T_19_3_sp4_v_t_41
T_18_6_lc_trk_g3_1
T_18_6_wire_logic_cluster/lc_2/in_0

T_21_7_wire_logic_cluster/lc_5/out
T_20_7_sp4_h_l_2
T_19_7_sp4_v_t_45
T_19_3_sp4_v_t_41
T_18_6_lc_trk_g3_1
T_18_6_wire_logic_cluster/lc_7/in_3

T_21_7_wire_logic_cluster/lc_5/out
T_20_7_sp4_h_l_2
T_19_7_sp4_v_t_45
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.N_2571_i
T_18_8_wire_logic_cluster/lc_1/out
T_18_4_sp4_v_t_39
T_18_5_lc_trk_g2_7
T_18_5_wire_logic_cluster/lc_3/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_4_sp4_v_t_39
T_18_5_lc_trk_g2_7
T_18_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_p_reg_esr_RNINKTC1_0Z0Z_7
T_18_5_wire_logic_cluster/lc_3/out
T_18_5_lc_trk_g3_3
T_18_5_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_p_reg_esr_RNIFJGD3Z0Z_6
T_18_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_8
T_16_5_lc_trk_g0_0
T_16_5_wire_logic_cluster/lc_1/in_1

T_18_5_wire_logic_cluster/lc_0/out
T_18_5_lc_trk_g3_0
T_18_5_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIBGIE2Z0Z_1_cascade_
T_20_11_wire_logic_cluster/lc_2/ltout
T_20_11_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI9BFR3Z0Z_1
T_20_11_wire_logic_cluster/lc_3/out
T_20_8_sp4_v_t_46
T_20_4_sp4_v_t_46
T_17_4_sp4_h_l_11
T_16_4_lc_trk_g0_3
T_16_4_wire_logic_cluster/lc_4/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_21_7_sp4_v_t_42
T_21_8_lc_trk_g2_2
T_21_8_input_2_0
T_21_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_acummZ0Z_8
T_13_9_wire_logic_cluster/lc_0/out
T_13_9_sp4_h_l_5
T_15_9_lc_trk_g3_0
T_15_9_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_pid_prereg_0_2_cascade_
T_14_24_wire_logic_cluster/lc_2/ltout
T_14_24_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_0_10_cascade_
T_12_25_wire_logic_cluster/lc_3/ltout
T_12_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.m22_2_03_0_2
T_21_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.m78_0_0
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.N_161_cascade_
T_15_15_wire_logic_cluster/lc_1/ltout
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_398
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_3
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_6_4_sp4_h_l_8
T_10_4_sp4_h_l_4
T_9_4_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.m26_2_03_0_m2_ns_1_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.un1_pid_prereg_0_0_cascade_
T_15_6_wire_logic_cluster/lc_6/ltout
T_15_6_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_301
T_14_14_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_47
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.N_297
T_13_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI8UIO_0Z0Z_15
T_17_6_wire_logic_cluster/lc_0/out
T_16_6_sp4_h_l_8
T_15_6_sp4_v_t_45
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_7/in_1

T_17_6_wire_logic_cluster/lc_0/out
T_16_6_sp4_h_l_8
T_15_6_lc_trk_g1_0
T_15_6_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_d_regZ0Z_15
T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_1_sp12_v_t_22
T_17_6_lc_trk_g3_6
T_17_6_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_1_sp12_v_t_22
T_17_6_lc_trk_g3_6
T_17_6_wire_logic_cluster/lc_2/in_3

T_24_13_wire_logic_cluster/lc_3/out
T_18_13_sp12_h_l_1
T_17_1_sp12_v_t_22
T_17_6_lc_trk_g3_6
T_17_6_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_5
T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_21_5_sp4_v_t_38
T_20_9_lc_trk_g1_3
T_20_9_wire_logic_cluster/lc_3/in_1

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_20_5_lc_trk_g3_7
T_20_5_wire_logic_cluster/lc_6/in_0

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_21_5_sp4_v_t_38
T_20_8_lc_trk_g2_6
T_20_8_wire_logic_cluster/lc_1/in_1

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_sp4_h_l_10
T_21_5_sp4_v_t_38
T_20_7_lc_trk_g1_3
T_20_7_wire_logic_cluster/lc_7/in_1

T_17_5_wire_logic_cluster/lc_5/out
T_18_5_lc_trk_g0_5
T_18_5_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_p_reg_esr_RNI6FM11_0Z0Z_6
T_20_9_wire_logic_cluster/lc_3/out
T_20_5_sp4_v_t_43
T_17_5_sp4_h_l_0
T_17_5_lc_trk_g0_5
T_17_5_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIOUJE2Z0Z_6
T_17_5_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.N_629
T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp4_h_l_8
T_16_13_sp4_v_t_45
T_13_17_sp4_h_l_1
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_4/in_3

T_16_13_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_37
T_16_15_sp4_v_t_37
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_37
T_16_15_sp4_v_t_37
T_13_19_sp4_h_l_0
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp4_h_l_8
T_16_13_sp4_v_t_45
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_583
T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m12_2_03_4_i_0_cascade_
T_14_17_wire_logic_cluster/lc_2/ltout
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNIBABR4Z0Z_5
T_17_5_wire_logic_cluster/lc_6/out
T_16_5_lc_trk_g2_6
T_16_5_input_2_0
T_16_5_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_226
T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_310
T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_4/out
T_8_5_sp4_h_l_0
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m22_2_03_0_0
T_18_19_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_46
T_15_20_sp4_h_l_11
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un4_error_i_reg_28_ns_1_cascade_
T_14_20_wire_logic_cluster/lc_4/ltout
T_14_20_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_1_cascade_
T_14_24_wire_logic_cluster/lc_0/ltout
T_14_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_9_cascade_
T_5_7_wire_logic_cluster/lc_1/ltout
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_9_cascade_
T_5_7_wire_logic_cluster/lc_0/ltout
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_23_cascade_
T_14_27_wire_logic_cluster/lc_6/ltout
T_14_27_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIOCUG6Z0Z_9
T_5_7_wire_logic_cluster/lc_2/out
T_6_3_sp4_v_t_40
T_7_3_sp4_h_l_5
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_18
T_16_6_wire_logic_cluster/lc_3/cout
T_16_6_wire_logic_cluster/lc_4/in_3

Net : pid_side.m10_2_03_3_i_0_o2_0_1_cascade_
T_18_16_wire_logic_cluster/lc_2/ltout
T_18_16_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_11
T_8_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_11
T_11_2_sp4_v_t_41
T_10_4_lc_trk_g1_4
T_10_4_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_10
T_8_2_wire_logic_cluster/lc_2/cout
T_8_2_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_pid_prereg_0_15_cascade_
T_16_8_wire_logic_cluster/lc_5/ltout
T_16_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_p_regZ0Z_6
T_24_9_wire_logic_cluster/lc_1/out
T_24_5_sp4_v_t_39
T_21_9_sp4_h_l_2
T_20_9_lc_trk_g1_2
T_20_9_input_2_3
T_20_9_wire_logic_cluster/lc_3/in_2

T_24_9_wire_logic_cluster/lc_1/out
T_24_5_sp4_v_t_39
T_21_5_sp4_h_l_8
T_20_5_lc_trk_g0_0
T_20_5_input_2_6
T_20_5_wire_logic_cluster/lc_6/in_2

T_24_9_wire_logic_cluster/lc_1/out
T_24_5_sp4_v_t_39
T_21_5_sp4_h_l_8
T_17_5_sp4_h_l_4
T_18_5_lc_trk_g2_4
T_18_5_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_13
T_8_2_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_43
T_8_4_lc_trk_g3_3
T_8_4_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_12
T_8_2_wire_logic_cluster/lc_4/cout
T_8_2_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_i_reg_9_sn_rn_0_15_cascade_
T_20_12_wire_logic_cluster/lc_0/ltout
T_20_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_245
T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g2_5
T_20_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.m1_0_03
T_17_13_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_44
T_18_16_sp4_h_l_9
T_21_16_sp4_v_t_39
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_0/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_7/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_44
T_14_12_sp4_h_l_9
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_0_6
T_0_15_wire_mult/lc_6/out
T_0_15_sp12_h_l_3
T_10_15_sp12_v_t_23
T_10_21_sp4_v_t_39
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_reg_esr_RNIMVC9Z0Z_6_cascade_
T_13_27_wire_logic_cluster/lc_5/ltout
T_13_27_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_6
T_9_2_wire_logic_cluster/lc_6/cout
T_9_2_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_10_7
T_9_2_wire_logic_cluster/lc_7/out
T_10_3_lc_trk_g3_7
T_10_3_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_0_20_cascade_
T_14_27_wire_logic_cluster/lc_0/ltout
T_14_27_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_22_cascade_
T_14_27_wire_logic_cluster/lc_3/ltout
T_14_27_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_18_cascade_
T_14_25_wire_logic_cluster/lc_2/ltout
T_14_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_0_24_cascade_
T_16_22_wire_logic_cluster/lc_5/ltout
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.m11_2_03_3_i_3
T_15_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.N_575_cascade_
T_15_18_wire_logic_cluster/lc_4/ltout
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_reg_9_sn_24
T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.m56_0_o2_0_cascade_
T_18_13_wire_logic_cluster/lc_6/ltout
T_18_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_14
T_16_23_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g0_0
T_16_24_wire_logic_cluster/lc_4/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g0_0
T_16_24_wire_logic_cluster/lc_5/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_16_21_sp4_v_t_45
T_16_25_sp4_v_t_45
T_15_28_lc_trk_g3_5
T_15_28_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_16_21_sp4_v_t_45
T_16_25_sp4_v_t_45
T_16_28_lc_trk_g1_5
T_16_28_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_184_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_229
T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_43
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_17_cascade_
T_14_25_wire_logic_cluster/lc_0/ltout
T_14_25_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_cry_2_c_RNIFP8GZ0Z1
T_12_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_reg_esr_RNIQ9C61_0Z0Z_17
T_15_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_6
T_15_23_sp4_v_t_37
T_15_25_lc_trk_g2_0
T_15_25_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_4
T_20_8_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g2_3
T_20_8_wire_logic_cluster/lc_0/in_1

T_20_8_wire_logic_cluster/lc_3/out
T_20_8_lc_trk_g2_3
T_20_8_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_p_regZ0Z_17
T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp12_v_t_22
T_6_24_sp12_h_l_1
T_12_24_sp4_h_l_6
T_15_20_sp4_v_t_43
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_3/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp12_v_t_22
T_6_24_sp12_h_l_1
T_12_24_sp4_h_l_6
T_15_20_sp4_v_t_43
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_i_acummZ0Z_9
T_13_9_wire_logic_cluster/lc_1/out
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_597
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_cry_1_0_c_RNII2EFZ0Z1
T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_10_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_228
T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_reg_9_rn_0_24_cascade_
T_18_13_wire_logic_cluster/lc_3/ltout
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.m9_2_03_3_i_3
T_13_19_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_p_reg_esr_RNIEU1SDZ0Z_12
T_15_24_wire_logic_cluster/lc_7/out
T_14_24_sp4_h_l_6
T_13_24_lc_trk_g0_6
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_1_cascade_
T_5_3_wire_logic_cluster/lc_5/ltout
T_5_3_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.aileron_RNI7E8E1Z0Z_1_cascade_
T_5_3_wire_logic_cluster/lc_4/ltout
T_5_3_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_regZ0Z_9
T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_15_9_lc_trk_g3_4
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m8_2_03_3_i_0
T_18_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_1
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_182
T_14_17_wire_logic_cluster/lc_0/out
T_11_17_sp12_h_l_0
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g1_0
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_156
T_13_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_sp4_h_l_5
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_sp4_h_l_5
T_16_14_sp4_v_t_40
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_17
T_16_6_wire_logic_cluster/lc_2/cout
T_16_6_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_i_reg_esr_RNO_6Z0Z_17_cascade_
T_18_12_wire_logic_cluster/lc_4/ltout
T_18_12_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.N_267_i
T_7_5_wire_logic_cluster/lc_2/out
T_7_5_sp4_h_l_9
T_11_5_sp4_h_l_9
T_13_5_lc_trk_g3_4
T_13_5_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_i_reg_esr_RNO_2_0_19
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_458
T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_reg_esr_RNO_5Z0Z_19
T_18_16_wire_logic_cluster/lc_5/out
T_19_15_sp4_v_t_43
T_20_19_sp4_h_l_6
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.m24_2_03_0_1
T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.m24_2_03_0_cascade_
T_16_17_wire_logic_cluster/lc_4/ltout
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.O_7
T_25_23_wire_mult/lc_7/out
T_15_23_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.m10_2_03_3_i_3_cascade_
T_15_16_wire_logic_cluster/lc_6/ltout
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_556
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_regZ0Z_15
T_24_10_wire_logic_cluster/lc_7/out
T_22_10_sp4_h_l_11
T_21_6_sp4_v_t_41
T_18_6_sp4_h_l_4
T_17_6_lc_trk_g0_4
T_17_6_wire_logic_cluster/lc_0/in_0

T_24_10_wire_logic_cluster/lc_7/out
T_22_10_sp4_h_l_11
T_21_6_sp4_v_t_41
T_18_6_sp4_h_l_4
T_17_6_lc_trk_g0_4
T_17_6_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_regZ0Z_11
T_17_12_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_42
T_14_9_sp4_h_l_1
T_15_9_lc_trk_g2_1
T_15_9_input_2_3
T_15_9_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIOUJE2Z0Z_6_cascade_
T_17_5_wire_logic_cluster/lc_2/ltout
T_17_5_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.O_0_5
T_0_15_wire_mult/lc_5/out
T_0_15_sp12_h_l_1
T_11_15_sp12_v_t_22
T_11_24_sp4_v_t_36
T_12_28_sp4_h_l_1
T_13_28_lc_trk_g3_1
T_13_28_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_i_reg_9_sn_13
T_17_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.N_439
T_17_20_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_537_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.m9_2_03_3_i_0_o2_0
T_20_18_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_39
T_21_14_sp4_h_l_7
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_i_reg_9_sn_27
T_16_11_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_186_cascade_
T_16_11_wire_logic_cluster/lc_6/ltout
T_16_11_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_5
T_9_2_wire_logic_cluster/lc_5/cout
T_9_2_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_10_6
T_9_2_wire_logic_cluster/lc_6/out
T_10_3_lc_trk_g3_6
T_10_3_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_6_cascade_
T_15_16_wire_logic_cluster/lc_3/ltout
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : side_command_4
T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_20_15_sp4_v_t_37
T_20_16_lc_trk_g3_5
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_23
T_4_16_wire_logic_cluster/lc_0/cout
T_4_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_1
T_2_5_wire_logic_cluster/lc_7/out
T_2_0_span12_vert_22
T_2_9_sp4_v_t_36
T_2_13_lc_trk_g1_1
T_2_13_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_0_span12_vert_22
T_2_9_sp4_v_t_36
T_2_13_lc_trk_g1_1
T_2_13_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_0_span12_vert_22
T_2_9_sp4_v_t_36
T_2_13_lc_trk_g1_1
T_2_13_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_0_span12_vert_22
T_2_9_sp4_v_t_36
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNITF511Z0Z_1
T_2_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNILDG87Z0Z_2
T_3_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g0_7
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5LS3Z0Z_1
T_2_14_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g2_6
T_3_13_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g2_6
T_3_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.N_207
T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_14_16_sp4_v_t_46
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_154
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_8_sp12_v_t_22
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_3
T_15_19_wire_logic_cluster/lc_3/cout
T_15_19_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_p_reg_esr_RNIRJAF2Z0Z_3
T_14_22_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_3_c_RNI9CPM
T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_22_sp4_h_l_5
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_2/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_22_sp4_h_l_5
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_8
T_19_19_sp4_v_t_36
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_8
T_25_24_wire_mult/lc_0/out
T_24_23_lc_trk_g3_0
T_24_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_p_reg_esr_RNIQ9C61Z0Z_17
T_15_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_42
T_15_25_lc_trk_g0_2
T_15_25_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_42
T_15_26_lc_trk_g1_7
T_15_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_257_i_i
T_8_5_wire_logic_cluster/lc_1/out
T_9_2_sp4_v_t_43
T_9_0_span4_vert_15
T_8_1_lc_trk_g2_7
T_8_1_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_9_2_sp4_v_t_43
T_9_0_span4_vert_15
T_9_2_lc_trk_g0_2
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g2_1
T_9_4_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_38
T_9_4_lc_trk_g0_6
T_9_4_input_2_6
T_9_4_wire_logic_cluster/lc_6/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_38
T_6_1_sp4_h_l_9
T_7_1_lc_trk_g3_1
T_7_1_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_d_regZ0Z_6
T_21_7_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_40
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_3/in_0

T_21_7_wire_logic_cluster/lc_4/out
T_21_3_sp4_v_t_45
T_20_5_lc_trk_g0_3
T_20_5_wire_logic_cluster/lc_6/in_1

T_21_7_wire_logic_cluster/lc_4/out
T_21_5_sp4_v_t_37
T_18_5_sp4_h_l_6
T_18_5_lc_trk_g1_3
T_18_5_wire_logic_cluster/lc_1/in_3

T_21_7_wire_logic_cluster/lc_4/out
T_21_5_sp4_v_t_37
T_18_5_sp4_h_l_6
T_18_5_lc_trk_g1_3
T_18_5_wire_logic_cluster/lc_3/in_3

T_21_7_wire_logic_cluster/lc_4/out
T_21_5_sp4_v_t_37
T_18_5_sp4_h_l_6
T_18_5_lc_trk_g1_3
T_18_5_wire_logic_cluster/lc_6/in_0

T_21_7_wire_logic_cluster/lc_4/out
T_21_5_sp4_v_t_37
T_18_5_sp4_h_l_6
T_18_5_lc_trk_g1_3
T_18_5_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_reg_esr_RNO_1_0_19_cascade_
T_20_19_wire_logic_cluster/lc_0/ltout
T_20_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_4Z0Z_19
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_sp4_h_l_5
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.N_2376_i
T_17_22_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g1_6
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNILQ6FZ0Z_9
T_17_22_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g0_0
T_17_22_wire_logic_cluster/lc_3/in_1

T_17_22_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g0_0
T_17_22_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.un1_pid_prereg_0_cry_13_THRU_CO
T_13_24_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g2_7
T_12_24_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_13
T_13_24_wire_logic_cluster/lc_6/cout
T_13_24_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_reg_9_sn_26
T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_228_cascade_
T_14_16_wire_logic_cluster/lc_5/ltout
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_reg_9_1_rn_0_16_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.un1_pid_prereg_0_15_cascade_
T_14_21_wire_logic_cluster/lc_6/ltout
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_16
T_16_6_wire_logic_cluster/lc_1/cout
T_16_6_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_p_reg_esr_RNI6FM11Z0Z_6
T_20_5_wire_logic_cluster/lc_6/out
T_18_5_sp4_h_l_9
T_17_5_lc_trk_g0_1
T_17_5_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_261_i_i
T_5_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_sp4_h_l_3
T_9_2_sp4_h_l_6
T_9_2_lc_trk_g0_3
T_9_2_input_2_5
T_9_2_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_reg_esr_RNI4O091_0Z0Z_10_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_regZ0Z_12
T_17_13_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_46
T_15_9_sp4_h_l_5
T_15_9_lc_trk_g0_0
T_15_9_input_2_4
T_15_9_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_9
T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_reg_esr_RNIBG6F_0Z0Z_7_cascade_
T_12_26_wire_logic_cluster/lc_3/ltout
T_12_26_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNILE0V5Z0Z_2
T_3_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g0_6
T_4_13_wire_logic_cluster/lc_5/in_1

T_3_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input_2_0
T_3_13_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_2
T_10_3_wire_logic_cluster/lc_0/out
T_10_3_sp4_h_l_5
T_6_3_sp4_h_l_8
T_5_3_sp4_v_t_45
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_5/in_1

T_10_3_wire_logic_cluster/lc_0/out
T_10_3_sp4_h_l_5
T_6_3_sp4_h_l_1
T_5_0_span4_vert_25
T_4_2_lc_trk_g2_4
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_10_3_wire_logic_cluster/lc_0/out
T_10_3_sp4_h_l_5
T_6_3_sp4_h_l_8
T_5_3_sp4_v_t_45
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_2/in_0

T_10_3_wire_logic_cluster/lc_0/out
T_10_3_sp4_h_l_5
T_6_3_sp4_h_l_1
T_5_0_span4_vert_25
T_4_2_lc_trk_g2_4
T_4_2_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_2583_i
T_18_9_wire_logic_cluster/lc_4/out
T_18_5_sp4_v_t_45
T_18_6_lc_trk_g3_5
T_18_6_wire_logic_cluster/lc_5/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_reg_esr_RNI1VTC1_0Z0Z_9
T_18_6_wire_logic_cluster/lc_5/out
T_18_6_lc_trk_g2_5
T_18_6_wire_logic_cluster/lc_3/in_0

T_18_6_wire_logic_cluster/lc_5/out
T_18_6_lc_trk_g2_5
T_18_6_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_254_cascade_
T_21_18_wire_logic_cluster/lc_1/ltout
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_regZ0Z_2
T_21_11_wire_logic_cluster/lc_6/out
T_21_8_sp4_v_t_36
T_22_8_sp4_h_l_1
T_21_8_lc_trk_g1_1
T_21_8_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g2_6
T_20_11_wire_logic_cluster/lc_7/in_3

T_21_11_wire_logic_cluster/lc_6/out
T_21_8_sp4_v_t_36
T_22_8_sp4_h_l_1
T_21_8_lc_trk_g1_1
T_21_8_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_p_reg_esr_RNICBEQZ0Z_2
T_21_8_wire_logic_cluster/lc_1/out
T_21_8_lc_trk_g3_1
T_21_8_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.m27_2_03_0_cascade_
T_18_11_wire_logic_cluster/lc_5/ltout
T_18_11_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_231_cascade_
T_21_15_wire_logic_cluster/lc_6/ltout
T_21_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_254
T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m27_2_03_0_0
T_20_13_wire_logic_cluster/lc_1/out
T_20_13_sp4_h_l_7
T_19_9_sp4_v_t_42
T_18_11_lc_trk_g1_7
T_18_11_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.O_1_6
T_25_15_wire_mult/lc_6/out
T_25_9_sp12_v_t_23
T_14_9_sp12_h_l_0
T_21_9_lc_trk_g1_0
T_21_9_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_4_16_0_
T_4_16_wire_logic_cluster/carry_in_mux/cout
T_4_16_wire_logic_cluster/lc_0/in_3

Net : pid_side.N_543
T_15_13_wire_logic_cluster/lc_7/out
T_16_10_sp4_v_t_39
T_16_11_lc_trk_g3_7
T_16_11_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.un4_error_i_reg_29_ns_sn
T_21_15_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_606_cascade_
T_21_15_wire_logic_cluster/lc_2/ltout
T_21_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_regZ0Z_10
T_16_27_wire_logic_cluster/lc_2/out
T_16_23_sp4_v_t_41
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_3/in_3

T_16_27_wire_logic_cluster/lc_2/out
T_16_23_sp4_v_t_41
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_0/in_0

T_16_27_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_45
T_17_20_sp4_v_t_41
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_2/in_0

End 

Net : alt_command_4
T_5_18_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g0_0
T_4_19_input_2_0
T_4_19_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.m78_0_1_cascade_
T_15_15_wire_logic_cluster/lc_3/ltout
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_183
T_18_16_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_6/out
T_17_16_sp12_h_l_0
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_17_16_sp12_h_l_0
T_16_16_sp4_h_l_1
T_12_16_sp4_h_l_9
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_394
T_16_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_5
T_15_12_sp4_v_t_46
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_0_14_cascade_
T_14_21_wire_logic_cluster/lc_3/ltout
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_cry_1_0_c_RNINTZ0Z963
T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_13
T_7_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.init_pulses_RNI8L3H5Z0Z_13
T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNIV7CQ2Z0Z_8
T_12_23_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_p_reg_esr_RNICBEQ_0Z0Z_2
T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g1_7
T_20_11_wire_logic_cluster/lc_0/in_0

T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g1_7
T_20_11_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_regZ0Z_2
T_21_11_wire_logic_cluster/lc_2/out
T_21_11_sp4_h_l_9
T_20_11_lc_trk_g0_1
T_20_11_wire_logic_cluster/lc_7/in_0

T_21_11_wire_logic_cluster/lc_2/out
T_21_7_sp4_v_t_41
T_21_8_lc_trk_g2_1
T_21_8_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.O_1_7
T_25_15_wire_mult/lc_7/out
T_25_12_sp4_v_t_38
T_25_8_sp4_v_t_38
T_22_8_sp4_h_l_3
T_23_8_lc_trk_g3_3
T_23_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_reg_esr_RNIGL6F_0Z0Z_8
T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g2_1
T_12_23_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g2_1
T_12_23_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_7_c_RNIU6OE
T_15_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_8
T_13_20_sp4_v_t_39
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_8
T_13_20_sp4_v_t_39
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_0/out
T_15_20_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_15_20_0_
T_15_20_wire_logic_cluster/carry_in_mux/cout
T_15_20_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_p_reg_esr_RNIPC5D1Z0Z_7
T_12_23_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g2_0
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_12_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.error_p_reg_esr_RNIS0F23Z0Z_7
T_12_23_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g3_4
T_13_24_input_2_1
T_13_24_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNITF511_0Z0Z_1
T_2_13_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m13_2_03_4_i_0_o2_2_cascade_
T_15_17_wire_logic_cluster/lc_3/ltout
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.N_265_i_i
T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_6_3_sp4_v_t_46
T_5_7_lc_trk_g2_3
T_5_7_wire_logic_cluster/lc_2/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_10_0_span4_vert_35
T_9_3_lc_trk_g2_3
T_9_3_input_2_1
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_9_cascade_
T_15_17_wire_logic_cluster/lc_4/ltout
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.m4_2_01_1
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNID8DF2Z0Z_3
T_14_22_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g0_0
T_13_23_input_2_6
T_13_23_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_4
T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_8_6_sp4_v_t_36
T_5_6_sp4_h_l_7
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_10_4_sp4_v_t_40
T_10_5_lc_trk_g3_0
T_10_5_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_9_10_lc_trk_g0_4
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_10
T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_regZ0Z_15
T_20_12_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_45
T_17_8_sp4_h_l_8
T_16_8_sp4_v_t_39
T_15_9_lc_trk_g2_7
T_15_9_input_2_7
T_15_9_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_p_reg_esr_RNIIHEQZ0Z_4_cascade_
T_20_8_wire_logic_cluster/lc_0/ltout
T_20_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_p_reg_esr_RNI76TK1_0Z0Z_5
T_20_8_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g2_1
T_20_8_wire_logic_cluster/lc_4/in_1

T_20_8_wire_logic_cluster/lc_1/out
T_20_5_sp4_v_t_42
T_17_5_sp4_h_l_7
T_17_5_lc_trk_g0_2
T_17_5_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_2
T_21_8_wire_logic_cluster/lc_4/out
T_21_7_sp4_v_t_40
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_7/in_1

T_21_8_wire_logic_cluster/lc_4/out
T_21_8_lc_trk_g0_4
T_21_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_16
T_18_19_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_15
T_16_6_wire_logic_cluster/lc_0/cout
T_16_6_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_d_reg_prevZ0Z_15
T_16_23_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g0_1
T_16_24_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g0_1
T_16_24_input_2_7
T_16_24_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_262_i_i
T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_1_sp4_h_l_1
T_8_1_lc_trk_g0_1
T_8_1_wire_logic_cluster/lc_6/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g0_6
T_9_2_input_2_6
T_9_2_wire_logic_cluster/lc_6/in_2

End 

Net : drone_H_disp_front_15
T_13_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_i_regZ0Z_13
T_17_13_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_41
T_14_9_sp4_h_l_10
T_15_9_lc_trk_g3_2
T_15_9_input_2_5
T_15_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_regZ0Z_5
T_21_7_wire_logic_cluster/lc_2/out
T_21_6_sp4_v_t_36
T_20_9_lc_trk_g2_4
T_20_9_wire_logic_cluster/lc_3/in_3

T_21_7_wire_logic_cluster/lc_2/out
T_21_4_sp4_v_t_44
T_20_5_lc_trk_g3_4
T_20_5_wire_logic_cluster/lc_6/in_3

T_21_7_wire_logic_cluster/lc_2/out
T_20_8_lc_trk_g0_2
T_20_8_wire_logic_cluster/lc_1/in_3

T_21_7_wire_logic_cluster/lc_2/out
T_19_7_sp4_h_l_1
T_18_3_sp4_v_t_36
T_18_5_lc_trk_g2_1
T_18_5_wire_logic_cluster/lc_2/in_3

T_21_7_wire_logic_cluster/lc_2/out
T_20_7_lc_trk_g2_2
T_20_7_wire_logic_cluster/lc_7/in_3

T_21_7_wire_logic_cluster/lc_2/out
T_19_7_sp4_h_l_1
T_18_3_sp4_v_t_36
T_17_5_lc_trk_g1_1
T_17_5_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_4
T_10_5_wire_logic_cluster/lc_2/out
T_10_2_sp4_v_t_44
T_7_6_sp4_h_l_2
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_7/in_1

T_10_5_wire_logic_cluster/lc_2/out
T_10_5_lc_trk_g2_2
T_10_5_input_2_0
T_10_5_wire_logic_cluster/lc_0/in_2

T_10_5_wire_logic_cluster/lc_2/out
T_10_5_lc_trk_g3_2
T_10_5_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_9
T_8_2_wire_logic_cluster/lc_1/cout
T_8_2_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_11_10
T_8_2_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_37
T_8_4_lc_trk_g2_5
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.pid_preregZ0Z_15
T_16_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_8
T_11_6_sp4_h_l_4
T_14_2_sp4_v_t_47
T_13_5_lc_trk_g3_7
T_13_5_input_2_2
T_13_5_wire_logic_cluster/lc_2/in_2

T_16_6_wire_logic_cluster/lc_0/out
T_15_6_sp4_h_l_8
T_11_6_sp4_h_l_4
T_14_2_sp4_v_t_47
T_13_5_lc_trk_g3_7
T_13_5_wire_logic_cluster/lc_3/in_1

T_16_6_wire_logic_cluster/lc_0/out
T_15_5_lc_trk_g3_0
T_15_5_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.un11lto30_i_a2_2_and
T_13_5_wire_logic_cluster/lc_2/out
T_14_2_sp4_v_t_45
T_14_3_lc_trk_g3_5
T_14_3_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.N_260_i_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_2
T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_0/in_1

T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_14_4_0_
T_14_4_wire_logic_cluster/carry_in_mux/cout
T_14_4_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_reset_0_i_3
T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_13_0_span4_vert_41
T_13_4_sp4_v_t_41
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_13_0_span4_vert_41
T_13_4_sp4_v_t_41
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_13_0_span4_vert_41
T_13_4_sp4_v_t_41
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_13_0_span4_vert_41
T_13_4_sp4_v_t_41
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_13_0_span4_vert_41
T_13_4_sp4_v_t_41
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_13_0_span4_vert_41
T_13_4_sp4_v_t_41
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_11_4_sp4_h_l_0
T_15_4_sp4_h_l_3
T_14_4_sp4_v_t_44
T_14_5_lc_trk_g2_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_11_4_sp4_h_l_0
T_15_4_sp4_h_l_3
T_14_4_sp4_v_t_44
T_14_5_lc_trk_g2_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_11_4_sp4_h_l_0
T_15_4_sp4_h_l_3
T_14_4_sp4_v_t_44
T_14_5_lc_trk_g2_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_12_5_lc_trk_g2_4
T_12_5_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_13_0_span12_vert_13
T_13_4_sp4_v_t_36
T_12_5_lc_trk_g2_4
T_12_5_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_11_4_sp4_h_l_0
T_13_4_lc_trk_g3_5
T_13_4_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_11_4_sp4_h_l_0
T_13_4_lc_trk_g3_5
T_13_4_wire_logic_cluster/lc_5/s_r

T_13_4_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_42
T_11_4_sp4_h_l_0
T_13_4_lc_trk_g3_5
T_13_4_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.N_291
T_14_4_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g1_0
T_14_4_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.m7_2_01_ns_1_cascade_
T_21_16_wire_logic_cluster/lc_4/ltout
T_21_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_reset_i_o3_0
T_14_4_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g2_4
T_13_4_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.stateZ0Z_0
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_5/in_1

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_45
T_14_5_sp4_v_t_45
T_11_5_sp4_h_l_8
T_13_5_lc_trk_g2_5
T_13_5_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_0
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_2/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_45
T_14_5_sp4_v_t_45
T_11_5_sp4_h_l_8
T_13_5_lc_trk_g2_5
T_13_5_input_2_1
T_13_5_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_9
T_16_23_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g0_7
T_15_24_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g0_7
T_15_24_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_5_6
T_0_23_wire_mult/lc_6/out
T_1_20_sp4_v_t_37
T_1_16_sp4_v_t_37
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.m9_2_03_3_i_0_o2_0_cascade_
T_20_18_wire_logic_cluster/lc_1/ltout
T_20_18_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_8_2_0_
T_8_2_wire_logic_cluster/carry_in_mux/cout
T_8_2_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_11_8
T_8_2_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_45
T_9_4_sp4_h_l_2
T_10_4_lc_trk_g2_2
T_10_4_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_8_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.O_3_7
T_0_5_wire_mult/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_i_regZ0Z_16
T_17_18_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_38
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g3_3
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_7
T_12_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_6/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_input_2_1
T_12_23_wire_logic_cluster/lc_1/in_2

End 

Net : alt_command_7
T_5_21_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_40
T_4_19_lc_trk_g3_0
T_4_19_input_2_3
T_4_19_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_258_cascade_
T_20_12_wire_logic_cluster/lc_2/ltout
T_20_12_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_i_reg_esr_RNIS09UZ0Z_11
T_15_20_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_38
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_16_21_sp4_h_l_11
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_7/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_16_21_sp4_h_l_11
T_15_21_sp4_v_t_40
T_14_24_lc_trk_g3_0
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.m19_2_03_0_0_cascade_
T_20_12_wire_logic_cluster/lc_3/ltout
T_20_12_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_10
T_15_20_wire_logic_cluster/lc_2/cout
T_15_20_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_d_reg_prev_esr_RNI1K4E5_0Z0Z_10
T_14_23_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g1_2
T_13_24_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_23_sp4_h_l_9
T_17_19_sp4_v_t_44
T_17_22_lc_trk_g0_4
T_17_22_input_2_4
T_17_22_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_9
T_8_2_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_31
T_9_3_sp4_h_l_7
T_10_3_lc_trk_g2_7
T_10_3_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_8
T_8_2_wire_logic_cluster/lc_0/cout
T_8_2_wire_logic_cluster/lc_1/in_3

Net : alt_command_5
T_5_18_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g0_1
T_4_19_input_2_1
T_4_19_wire_logic_cluster/lc_1/in_2

End 

Net : side_command_6
T_22_15_wire_logic_cluster/lc_6/out
T_23_12_sp4_v_t_37
T_20_16_sp4_h_l_0
T_20_16_lc_trk_g1_5
T_20_16_input_2_2
T_20_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_9_sn_25
T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_581
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.N_626_cascade_
T_17_12_wire_logic_cluster/lc_2/ltout
T_17_12_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_576
T_17_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_i_acummZ0Z_10
T_14_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g0_1
T_15_9_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_i_regZ0Z_0
T_2_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_40
T_2_13_sp4_v_t_40
T_2_16_lc_trk_g0_0
T_2_16_input_2_0
T_2_16_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_37
T_2_12_sp4_v_t_38
T_2_16_sp4_v_t_38
T_3_20_sp4_h_l_9
T_4_20_lc_trk_g3_1
T_4_20_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_9
T_2_17_wire_logic_cluster/lc_1/cout
T_2_17_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_d_reg_prev_esr_RNISAR62Z0Z_9
T_1_18_wire_logic_cluster/lc_7/out
T_1_18_sp4_h_l_3
T_4_14_sp4_v_t_38
T_5_14_sp4_h_l_8
T_4_14_lc_trk_g0_0
T_4_14_input_2_4
T_4_14_wire_logic_cluster/lc_4/in_2

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g0_7
T_1_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_9_c_RNIQN3F
T_2_17_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g0_2
T_1_18_wire_logic_cluster/lc_7/in_3

T_2_17_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g0_2
T_1_18_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_2/out
T_3_16_sp4_v_t_37
T_3_19_lc_trk_g0_5
T_3_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_p_reg_esr_RNI0GC61Z0Z_19
T_17_20_wire_logic_cluster/lc_7/out
T_17_19_sp4_v_t_46
T_14_23_sp4_h_l_4
T_13_23_sp4_v_t_41
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_1/in_1

T_17_20_wire_logic_cluster/lc_7/out
T_17_19_sp4_v_t_46
T_14_23_sp4_h_l_4
T_13_23_sp4_v_t_41
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.O_3_4
T_0_5_wire_mult/mult/O_4
T_1_4_sp4_v_t_41
T_1_8_sp4_v_t_37
T_1_11_lc_trk_g0_5
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_i_regZ0Z_14
T_15_12_wire_logic_cluster/lc_7/out
T_15_7_sp12_v_t_22
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.N_536
T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_42
T_20_18_lc_trk_g1_7
T_20_18_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g1_4
T_21_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_i_acummZ0Z_0
T_2_20_wire_logic_cluster/lc_6/out
T_2_14_sp12_v_t_23
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_0/in_1

T_2_20_wire_logic_cluster/lc_6/out
T_2_20_sp4_h_l_1
T_4_20_lc_trk_g2_4
T_4_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_reg_esr_RNIOI4PZ0Z_0
T_1_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_6/in_1

T_1_14_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g2_1
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_p_reg_esr_RNISPTC1Z0Z_8
T_18_6_wire_logic_cluster/lc_2/out
T_18_6_lc_trk_g0_2
T_18_6_input_2_4
T_18_6_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_regZ0Z_8
T_22_8_wire_logic_cluster/lc_1/out
T_22_6_sp4_v_t_47
T_19_6_sp4_h_l_10
T_18_6_lc_trk_g1_2
T_18_6_wire_logic_cluster/lc_6/in_3

T_22_8_wire_logic_cluster/lc_1/out
T_22_6_sp4_v_t_47
T_19_6_sp4_h_l_10
T_18_6_lc_trk_g1_2
T_18_6_wire_logic_cluster/lc_5/in_0

T_22_8_wire_logic_cluster/lc_1/out
T_22_6_sp4_v_t_47
T_19_6_sp4_h_l_10
T_18_6_sp4_v_t_47
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_0/in_0

T_22_8_wire_logic_cluster/lc_1/out
T_18_8_sp12_h_l_1
T_18_8_lc_trk_g1_2
T_18_8_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_p_regZ0Z_0
T_1_21_wire_logic_cluster/lc_0/out
T_1_9_sp12_v_t_23
T_1_14_lc_trk_g3_7
T_1_14_wire_logic_cluster/lc_1/in_1

T_1_21_wire_logic_cluster/lc_0/out
T_1_9_sp12_v_t_23
T_1_14_lc_trk_g3_7
T_1_14_input_2_6
T_1_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_2577_i
T_18_6_wire_logic_cluster/lc_6/out
T_18_6_lc_trk_g3_6
T_18_6_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_p_regZ0Z_5
T_24_9_wire_logic_cluster/lc_6/out
T_24_8_sp4_v_t_44
T_21_8_sp4_h_l_9
T_20_8_lc_trk_g0_1
T_20_8_wire_logic_cluster/lc_1/in_0

T_24_9_wire_logic_cluster/lc_6/out
T_24_8_sp4_v_t_44
T_21_8_sp4_h_l_9
T_20_4_sp4_v_t_39
T_20_7_lc_trk_g0_7
T_20_7_input_2_7
T_20_7_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_7
T_18_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_1/in_1

T_18_8_wire_logic_cluster/lc_2/out
T_18_5_sp4_v_t_44
T_18_6_lc_trk_g2_4
T_18_6_wire_logic_cluster/lc_7/in_1

T_18_8_wire_logic_cluster/lc_2/out
T_18_5_sp4_v_t_44
T_18_6_lc_trk_g2_4
T_18_6_input_2_2
T_18_6_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_regZ0Z_5
T_2_26_wire_logic_cluster/lc_7/out
T_0_26_sp12_h_l_17
T_4_26_sp12_h_l_1
T_14_26_lc_trk_g0_6
T_14_26_input_2_6
T_14_26_wire_logic_cluster/lc_6/in_2

T_2_26_wire_logic_cluster/lc_7/out
T_0_26_sp12_h_l_17
T_4_26_sp12_h_l_1
T_14_26_lc_trk_g0_6
T_14_26_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNI2BC9_0Z0Z_1_cascade_
T_12_27_wire_logic_cluster/lc_5/ltout
T_12_27_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_245
T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_18_15_sp4_v_t_38
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_5_5
T_0_23_wire_mult/lc_5/out
T_1_19_sp4_v_t_46
T_1_15_sp4_v_t_42
T_1_11_sp4_v_t_47
T_1_12_lc_trk_g3_7
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_3_5
T_0_5_wire_mult/lc_5/out
T_1_5_sp4_h_l_10
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.N_267_i_i
T_7_5_wire_logic_cluster/lc_6/out
T_6_5_sp12_h_l_0
T_13_5_lc_trk_g0_0
T_13_5_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_6/out
T_6_5_sp12_h_l_0
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_9_3_lc_trk_g1_3
T_9_3_input_2_4
T_9_3_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.N_255_i_i
T_8_6_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_9_2_sp4_v_t_38
T_9_3_lc_trk_g2_6
T_9_3_input_2_2
T_9_3_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.O_0_4
T_0_15_wire_mult/mult/O_4
T_0_15_sp12_h_l_15
T_5_15_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_27_lc_trk_g2_0
T_16_27_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_8
T_21_12_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g1_1
T_21_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_232
T_17_14_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_9
T_21_12_lc_trk_g3_4
T_21_12_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_2
T_7_8_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_43
T_4_4_sp4_h_l_6
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_7/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_8_5_sp4_v_t_47
T_5_5_sp4_h_l_4
T_4_1_sp4_v_t_41
T_4_2_lc_trk_g2_1
T_4_2_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g2_3
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_45_i_i_0_cascade_
T_21_12_wire_logic_cluster/lc_0/ltout
T_21_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_regZ0Z_9
T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_15_sp4_v_t_47
T_11_19_sp4_h_l_10
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_10_15_sp4_v_t_47
T_11_19_sp4_h_l_10
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_reg_esr_RNILQ6F_0Z0Z_9
T_17_22_wire_logic_cluster/lc_7/out
T_17_19_sp4_v_t_38
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_6
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_7/in_1

T_17_22_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_46
T_16_24_lc_trk_g3_6
T_16_24_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNI379B2Z0Z_10_cascade_
T_15_24_wire_logic_cluster/lc_1/ltout
T_15_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNI5JRF4_0Z0Z_10
T_15_24_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_7/in_0

End 

Net : alt_command_6
T_5_18_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g0_2
T_4_19_input_2_2
T_4_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_4Z0Z_22_cascade_
T_20_17_wire_logic_cluster/lc_3/ltout
T_20_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_p_reg_esr_RNINKTC1Z0Z_7
T_18_5_wire_logic_cluster/lc_6/out
T_17_4_lc_trk_g2_6
T_17_4_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_3
T_8_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_3
T_7_4_sp4_v_t_45
T_4_4_sp4_h_l_8
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_3
T_11_4_sp4_v_t_38
T_11_6_lc_trk_g3_3
T_11_6_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g2_7
T_8_8_input_2_7
T_8_8_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_p_reg_esr_RNINKTC1_0Z0Z_7_cascade_
T_18_5_wire_logic_cluster/lc_3/ltout
T_18_5_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNID3GT3Z0Z_10_cascade_
T_17_9_wire_logic_cluster/lc_6/ltout
T_17_9_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.m28_2_03_0_0
T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.m28_2_03_0
T_14_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_1
T_5_2_wire_logic_cluster/lc_4/out
T_5_0_span12_vert_11
T_5_6_lc_trk_g2_0
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_4/out
T_5_0_span12_vert_11
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g1_5
T_7_1_input_2_2
T_7_1_wire_logic_cluster/lc_2/in_2

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_sp4_h_l_0
T_4_2_lc_trk_g0_5
T_4_2_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_515
T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.N_454
T_17_19_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_40
T_17_17_lc_trk_g2_0
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_1
T_7_8_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_37
T_4_4_sp4_h_l_0
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_4/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_45
T_7_2_sp4_v_t_41
T_4_2_sp4_h_l_10
T_4_2_lc_trk_g1_7
T_4_2_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_1
T_4_8_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_37
T_5_4_sp4_h_l_0
T_4_4_lc_trk_g0_0
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_37
T_5_4_sp4_h_l_0
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g0_0
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_acummZ0Z_11
T_14_9_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.O_2_7
T_25_10_wire_mult/lc_7/out
T_25_7_sp4_v_t_38
T_22_7_sp4_h_l_3
T_21_7_lc_trk_g1_3
T_21_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI1K4E5Z0Z_10
T_14_23_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g0_3
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_5
T_9_2_wire_logic_cluster/lc_5/out
T_10_3_lc_trk_g3_5
T_10_3_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.m19_2_03_0_0_1_cascade_
T_18_11_wire_logic_cluster/lc_1/ltout
T_18_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_429
T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_6
T_17_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_4
T_17_16_sp4_v_t_47
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_i_reg_esr_RNO_1Z0Z_17
T_17_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.O_0_7
T_0_15_wire_mult/lc_7/out
T_0_15_sp12_h_l_5
T_5_15_lc_trk_g1_1
T_5_15_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_4
T_10_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_1
T_7_6_lc_trk_g0_1
T_7_6_input_2_7
T_7_6_wire_logic_cluster/lc_7/in_2

T_10_6_wire_logic_cluster/lc_2/out
T_10_6_lc_trk_g0_2
T_10_6_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_11_cascade_
T_7_6_wire_logic_cluster/lc_4/ltout
T_7_6_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_580
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_acummZ0Z_1
T_2_20_wire_logic_cluster/lc_2/out
T_2_10_sp12_v_t_23
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_525
T_21_16_wire_logic_cluster/lc_0/out
T_22_13_sp4_v_t_41
T_19_17_sp4_h_l_4
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_1/in_3

T_21_16_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_45
T_18_18_sp4_h_l_8
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI5I0L2Z0Z_3
T_7_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g0_6
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_cry_1_c_RNIJE4MZ0Z2_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_12
T_16_26_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g0_7
T_16_25_wire_logic_cluster/lc_6/in_1

T_16_26_wire_logic_cluster/lc_7/out
T_17_24_sp4_v_t_42
T_18_28_sp4_h_l_7
T_20_28_lc_trk_g3_2
T_20_28_wire_logic_cluster/lc_6/in_1

T_16_26_wire_logic_cluster/lc_7/out
T_16_26_lc_trk_g0_7
T_16_26_wire_logic_cluster/lc_2/in_1

T_16_26_wire_logic_cluster/lc_7/out
T_17_27_lc_trk_g3_7
T_17_27_wire_logic_cluster/lc_5/in_1

T_16_26_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_38
T_13_23_sp4_h_l_3
T_14_23_lc_trk_g2_3
T_14_23_wire_logic_cluster/lc_6/in_1

T_16_26_wire_logic_cluster/lc_7/out
T_17_27_lc_trk_g2_7
T_17_27_wire_logic_cluster/lc_4/in_1

T_16_26_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g0_7
T_16_25_input_2_7
T_16_25_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_8
T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_6_6_sp4_h_l_5
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_10_5_sp4_v_t_36
T_7_5_sp4_h_l_1
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g2_0
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_reg_9_rn_1_26
T_16_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_10
T_14_12_sp4_v_t_41
T_14_16_lc_trk_g1_4
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_regZ0Z_8
T_5_15_wire_logic_cluster/lc_7/out
T_5_15_sp4_h_l_3
T_8_15_sp4_v_t_45
T_9_19_sp4_h_l_2
T_12_19_sp4_v_t_42
T_12_23_lc_trk_g1_7
T_12_23_input_2_6
T_12_23_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_sp4_h_l_3
T_8_15_sp4_v_t_45
T_9_19_sp4_h_l_2
T_12_19_sp4_v_t_42
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_regZ0Z_3
T_5_15_wire_logic_cluster/lc_3/out
T_6_14_sp4_v_t_39
T_7_18_sp4_h_l_8
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_41
T_14_22_lc_trk_g0_4
T_14_22_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_6_14_sp4_v_t_39
T_7_18_sp4_h_l_8
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_41
T_14_22_lc_trk_g0_4
T_14_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un11lto30_i_a2_0_and
T_13_2_wire_logic_cluster/lc_0/out
T_14_3_lc_trk_g2_0
T_14_3_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_reg_esr_RNIR7E8_0Z0Z_3
T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.pid_preregZ0Z_5
T_16_4_wire_logic_cluster/lc_6/out
T_16_2_sp4_v_t_41
T_13_2_sp4_h_l_10
T_13_2_lc_trk_g1_7
T_13_2_wire_logic_cluster/lc_0/in_0

T_16_4_wire_logic_cluster/lc_6/out
T_15_4_sp4_h_l_4
T_14_4_lc_trk_g0_4
T_14_4_wire_logic_cluster/lc_3/in_1

T_16_4_wire_logic_cluster/lc_6/out
T_15_4_sp4_h_l_4
T_14_4_sp4_v_t_41
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_1/in_1

T_16_4_wire_logic_cluster/lc_6/out
T_15_4_sp4_h_l_4
T_14_4_sp4_v_t_41
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_reg_esr_RNIPKK71Z0Z_2
T_14_22_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g0_5
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g2_5
T_14_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un2_throttle_0_2_13
T_5_8_wire_logic_cluster/lc_6/out
T_0_8_sp12_h_l_8
T_7_0_span12_vert_15
T_7_4_lc_trk_g2_0
T_7_4_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_41
T_6_6_sp4_h_l_9
T_10_6_sp4_h_l_9
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_13
T_11_8_wire_logic_cluster/lc_3/out
T_5_8_sp12_h_l_1
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g0_3
T_11_8_input_2_3
T_11_8_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_13_cascade_
T_7_4_wire_logic_cluster/lc_0/ltout
T_7_4_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_446_cascade_
T_17_19_wire_logic_cluster/lc_4/ltout
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.m20_2_03_0_2
T_17_19_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.N_438_cascade_
T_17_19_wire_logic_cluster/lc_6/ltout
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_21
T_4_15_wire_logic_cluster/lc_6/cout
T_4_15_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_d_regZ0Z_17
T_24_24_wire_logic_cluster/lc_7/out
T_24_23_sp4_v_t_46
T_21_23_sp4_h_l_5
T_17_23_sp4_h_l_1
T_13_23_sp4_h_l_1
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_3/in_3

T_24_24_wire_logic_cluster/lc_7/out
T_24_23_sp4_v_t_46
T_21_23_sp4_h_l_5
T_17_23_sp4_h_l_1
T_13_23_sp4_h_l_1
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_5/in_3

T_24_24_wire_logic_cluster/lc_7/out
T_24_23_sp4_v_t_46
T_21_23_sp4_h_l_5
T_17_23_sp4_h_l_1
T_13_23_sp4_h_l_1
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.O_6
T_25_23_wire_mult/mult/O_6
T_16_23_sp12_h_l_0
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.pid_preregZ0Z_6
T_16_4_wire_logic_cluster/lc_7/out
T_16_2_sp4_v_t_43
T_13_2_sp4_h_l_6
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_0/in_1

T_16_4_wire_logic_cluster/lc_7/out
T_16_1_sp4_v_t_38
T_13_5_sp4_h_l_3
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_3/in_3

T_16_4_wire_logic_cluster/lc_7/out
T_16_2_sp4_v_t_43
T_13_6_sp4_h_l_11
T_12_6_lc_trk_g1_3
T_12_6_input_2_2
T_12_6_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.pid_preregZ0Z_7
T_16_5_wire_logic_cluster/lc_0/out
T_16_2_sp4_v_t_40
T_13_2_sp4_h_l_5
T_13_2_lc_trk_g0_0
T_13_2_input_2_0
T_13_2_wire_logic_cluster/lc_0/in_2

T_16_5_wire_logic_cluster/lc_0/out
T_15_5_sp4_h_l_8
T_14_5_lc_trk_g1_0
T_14_5_input_2_3
T_14_5_wire_logic_cluster/lc_3/in_2

T_16_5_wire_logic_cluster/lc_0/out
T_16_2_sp4_v_t_40
T_13_6_sp4_h_l_5
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.m16_2_03_4_0_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_228_0
T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_reset_0_i_3_cascade_
T_13_4_wire_logic_cluster/lc_3/ltout
T_13_4_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.state_0_1
T_13_4_wire_logic_cluster/lc_4/out
T_13_0_span4_vert_45
T_10_4_sp4_h_l_1
T_13_4_sp4_v_t_43
T_12_5_lc_trk_g3_3
T_12_5_wire_logic_cluster/lc_0/cen

T_13_4_wire_logic_cluster/lc_4/out
T_13_0_span4_vert_45
T_10_4_sp4_h_l_1
T_13_4_sp4_v_t_43
T_12_5_lc_trk_g3_3
T_12_5_wire_logic_cluster/lc_0/cen

T_13_4_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_4_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_4_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_36
T_14_0_span4_vert_17
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_4_wire_logic_cluster/lc_4/out
T_13_0_span4_vert_45
T_14_4_sp4_h_l_2
T_13_4_lc_trk_g0_2
T_13_4_wire_logic_cluster/lc_1/cen

T_13_4_wire_logic_cluster/lc_4/out
T_13_0_span4_vert_45
T_14_4_sp4_h_l_2
T_13_4_lc_trk_g0_2
T_13_4_wire_logic_cluster/lc_1/cen

T_13_4_wire_logic_cluster/lc_4/out
T_13_0_span4_vert_45
T_14_4_sp4_h_l_2
T_13_4_lc_trk_g0_2
T_13_4_wire_logic_cluster/lc_1/cen

End 

Net : pid_front.O_4
T_25_23_wire_mult/mult/O_4
T_25_15_sp12_v_t_23
T_14_27_sp12_h_l_0
T_13_27_sp12_v_t_23
T_13_28_lc_trk_g3_7
T_13_28_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_regZ0Z_0
T_1_11_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_44
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_44
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_44
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_p_regZ0Z_2
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_sp4_h_l_7
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_0/in_0

T_1_13_wire_logic_cluster/lc_1/out
T_1_13_sp4_h_l_7
T_1_13_lc_trk_g0_2
T_1_13_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_0Z0Z_2
T_2_13_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g0_0
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_224_cascade_
T_20_13_wire_logic_cluster/lc_6/ltout
T_20_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIHEJ01Z0Z_0
T_18_7_wire_logic_cluster/lc_5/out
T_18_7_sp12_h_l_1
T_17_0_span12_vert_13
T_17_2_sp4_v_t_38
T_16_4_lc_trk_g1_3
T_16_4_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNI5JRF4Z0Z_10_cascade_
T_15_24_wire_logic_cluster/lc_6/ltout
T_15_24_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_2_cascade_
T_4_5_wire_logic_cluster/lc_1/ltout
T_4_5_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIN49Q5Z0Z_8
T_4_17_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_37
T_4_14_lc_trk_g2_5
T_4_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_8_c_RNI9POQ
T_2_17_wire_logic_cluster/lc_1/out
T_2_17_sp4_h_l_7
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_0/in_3

T_2_17_wire_logic_cluster/lc_1/out
T_2_17_sp4_h_l_7
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_1/out
T_2_17_sp4_h_l_7
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_8
T_2_17_wire_logic_cluster/lc_0/cout
T_2_17_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.N_263_i_cascade_
T_9_5_wire_logic_cluster/lc_0/ltout
T_9_5_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_10
T_2_17_wire_logic_cluster/lc_2/cout
T_2_17_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_reg_prev_esr_RNITPKD4Z0Z_10
T_1_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_8
T_5_13_sp4_v_t_39
T_4_14_lc_trk_g2_7
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un4_error_i_reg_28_ns_1_1_cascade_
T_14_20_wire_logic_cluster/lc_3/ltout
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_i_reg_esr_RNI4NMPZ0Z_11
T_2_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g2_3
T_1_17_wire_logic_cluster/lc_4/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g2_3
T_1_17_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_2_14_sp4_v_t_46
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_2_6
T_25_10_wire_mult/mult/O_6
T_23_10_sp4_h_l_9
T_22_10_sp4_v_t_44
T_21_11_lc_trk_g3_4
T_21_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_314_cascade_
T_21_13_wire_logic_cluster/lc_3/ltout
T_21_13_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.m24_2_03_0_0_cascade_
T_21_13_wire_logic_cluster/lc_4/ltout
T_21_13_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_225
T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_9
T_17_15_sp4_v_t_44
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g1_2
T_14_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIG75T2Z0Z_8
T_4_17_wire_logic_cluster/lc_2/out
T_4_13_sp4_v_t_41
T_4_14_lc_trk_g2_1
T_4_14_input_2_3
T_4_14_wire_logic_cluster/lc_3/in_2

T_4_17_wire_logic_cluster/lc_2/out
T_2_17_sp4_h_l_1
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g3_4
T_1_18_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_2_18_0_
T_2_18_wire_logic_cluster/carry_in_mux/cout
T_2_18_wire_logic_cluster/lc_0/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_6
T_2_16_wire_logic_cluster/lc_6/cout
T_2_16_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_i_reg_esr_RNI5BMJZ0Z_16
T_2_18_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g0_0
T_1_19_wire_logic_cluster/lc_5/in_1

T_2_18_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g1_0
T_2_18_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_37
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_17
T_2_18_wire_logic_cluster/lc_1/cout
T_2_18_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_i_reg_esr_RNI9HOJZ0Z_18
T_2_18_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g2_2
T_3_17_wire_logic_cluster/lc_0/in_0

T_2_18_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g2_2
T_3_17_wire_logic_cluster/lc_7/in_3

T_2_18_wire_logic_cluster/lc_2/out
T_2_14_sp4_v_t_41
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_6_c_RNI3HMQ
T_2_16_wire_logic_cluster/lc_7/out
T_2_14_sp4_v_t_43
T_3_14_sp4_h_l_11
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_7/in_3

T_2_16_wire_logic_cluster/lc_7/out
T_2_14_sp4_v_t_43
T_3_14_sp4_h_l_11
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_5/in_3

T_2_16_wire_logic_cluster/lc_7/out
T_2_16_sp4_h_l_3
T_1_16_sp4_v_t_38
T_2_20_sp4_h_l_9
T_4_20_lc_trk_g3_4
T_4_20_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_597_cascade_
T_14_17_wire_logic_cluster/lc_1/ltout
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI02Q02Z0Z_15
T_1_19_wire_logic_cluster/lc_5/out
T_1_15_sp4_v_t_47
T_2_15_sp4_h_l_3
T_4_15_lc_trk_g3_6
T_4_15_wire_logic_cluster/lc_2/in_1

T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g1_5
T_1_19_input_2_0
T_1_19_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJR3Q5Z0Z_6
T_5_14_wire_logic_cluster/lc_7/out
T_5_14_sp4_h_l_3
T_4_14_lc_trk_g0_3
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGKS02Z0Z_17
T_3_17_wire_logic_cluster/lc_0/out
T_3_15_sp4_v_t_45
T_4_15_sp4_h_l_1
T_4_15_lc_trk_g0_4
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_i_regZ0Z_2
T_1_12_wire_logic_cluster/lc_7/out
T_0_12_sp4_h_l_22
T_2_12_sp4_v_t_46
T_2_16_lc_trk_g1_3
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_acummZ0Z_12
T_14_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g0_3
T_15_9_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIUI2T2Z0Z_6
T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_4_14_lc_trk_g0_7
T_4_14_input_2_1
T_4_14_wire_logic_cluster/lc_1/in_2

T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.N_269_i
T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_14_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIP98N6Z0Z_14
T_9_6_wire_logic_cluster/lc_2/out
T_10_2_sp4_v_t_40
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_2_17_0_
T_2_17_wire_logic_cluster/carry_in_mux/cout
T_2_17_wire_logic_cluster/lc_0/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_20
T_2_18_wire_logic_cluster/lc_4/cout
T_2_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_2
T_15_19_wire_logic_cluster/lc_2/cout
T_15_19_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI5G6Q5Z0Z_7
T_5_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g2_0
T_4_14_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICI045Z0Z_9
T_1_18_wire_logic_cluster/lc_5/out
T_1_14_sp4_v_t_47
T_2_14_sp4_h_l_3
T_4_14_lc_trk_g2_6
T_4_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_20_c_RNISVKK
T_2_18_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g1_5
T_2_18_wire_logic_cluster/lc_7/in_3

T_2_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_2/in_3

T_2_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_7/in_3

T_2_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_0/in_3

T_2_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g2_5
T_1_18_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_5/out
T_2_14_sp4_v_t_47
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOQI14Z0Z_15
T_2_18_wire_logic_cluster/lc_6/out
T_2_15_sp4_v_t_36
T_3_15_sp4_h_l_1
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_2_c_RNI68OM
T_15_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_38
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_38
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_19_sp4_h_l_11
T_18_19_sp4_v_t_41
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNICG9B1_0Z0Z_20
T_2_18_wire_logic_cluster/lc_7/out
T_2_15_sp4_v_t_38
T_3_15_sp4_h_l_8
T_4_15_lc_trk_g3_0
T_4_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_7_c_RNI6LNQ
T_2_17_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_40
T_3_14_sp4_h_l_5
T_5_14_lc_trk_g3_0
T_5_14_wire_logic_cluster/lc_0/in_3

T_2_17_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_40
T_3_14_sp4_h_l_5
T_5_14_lc_trk_g3_0
T_5_14_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_0/out
T_3_15_sp4_v_t_44
T_3_19_sp4_v_t_37
T_3_21_lc_trk_g2_0
T_3_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOVN14Z0Z_17
T_3_17_wire_logic_cluster/lc_7/out
T_3_15_sp4_v_t_43
T_4_15_sp4_h_l_6
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_162_cascade_
T_13_19_wire_logic_cluster/lc_4/ltout
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.O_4_5
T_0_10_wire_mult/mult/O_5
T_1_8_sp4_v_t_38
T_1_12_sp4_v_t_46
T_1_16_lc_trk_g1_3
T_1_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.pid_preregZ0Z_10
T_16_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_3
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_6/in_0

T_16_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_3
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_3/in_1

T_16_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_3
T_13_5_sp4_v_t_38
T_12_6_lc_trk_g2_6
T_12_6_input_2_0
T_12_6_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.N_11_i
T_14_5_wire_logic_cluster/lc_6/out
T_15_2_sp4_v_t_37
T_14_3_lc_trk_g2_5
T_14_3_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_regZ0Z_16
T_16_15_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_38
T_16_10_sp4_v_t_38
T_13_10_sp4_h_l_9
T_15_10_lc_trk_g2_4
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_reg_esr_RNI7ENJZ0Z_17
T_2_18_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g0_1
T_1_19_wire_logic_cluster/lc_2/in_1

T_2_18_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g0_1
T_1_19_wire_logic_cluster/lc_0/in_1

T_2_18_wire_logic_cluster/lc_1/out
T_1_18_sp4_h_l_10
T_4_18_sp4_v_t_47
T_3_21_lc_trk_g3_7
T_3_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_16
T_2_18_wire_logic_cluster/lc_0/cout
T_2_18_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI8BR02Z0Z_16
T_1_19_wire_logic_cluster/lc_2/out
T_1_15_sp4_v_t_41
T_2_15_sp4_h_l_4
T_4_15_lc_trk_g2_1
T_4_15_input_2_3
T_4_15_wire_logic_cluster/lc_3/in_2

T_1_19_wire_logic_cluster/lc_2/out
T_1_19_sp4_h_l_9
T_4_15_sp4_v_t_38
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI1FP62Z0Z_10
T_1_17_wire_logic_cluster/lc_2/out
T_1_14_sp4_v_t_44
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g3_4
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

T_1_17_wire_logic_cluster/lc_2/out
T_1_17_sp4_h_l_9
T_4_13_sp4_v_t_38
T_3_15_lc_trk_g1_3
T_3_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI7T3T2Z0Z_7
T_5_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g2_2
T_4_14_input_2_2
T_4_14_wire_logic_cluster/lc_2/in_2

T_5_14_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_36
T_4_17_lc_trk_g1_1
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_3_i_1_1_cascade_
T_16_26_wire_logic_cluster/lc_2/ltout
T_16_26_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_acummZ0Z_2
T_2_20_wire_logic_cluster/lc_3/out
T_2_11_sp12_v_t_22
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIQ7CF2Z0Z_2
T_14_22_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g1_7
T_13_23_input_2_4
T_13_23_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.O_3
T_25_23_wire_mult/lc_3/out
T_25_14_sp12_v_t_22
T_14_26_sp12_h_l_1
T_13_26_sp12_v_t_22
T_13_28_lc_trk_g3_5
T_13_28_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.pid_preregZ0Z_2
T_16_4_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g0_3
T_16_3_wire_logic_cluster/lc_5/in_0

T_16_4_wire_logic_cluster/lc_3/out
T_14_4_sp4_h_l_3
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_1/in_1

T_16_4_wire_logic_cluster/lc_3/out
T_14_4_sp4_h_l_3
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.source_pid10lt4_0
T_16_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_2
T_14_3_lc_trk_g1_2
T_14_3_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIE4JOZ0Z_17
T_17_6_wire_logic_cluster/lc_3/out
T_17_6_sp4_h_l_11
T_16_6_sp4_v_t_40
T_16_9_lc_trk_g1_0
T_16_9_wire_logic_cluster/lc_4/in_1

T_17_6_wire_logic_cluster/lc_3/out
T_17_6_sp4_h_l_11
T_16_6_sp4_v_t_40
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_p_regZ0Z_17
T_24_11_wire_logic_cluster/lc_1/out
T_25_9_sp4_v_t_46
T_22_9_sp4_h_l_5
T_18_9_sp4_h_l_1
T_17_5_sp4_v_t_43
T_17_6_lc_trk_g2_3
T_17_6_wire_logic_cluster/lc_3/in_0

T_24_11_wire_logic_cluster/lc_1/out
T_24_7_sp4_v_t_39
T_21_7_sp4_h_l_2
T_17_7_sp4_h_l_2
T_13_7_sp4_h_l_10
T_15_7_lc_trk_g2_7
T_15_7_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_8
T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_18_6_lc_trk_g3_0
T_18_6_wire_logic_cluster/lc_6/in_1

T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_18_6_lc_trk_g3_0
T_18_6_input_2_5
T_18_6_wire_logic_cluster/lc_5/in_2

T_18_8_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_2358_i_cascade_
T_13_27_wire_logic_cluster/lc_0/ltout
T_13_27_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI8DL14Z0Z_16
T_1_19_wire_logic_cluster/lc_0/out
T_1_15_sp4_v_t_37
T_2_15_sp4_h_l_5
T_4_15_lc_trk_g2_0
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNI6B6FZ0Z_6
T_13_27_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g3_1
T_12_26_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_regZ0Z_7
T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_5_18_sp4_v_t_37
T_5_22_sp4_v_t_38
T_6_26_sp4_h_l_3
T_10_26_sp4_h_l_3
T_12_26_lc_trk_g3_6
T_12_26_input_2_3
T_12_26_wire_logic_cluster/lc_3/in_2

T_5_15_wire_logic_cluster/lc_6/out
T_4_15_sp12_h_l_0
T_9_15_sp4_h_l_7
T_12_15_sp4_v_t_37
T_12_19_sp4_v_t_45
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.pid_preregZ0Z_9
T_16_5_wire_logic_cluster/lc_2/out
T_14_5_sp4_h_l_1
T_14_5_lc_trk_g1_4
T_14_5_wire_logic_cluster/lc_6/in_1

T_16_5_wire_logic_cluster/lc_2/out
T_14_5_sp4_h_l_1
T_14_5_lc_trk_g1_4
T_14_5_wire_logic_cluster/lc_3/in_0

T_16_5_wire_logic_cluster/lc_2/out
T_14_5_sp4_h_l_1
T_13_5_sp4_v_t_36
T_12_6_lc_trk_g2_4
T_12_6_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.pid_preregZ0Z_11
T_16_5_wire_logic_cluster/lc_4/out
T_15_5_sp4_h_l_0
T_14_5_lc_trk_g0_0
T_14_5_input_2_6
T_14_5_wire_logic_cluster/lc_6/in_2

T_16_5_wire_logic_cluster/lc_4/out
T_15_5_sp4_h_l_0
T_14_1_sp4_v_t_40
T_14_5_lc_trk_g0_5
T_14_5_wire_logic_cluster/lc_4/in_1

T_16_5_wire_logic_cluster/lc_4/out
T_16_4_sp4_v_t_40
T_13_8_sp4_h_l_10
T_12_4_sp4_v_t_38
T_12_6_lc_trk_g3_3
T_12_6_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_regZ0Z_18
T_14_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_46
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_47
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_46
T_15_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_19_21_sp4_v_t_42
T_18_24_lc_trk_g3_2
T_18_24_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNITCC61_0Z0Z_18
T_15_23_wire_logic_cluster/lc_6/out
T_15_17_sp12_v_t_23
T_15_25_lc_trk_g3_0
T_15_25_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_44
T_15_26_lc_trk_g0_1
T_15_26_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIFPN33Z0Z_1
T_1_14_wire_logic_cluster/lc_2/out
T_1_13_sp4_v_t_36
T_2_13_sp4_h_l_6
T_4_13_lc_trk_g2_3
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_cry_2_0_c_RNI7C2SZ0_cascade_
T_18_14_wire_logic_cluster/lc_3/ltout
T_18_14_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_175
T_15_5_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g2_1
T_14_4_wire_logic_cluster/lc_0/in_1

T_15_5_wire_logic_cluster/lc_1/out
T_11_5_sp12_h_l_1
T_13_5_lc_trk_g1_6
T_13_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.pid_preregZ0Z_3
T_16_4_wire_logic_cluster/lc_4/out
T_16_3_lc_trk_g1_4
T_16_3_input_2_5
T_16_3_wire_logic_cluster/lc_5/in_2

T_16_4_wire_logic_cluster/lc_4/out
T_14_4_sp4_h_l_5
T_13_4_lc_trk_g0_5
T_13_4_wire_logic_cluster/lc_1/in_0

T_16_4_wire_logic_cluster/lc_4/out
T_14_4_sp4_h_l_5
T_13_4_lc_trk_g0_5
T_13_4_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.pid_preregZ0Z_29
T_16_7_wire_logic_cluster/lc_6/out
T_16_5_sp4_v_t_41
T_13_5_sp4_h_l_4
T_15_5_lc_trk_g3_1
T_15_5_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.pid_preregZ0Z_1
T_16_4_wire_logic_cluster/lc_2/out
T_16_3_lc_trk_g0_2
T_16_3_wire_logic_cluster/lc_5/in_1

T_16_4_wire_logic_cluster/lc_2/out
T_14_4_sp4_h_l_1
T_13_4_lc_trk_g1_1
T_13_4_wire_logic_cluster/lc_1/in_3

T_16_4_wire_logic_cluster/lc_2/out
T_14_4_sp4_h_l_1
T_13_4_lc_trk_g1_1
T_13_4_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un11lto30_i_a2_6_and
T_15_5_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g0_3
T_15_5_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_3/out
T_15_1_sp4_v_t_43
T_14_3_lc_trk_g0_6
T_14_3_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_12
T_8_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_5_0_span12_vert_17
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_5_0_span12_vert_17
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_8_9_lc_trk_g1_6
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_448_cascade_
T_5_5_wire_logic_cluster/lc_1/ltout
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_20
T_4_15_wire_logic_cluster/lc_5/cout
T_4_15_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_d_reg_prev_esr_RNICG9B1_2Z0Z_20
T_1_18_wire_logic_cluster/lc_2/out
T_1_16_sp12_v_t_23
T_2_16_sp12_h_l_0
T_4_16_lc_trk_g1_7
T_4_16_input_2_0
T_4_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIQTGL4Z0Z_12_cascade_
T_16_10_wire_logic_cluster/lc_2/ltout
T_16_10_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_5
T_12_10_wire_logic_cluster/lc_7/out
T_11_10_sp4_h_l_6
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.g0_1_0_1_cascade_
T_21_10_wire_logic_cluster/lc_6/ltout
T_21_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.g0_1
T_21_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g1_7
T_21_10_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIR7E8Z0Z_3
T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g3_1
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI7PM14Z0Z_12
T_21_10_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.N_5
T_17_27_wire_logic_cluster/lc_5/out
T_17_26_sp4_v_t_42
T_16_28_lc_trk_g1_7
T_16_28_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIBIFG6Z0Z_12
T_16_28_wire_logic_cluster/lc_4/out
T_15_28_lc_trk_g2_4
T_15_28_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_5_0
T_13_21_wire_logic_cluster/lc_7/out
T_13_16_sp12_v_t_22
T_13_28_lc_trk_g2_1
T_13_28_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_6
T_8_1_wire_logic_cluster/lc_6/cout
T_8_1_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_7
T_8_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_31
T_10_3_sp4_h_l_1
T_10_3_lc_trk_g1_4
T_10_3_input_2_3
T_10_3_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_10
T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_17_9_lc_trk_g0_6
T_17_9_wire_logic_cluster/lc_1/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_43
T_17_9_lc_trk_g0_6
T_17_9_input_2_6
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.pid_preregZ0Z_4
T_16_4_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_39
T_13_2_sp4_h_l_2
T_13_2_lc_trk_g0_7
T_13_2_wire_logic_cluster/lc_0/in_3

T_16_4_wire_logic_cluster/lc_5/out
T_15_4_sp4_h_l_2
T_14_4_lc_trk_g1_2
T_14_4_wire_logic_cluster/lc_3/in_0

T_16_4_wire_logic_cluster/lc_5/out
T_15_4_sp4_h_l_2
T_14_4_sp4_v_t_45
T_14_5_lc_trk_g3_5
T_14_5_wire_logic_cluster/lc_1/in_3

T_16_4_wire_logic_cluster/lc_5/out
T_15_4_sp4_h_l_2
T_14_4_sp4_v_t_45
T_14_5_lc_trk_g3_5
T_14_5_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_p_reg_esr_RNI1VTC1Z0Z_9
T_18_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.N_583_cascade_
T_14_17_wire_logic_cluster/lc_4/ltout
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.O_2_5
T_25_10_wire_mult/lc_5/out
T_24_10_sp4_h_l_2
T_23_10_sp4_v_t_45
T_23_11_lc_trk_g2_5
T_23_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNI8NB61_1Z0Z_11
T_16_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g2_3
T_15_24_wire_logic_cluster/lc_2/in_3

T_16_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g2_3
T_15_24_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_d_regZ0Z_17
T_24_14_wire_logic_cluster/lc_3/out
T_18_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_6_lc_trk_g3_1
T_17_6_wire_logic_cluster/lc_3/in_3

T_24_14_wire_logic_cluster/lc_3/out
T_24_10_sp4_v_t_43
T_21_10_sp4_h_l_0
T_17_10_sp4_h_l_3
T_16_6_sp4_v_t_38
T_15_7_lc_trk_g2_6
T_15_7_wire_logic_cluster/lc_5/in_3

T_24_14_wire_logic_cluster/lc_3/out
T_18_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_6_lc_trk_g3_1
T_17_6_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.m1_0_03
T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_36
T_14_14_sp4_h_l_1
T_17_10_sp4_v_t_42
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_8
T_16_16_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_8
T_17_16_sp4_h_l_4
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_8
T_16_16_sp4_v_t_36
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.m9_2_03_3_i_0_o2_0_cascade_
T_12_16_wire_logic_cluster/lc_6/ltout
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.m9_2_03_3_i_0_o2_1
T_12_16_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_46
T_13_19_sp4_h_l_5
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m21_2_03_0_0
T_18_19_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_44
T_15_16_sp4_h_l_3
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_cry_1_0_c_RNI590GZ0Z1_cascade_
T_18_17_wire_logic_cluster/lc_5/ltout
T_18_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_3Z0Z_19
T_20_20_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g1_4
T_20_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_reg_9_sn_rn_0_15_cascade_
T_18_18_wire_logic_cluster/lc_3/ltout
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_226_cascade_
T_18_19_wire_logic_cluster/lc_1/ltout
T_18_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_9_sn_15_cascade_
T_18_18_wire_logic_cluster/lc_4/ltout
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_regZ0Z_3
T_1_11_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_44
T_2_13_sp4_v_t_37
T_2_16_lc_trk_g0_5
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_regZ0Z_3
T_21_9_wire_logic_cluster/lc_6/out
T_21_8_lc_trk_g0_6
T_21_8_wire_logic_cluster/lc_6/in_0

T_21_9_wire_logic_cluster/lc_6/out
T_21_8_lc_trk_g0_6
T_21_8_wire_logic_cluster/lc_3/in_3

T_21_9_wire_logic_cluster/lc_6/out
T_21_8_lc_trk_g0_6
T_21_8_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_reg_esr_RNIFEEQZ0Z_3
T_21_8_wire_logic_cluster/lc_6/out
T_20_8_lc_trk_g3_6
T_20_8_wire_logic_cluster/lc_7/in_0

T_21_8_wire_logic_cluster/lc_6/out
T_20_8_lc_trk_g3_6
T_20_8_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.m27_2_03_0_0_cascade_
T_13_14_wire_logic_cluster/lc_4/ltout
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_4
T_9_2_wire_logic_cluster/lc_4/out
T_2_2_sp12_h_l_0
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_3
T_9_2_wire_logic_cluster/lc_3/cout
T_9_2_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_i_reg_esr_RNO_0Z0Z_4_cascade_
T_22_12_wire_logic_cluster/lc_3/ltout
T_22_12_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_186
T_16_16_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_repZ0Z2
T_8_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_40
T_6_2_sp4_h_l_11
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_3_6_sp12_h_l_0
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_44
T_7_4_lc_trk_g3_4
T_7_4_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_40
T_9_0_span4_vert_16
T_9_1_lc_trk_g0_0
T_9_1_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_41
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_40
T_9_0_span4_vert_16
T_9_1_lc_trk_g0_0
T_9_1_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g3_2
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

T_8_6_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_44
T_8_0_span4_vert_24
T_7_1_lc_trk_g1_0
T_7_1_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_40
T_9_0_span4_vert_16
T_9_1_lc_trk_g0_0
T_9_1_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_44
T_8_0_span4_vert_24
T_7_1_lc_trk_g1_0
T_7_1_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_3_6_sp12_h_l_0
T_4_6_lc_trk_g0_4
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_40
T_6_2_sp4_h_l_11
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_40
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_37
T_10_5_sp4_h_l_5
T_12_5_lc_trk_g2_0
T_12_5_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_input_2_2
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_1
T_8_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_4
T_6_3_sp4_v_t_41
T_6_0_span4_vert_31
T_5_3_lc_trk_g1_7
T_5_3_wire_logic_cluster/lc_4/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_37
T_6_4_sp4_h_l_6
T_10_4_sp4_h_l_6
T_11_4_lc_trk_g2_6
T_11_4_input_2_2
T_11_4_wire_logic_cluster/lc_2/in_2

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_regZ0Z_19
T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_17_21_sp4_h_l_10
T_13_21_sp4_h_l_10
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICG9B1_1Z0Z_20
T_3_18_wire_logic_cluster/lc_7/out
T_3_15_sp4_v_t_38
T_4_15_sp4_h_l_3
T_4_15_lc_trk_g0_6
T_4_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.m11_2_03_3_i_3_cascade_
T_15_18_wire_logic_cluster/lc_5/ltout
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_9_0_cascade_
T_18_7_wire_logic_cluster/lc_1/ltout
T_18_7_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIM6H42Z0Z_0
T_18_7_wire_logic_cluster/lc_2/out
T_18_7_sp4_h_l_9
T_17_3_sp4_v_t_44
T_16_4_lc_trk_g3_4
T_16_4_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.m10_2_03_3_i_0_o2_0
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.O_1_5
T_25_15_wire_mult/lc_5/out
T_25_11_sp4_v_t_47
T_22_11_sp4_h_l_4
T_21_11_lc_trk_g1_4
T_21_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_regZ0Z_20
T_24_14_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_43
T_24_8_sp4_v_t_43
T_21_8_sp4_h_l_0
T_20_4_sp4_v_t_40
T_17_4_sp4_h_l_5
T_17_4_lc_trk_g1_0
T_17_4_wire_logic_cluster/lc_0/in_3

T_24_14_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_43
T_24_8_sp4_v_t_43
T_21_8_sp4_h_l_0
T_20_4_sp4_v_t_40
T_17_4_sp4_h_l_5
T_17_4_lc_trk_g1_0
T_17_4_wire_logic_cluster/lc_2/in_3

T_24_14_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_43
T_24_8_sp4_v_t_43
T_21_8_sp4_h_l_0
T_20_4_sp4_v_t_40
T_17_4_sp4_h_l_5
T_17_4_lc_trk_g1_0
T_17_4_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNISKLO_0Z0Z_20
T_17_4_wire_logic_cluster/lc_0/out
T_17_2_sp4_v_t_45
T_17_6_sp4_v_t_46
T_16_9_lc_trk_g3_6
T_16_9_wire_logic_cluster/lc_1/in_0

T_17_4_wire_logic_cluster/lc_0/out
T_17_2_sp4_v_t_45
T_17_6_sp4_v_t_46
T_16_8_lc_trk_g2_3
T_16_8_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_p_reg_esr_RNIKG5U_0Z0Z_10_cascade_
T_15_24_wire_logic_cluster/lc_0/ltout
T_15_24_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_regZ0Z_6
T_1_6_wire_logic_cluster/lc_6/out
T_0_6_sp12_h_l_16
T_3_6_sp12_v_t_23
T_3_10_sp4_v_t_41
T_0_14_sp4_h_l_9
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_0_6_sp12_h_l_16
T_3_6_sp12_v_t_23
T_3_14_lc_trk_g2_0
T_3_14_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_0_6_sp12_h_l_16
T_3_6_sp12_v_t_23
T_3_10_sp4_v_t_41
T_0_14_sp4_h_l_9
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511Z0Z_6
T_1_14_wire_logic_cluster/lc_0/out
T_0_14_sp12_h_l_4
T_5_14_lc_trk_g0_0
T_5_14_wire_logic_cluster/lc_7/in_1

T_1_14_wire_logic_cluster/lc_0/out
T_0_14_sp12_h_l_4
T_5_14_lc_trk_g0_0
T_5_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.g0_1_0_1_cascade_
T_17_27_wire_logic_cluster/lc_3/ltout
T_17_27_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_i_acummZ0Z_3
T_2_20_wire_logic_cluster/lc_0/out
T_2_8_sp12_v_t_23
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.g0_1
T_17_27_wire_logic_cluster/lc_4/out
T_16_28_lc_trk_g1_4
T_16_28_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_2376_i_cascade_
T_17_22_wire_logic_cluster/lc_6/ltout
T_17_22_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_regZ0Z_19
T_24_23_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_40
T_21_20_sp4_h_l_5
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_6/in_3

T_24_23_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_40
T_21_20_sp4_h_l_5
T_17_20_sp4_h_l_1
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_7/in_0

T_24_23_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_40
T_21_20_sp4_h_l_5
T_17_20_sp4_h_l_1
T_16_20_sp4_v_t_42
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_p_regZ0Z_3
T_21_7_wire_logic_cluster/lc_7/out
T_21_8_lc_trk_g0_7
T_21_8_wire_logic_cluster/lc_6/in_3

T_21_7_wire_logic_cluster/lc_7/out
T_21_8_lc_trk_g0_7
T_21_8_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_3
T_21_8_wire_logic_cluster/lc_5/out
T_21_8_lc_trk_g1_5
T_21_8_input_2_6
T_21_8_wire_logic_cluster/lc_6/in_2

T_21_8_wire_logic_cluster/lc_5/out
T_21_8_lc_trk_g1_5
T_21_8_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_regZ0Z_19
T_22_16_wire_logic_cluster/lc_6/out
T_22_10_sp12_v_t_23
T_11_10_sp12_h_l_0
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICG9B1Z0Z_20
T_1_18_wire_logic_cluster/lc_0/out
T_2_15_sp4_v_t_41
T_3_15_sp4_h_l_4
T_4_15_lc_trk_g3_4
T_4_15_input_2_7
T_4_15_wire_logic_cluster/lc_7/in_2

T_1_18_wire_logic_cluster/lc_0/out
T_1_16_sp4_v_t_45
T_2_16_sp4_h_l_8
T_4_16_lc_trk_g2_5
T_4_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.pid_preregZ0Z_13
T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_13_5_lc_trk_g0_1
T_13_5_wire_logic_cluster/lc_2/in_1

T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_13_5_lc_trk_g0_1
T_13_5_input_2_3
T_13_5_wire_logic_cluster/lc_3/in_2

T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_14_5_lc_trk_g0_4
T_14_5_wire_logic_cluster/lc_4/in_0

T_16_5_wire_logic_cluster/lc_6/out
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_0/in_0

T_16_5_wire_logic_cluster/lc_6/out
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_pid_prereg_79_cascade_
T_16_10_wire_logic_cluster/lc_6/ltout
T_16_10_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_6
T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_28
T_9_3_sp4_h_l_4
T_10_3_lc_trk_g3_4
T_10_3_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_5
T_8_1_wire_logic_cluster/lc_5/cout
T_8_1_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_pid_prereg_0_cry_15
T_13_25_wire_logic_cluster/lc_0/cout
T_13_25_wire_logic_cluster/lc_1/in_3

Net : bfn_16_6_0_
T_16_6_wire_logic_cluster/carry_in_mux/cout
T_16_6_wire_logic_cluster/lc_0/in_3

Net : pid_side.pid_preregZ0Z_8
T_16_5_wire_logic_cluster/lc_1/out
T_15_5_sp4_h_l_10
T_14_5_lc_trk_g1_2
T_14_5_wire_logic_cluster/lc_6/in_3

T_16_5_wire_logic_cluster/lc_1/out
T_15_5_sp4_h_l_10
T_14_5_lc_trk_g1_2
T_14_5_wire_logic_cluster/lc_4/in_3

T_16_5_wire_logic_cluster/lc_1/out
T_16_2_sp4_v_t_42
T_13_6_sp4_h_l_7
T_12_6_lc_trk_g1_7
T_12_6_input_2_4
T_12_6_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_regZ0Z_18
T_24_15_wire_logic_cluster/lc_2/out
T_24_14_sp4_v_t_36
T_24_10_sp4_v_t_44
T_21_10_sp4_h_l_3
T_22_10_lc_trk_g2_3
T_22_10_wire_logic_cluster/lc_0/in_3

T_24_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_44
T_24_8_sp4_v_t_40
T_23_9_lc_trk_g3_0
T_23_9_wire_logic_cluster/lc_4/in_3

T_24_15_wire_logic_cluster/lc_2/out
T_24_14_sp4_v_t_36
T_24_10_sp4_v_t_44
T_24_6_sp4_v_t_40
T_23_7_lc_trk_g3_0
T_23_7_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIH7JOZ0Z_18
T_22_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_8
T_17_10_sp4_h_l_11
T_16_6_sp4_v_t_41
T_16_9_lc_trk_g1_1
T_16_9_wire_logic_cluster/lc_3/in_1

T_22_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_8
T_17_10_sp4_h_l_11
T_16_6_sp4_v_t_41
T_16_9_lc_trk_g1_1
T_16_9_input_2_6
T_16_9_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_2565_i_cascade_
T_18_5_wire_logic_cluster/lc_1/ltout
T_18_5_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_regZ0Z_3
T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_1
T_13_22_sp4_h_l_1
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_1
T_13_22_sp4_h_l_1
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_1/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_42
T_17_22_sp4_h_l_1
T_13_22_sp4_h_l_1
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_p_reg_esr_RNIIFTC1Z0Z_6
T_18_5_wire_logic_cluster/lc_2/out
T_18_5_lc_trk_g3_2
T_18_5_wire_logic_cluster/lc_4/in_1

T_18_5_wire_logic_cluster/lc_2/out
T_18_5_lc_trk_g3_2
T_18_5_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI5RIOZ0Z_14
T_14_10_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_41
T_15_6_lc_trk_g3_1
T_15_6_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_19
T_4_15_wire_logic_cluster/lc_4/cout
T_4_15_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_d_reg_prevZ0Z_15
T_17_6_wire_logic_cluster/lc_1/out
T_17_6_lc_trk_g2_1
T_17_6_wire_logic_cluster/lc_0/in_1

T_17_6_wire_logic_cluster/lc_1/out
T_17_6_lc_trk_g2_1
T_17_6_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_1
T_12_27_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g2_7
T_12_27_wire_logic_cluster/lc_6/in_1

T_12_27_wire_logic_cluster/lc_7/out
T_13_26_sp4_v_t_47
T_13_28_lc_trk_g3_2
T_13_28_wire_logic_cluster/lc_1/in_0

T_12_27_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g2_7
T_12_27_wire_logic_cluster/lc_1/in_0

T_12_27_wire_logic_cluster/lc_7/out
T_12_27_sp4_h_l_3
T_11_23_sp4_v_t_45
T_12_23_sp4_h_l_8
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.pid_preregZ0Z_0
T_16_4_wire_logic_cluster/lc_1/out
T_16_3_lc_trk_g1_1
T_16_3_wire_logic_cluster/lc_5/in_3

T_16_4_wire_logic_cluster/lc_1/out
T_15_4_sp4_h_l_10
T_14_4_lc_trk_g0_2
T_14_4_wire_logic_cluster/lc_3/in_3

T_16_4_wire_logic_cluster/lc_1/out
T_15_4_sp4_h_l_10
T_14_4_sp4_v_t_47
T_14_5_lc_trk_g3_7
T_14_5_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_459_cascade_
T_22_16_wire_logic_cluster/lc_1/ltout
T_22_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_226_cascade_
T_22_16_wire_logic_cluster/lc_0/ltout
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_regZ0Z_16
T_4_23_wire_logic_cluster/lc_4/out
T_5_23_sp12_h_l_0
T_16_23_sp12_v_t_23
T_16_21_sp4_v_t_47
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_6/in_0

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_sp12_h_l_0
T_16_23_sp12_v_t_23
T_16_21_sp4_v_t_47
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_513_cascade_
T_4_3_wire_logic_cluster/lc_1/ltout
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_regZ0Z_16
T_24_15_wire_logic_cluster/lc_7/out
T_24_15_sp4_h_l_3
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_45
T_19_7_sp4_v_t_46
T_16_7_sp4_h_l_11
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_4/in_3

T_24_15_wire_logic_cluster/lc_7/out
T_24_15_sp4_h_l_3
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_45
T_19_7_sp4_v_t_46
T_16_7_sp4_h_l_11
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_0/in_3

T_24_15_wire_logic_cluster/lc_7/out
T_24_15_sp4_h_l_3
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_45
T_19_7_sp4_v_t_46
T_16_7_sp4_h_l_11
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIB1JO_0Z0Z_16
T_15_7_wire_logic_cluster/lc_4/out
T_16_5_sp4_v_t_36
T_15_6_lc_trk_g2_4
T_15_6_wire_logic_cluster/lc_0/in_0

T_15_7_wire_logic_cluster/lc_4/out
T_16_5_sp4_v_t_36
T_15_6_lc_trk_g2_4
T_15_6_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.N_549
T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_p_reg_esr_RNIN6C61_0Z0Z_16
T_15_25_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_41
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_0/in_0

T_15_25_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_41
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.N_232_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.O_4_7
T_0_10_wire_mult/mult/O_7
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_5_7
T_0_23_wire_mult/mult/O_7
T_1_23_lc_trk_g1_7
T_1_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_19
T_2_18_wire_logic_cluster/lc_3/cout
T_2_18_wire_logic_cluster/lc_4/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_18
T_2_18_wire_logic_cluster/lc_2/cout
T_2_18_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_p_reg_esr_RNIFEEQ_0Z0Z_3
T_21_8_wire_logic_cluster/lc_3/out
T_21_8_lc_trk_g0_3
T_21_8_wire_logic_cluster/lc_2/in_1

T_21_8_wire_logic_cluster/lc_3/out
T_21_8_lc_trk_g0_3
T_21_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_reg_esr_RNIBKPJZ0Z_19
T_2_18_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g2_3
T_3_17_wire_logic_cluster/lc_5/in_0

T_2_18_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g2_3
T_3_17_wire_logic_cluster/lc_2/in_3

T_2_18_wire_logic_cluster/lc_3/out
T_2_18_sp4_h_l_11
T_5_14_sp4_v_t_40
T_4_16_lc_trk_g1_5
T_4_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOTT02Z0Z_18
T_3_17_wire_logic_cluster/lc_5/out
T_4_13_sp4_v_t_46
T_4_15_lc_trk_g2_3
T_4_15_input_2_5
T_4_15_wire_logic_cluster/lc_5/in_2

T_3_17_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g0_5
T_3_18_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.N_3_i_1_cascade_
T_16_10_wire_logic_cluster/lc_1/ltout
T_16_10_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_19_c_RNI4FRJ
T_2_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_4/in_0

T_2_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_3/in_3

T_2_18_wire_logic_cluster/lc_4/out
T_3_17_sp4_v_t_41
T_3_21_lc_trk_g1_4
T_3_21_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIS5212Z0Z_19
T_3_18_wire_logic_cluster/lc_4/out
T_4_14_sp4_v_t_44
T_4_15_lc_trk_g2_4
T_4_15_input_2_6
T_4_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_p_regZ0Z_1
T_1_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_2/in_3

T_1_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_5/in_0

T_1_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_1
T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_regZ0Z_2
T_1_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_0/in_3

T_1_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_0/in_3

T_1_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.N_262_i_cascade_
T_9_1_wire_logic_cluster/lc_0/ltout
T_9_1_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.N_309
T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_12_2_sp4_v_t_40
T_12_0_span4_vert_12
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_6
T_0_10_wire_mult/lc_6/out
T_1_8_sp4_v_t_40
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_side_14
T_11_16_wire_logic_cluster/lc_4/out
T_12_16_sp12_h_l_0
T_20_16_lc_trk_g1_3
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

T_11_16_wire_logic_cluster/lc_4/out
T_12_16_sp12_h_l_0
T_20_16_lc_trk_g1_3
T_20_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNICQF44Z0Z_13
T_3_16_wire_logic_cluster/lc_5/out
T_4_12_sp4_v_t_46
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_12
T_2_17_wire_logic_cluster/lc_4/cout
T_2_17_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_i_acumm_esr_RNIJ6LMZ0Z_13
T_2_17_wire_logic_cluster/lc_5/out
T_3_13_sp4_v_t_46
T_3_15_lc_trk_g2_3
T_3_15_wire_logic_cluster/lc_0/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_3_13_sp4_v_t_46
T_3_15_lc_trk_g2_3
T_3_15_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_3_13_sp4_v_t_46
T_3_17_sp4_v_t_46
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_reg_esr_RNITCC61Z0Z_18
T_18_24_wire_logic_cluster/lc_2/out
T_13_24_sp12_h_l_0
T_12_24_sp12_v_t_23
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_5/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIK3024Z0Z_19
T_3_18_wire_logic_cluster/lc_3/out
T_4_14_sp4_v_t_42
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_11
T_2_17_wire_logic_cluster/lc_3/cout
T_2_17_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_i_reg_esr_RNIT8KA1Z0Z_5
T_2_16_wire_logic_cluster/lc_5/out
T_3_12_sp4_v_t_46
T_3_14_lc_trk_g3_3
T_3_14_wire_logic_cluster/lc_7/in_3

T_2_16_wire_logic_cluster/lc_5/out
T_3_12_sp4_v_t_46
T_3_14_lc_trk_g3_3
T_3_14_wire_logic_cluster/lc_5/in_3

T_2_16_wire_logic_cluster/lc_5/out
T_3_12_sp4_v_t_46
T_3_16_sp4_v_t_39
T_4_20_sp4_h_l_2
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOGSO6Z0Z_4
T_3_14_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_reg_esr_RNI15KJZ0Z_14
T_2_17_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g2_6
T_3_16_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g2_6
T_3_16_wire_logic_cluster/lc_7/in_3

T_2_17_wire_logic_cluster/lc_6/out
T_2_16_sp4_v_t_44
T_3_16_sp4_h_l_9
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_4
T_2_16_wire_logic_cluster/lc_4/cout
T_2_16_wire_logic_cluster/lc_5/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_13
T_2_17_wire_logic_cluster/lc_5/cout
T_2_17_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIB8KD4Z0Z_11
T_3_15_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_reg_esr_RNI7RNPZ0Z_12
T_2_17_wire_logic_cluster/lc_4/out
T_3_13_sp4_v_t_44
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_7/in_3

T_2_17_wire_logic_cluster/lc_4/out
T_3_13_sp4_v_t_44
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_4/out
T_3_16_sp4_v_t_41
T_3_19_lc_trk_g1_1
T_3_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_5
T_2_16_wire_logic_cluster/lc_5/cout
T_2_16_wire_logic_cluster/lc_6/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_5_c_RNI0DLQ
T_2_16_wire_logic_cluster/lc_6/out
T_3_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_wire_logic_cluster/lc_0/in_3

T_2_16_wire_logic_cluster/lc_6/out
T_3_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_wire_logic_cluster/lc_2/in_3

T_2_16_wire_logic_cluster/lc_6/out
T_2_16_sp4_h_l_1
T_4_16_lc_trk_g3_4
T_4_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI171A6Z0Z_5
T_3_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI64JA4Z0Z_12
T_3_15_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI8IQ14Z0Z_18
T_3_17_wire_logic_cluster/lc_2/out
T_4_14_sp4_v_t_45
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_d_regZ0Z_16
T_24_24_wire_logic_cluster/lc_6/out
T_24_21_sp4_v_t_36
T_21_25_sp4_h_l_1
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_15_25_lc_trk_g2_1
T_15_25_wire_logic_cluster/lc_6/in_3

T_24_24_wire_logic_cluster/lc_6/out
T_24_21_sp4_v_t_36
T_21_25_sp4_h_l_1
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_15_25_lc_trk_g2_1
T_15_25_wire_logic_cluster/lc_0/in_3

T_24_24_wire_logic_cluster/lc_6/out
T_24_21_sp4_v_t_36
T_21_25_sp4_h_l_1
T_17_25_sp4_h_l_4
T_13_25_sp4_h_l_4
T_15_25_lc_trk_g2_1
T_15_25_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_3
T_2_16_wire_logic_cluster/lc_3/cout
T_2_16_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.PPM_STATE_fast_RNICIABZ0Z_0_cascade_
T_5_3_wire_logic_cluster/lc_3/ltout
T_5_3_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_i_acumm_esr_RNI33H91Z0Z_4
T_2_16_wire_logic_cluster/lc_4/out
T_3_12_sp4_v_t_44
T_3_13_lc_trk_g3_4
T_3_13_wire_logic_cluster/lc_2/in_3

T_2_16_wire_logic_cluster/lc_4/out
T_3_12_sp4_v_t_44
T_3_13_lc_trk_g3_4
T_3_13_wire_logic_cluster/lc_0/in_1

T_2_16_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_36
T_3_18_sp4_v_t_36
T_3_21_lc_trk_g0_4
T_3_21_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICUVC3Z0Z_4
T_3_14_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_input_2_7
T_4_13_wire_logic_cluster/lc_7/in_2

T_3_14_wire_logic_cluster/lc_5/out
T_3_14_lc_trk_g1_5
T_3_14_input_2_0
T_3_14_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNISAO32Z0Z_12
T_3_15_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g3_2
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

T_3_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g0_2
T_3_16_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_3
T_9_2_wire_logic_cluster/lc_3/out
T_3_2_sp12_h_l_1
T_5_2_lc_trk_g1_6
T_5_2_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNICISB3Z0Z_3
T_3_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

T_3_13_wire_logic_cluster/lc_2/out
T_3_14_lc_trk_g0_2
T_3_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIAPQ62Z0Z_11
T_3_15_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g3_5
T_4_14_input_2_6
T_4_14_wire_logic_cluster/lc_6/in_2

T_3_15_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g1_5
T_3_15_input_2_0
T_3_15_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_2
T_9_2_wire_logic_cluster/lc_2/cout
T_9_2_wire_logic_cluster/lc_3/in_3

Net : drone_altitude_15
T_10_19_wire_logic_cluster/lc_3/out
T_4_19_sp12_h_l_1
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_2
T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g2_7
T_2_13_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.pid_preregZ0Z_28
T_16_7_wire_logic_cluster/lc_5/out
T_16_3_sp4_v_t_47
T_15_5_lc_trk_g0_1
T_15_5_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_i_regZ0Z_18
T_21_12_wire_logic_cluster/lc_3/out
T_21_12_sp4_h_l_11
T_17_12_sp4_h_l_11
T_16_8_sp4_v_t_41
T_15_10_lc_trk_g0_4
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un2_throttle_0_2_6
T_9_7_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_16
T_9_1_lc_trk_g3_0
T_9_1_wire_logic_cluster/lc_1/in_0

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_sp4_h_l_9
T_12_3_sp4_v_t_44
T_12_5_lc_trk_g2_1
T_12_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_regZ0Z_12
T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_17_10_sp4_h_l_4
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_5/in_0

T_24_14_wire_logic_cluster/lc_2/out
T_24_11_sp4_v_t_44
T_21_15_sp4_h_l_9
T_17_15_sp4_h_l_0
T_17_15_lc_trk_g0_5
T_17_15_wire_logic_cluster/lc_6/in_3

T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_21_10_lc_trk_g1_1
T_21_10_wire_logic_cluster/lc_1/in_3

T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_21_10_lc_trk_g1_1
T_21_10_wire_logic_cluster/lc_7/in_1

T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_17_10_sp4_h_l_4
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_4/in_3

T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_17_10_sp4_h_l_4
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_0/in_1

T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_17_10_sp4_h_l_4
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_0/in_3

T_24_14_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_41
T_21_10_sp4_h_l_4
T_17_10_sp4_h_l_4
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_5/in_0

T_24_14_wire_logic_cluster/lc_2/out
T_19_14_sp12_h_l_0
T_18_2_sp12_v_t_23
T_18_8_lc_trk_g3_4
T_18_8_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI11TA9Z0Z_3
T_3_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_input_2_5
T_4_13_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acummZ0Z_4
T_2_21_wire_logic_cluster/lc_5/out
T_2_14_sp12_v_t_22
T_2_16_lc_trk_g2_5
T_2_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.N_186_0
T_18_16_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.pid_preregZ0Z_30
T_16_7_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_38
T_15_5_lc_trk_g2_6
T_15_5_wire_logic_cluster/lc_3/in_1

T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_13_5_sp4_h_l_0
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_1/in_0

T_16_7_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_38
T_13_4_sp4_h_l_3
T_14_4_lc_trk_g2_3
T_14_4_wire_logic_cluster/lc_4/in_1

T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_13_5_sp4_h_l_0
T_13_5_lc_trk_g1_5
T_13_5_wire_logic_cluster/lc_4/in_0

T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_13_5_sp4_h_l_0
T_14_5_lc_trk_g2_0
T_14_5_wire_logic_cluster/lc_5/in_1

T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_13_5_sp4_h_l_0
T_12_5_lc_trk_g0_0
T_12_5_wire_logic_cluster/lc_1/in_1

T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_13_5_sp4_h_l_0
T_12_5_lc_trk_g0_0
T_12_5_input_2_0
T_12_5_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_163_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_11
T_4_8_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_45
T_6_5_sp4_h_l_1
T_7_5_lc_trk_g3_1
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_7_4_sp4_v_t_44
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_4_8_lc_trk_g0_4
T_4_8_input_2_2
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNIO4E8Z0Z_2
T_15_23_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_7/in_1

T_15_23_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_13_25_0_
T_13_25_wire_logic_cluster/carry_in_mux/cout
T_13_25_wire_logic_cluster/lc_0/in_3

Net : pid_side.pid_preregZ0Z_12
T_16_5_wire_logic_cluster/lc_5/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g0_7
T_13_5_wire_logic_cluster/lc_2/in_3

T_16_5_wire_logic_cluster/lc_5/out
T_14_5_sp4_h_l_7
T_13_5_lc_trk_g0_7
T_13_5_wire_logic_cluster/lc_3/in_0

T_16_5_wire_logic_cluster/lc_5/out
T_16_4_sp4_v_t_42
T_13_4_sp4_h_l_7
T_14_4_lc_trk_g2_7
T_14_4_input_2_3
T_14_4_wire_logic_cluster/lc_3/in_2

T_16_5_wire_logic_cluster/lc_5/out
T_8_5_sp12_h_l_1
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_reg_esr_RNIIHEQ_0Z0Z_4
T_20_8_wire_logic_cluster/lc_6/out
T_20_8_lc_trk_g0_6
T_20_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_2608_0_cascade_
T_20_10_wire_logic_cluster/lc_6/ltout
T_20_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.g0_2
T_20_10_wire_logic_cluster/lc_7/out
T_10_10_sp12_h_l_1
T_16_10_lc_trk_g1_6
T_16_10_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_4
T_5_2_wire_logic_cluster/lc_6/out
T_5_0_span12_vert_15
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_3/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_5_0_span12_vert_15
T_5_6_lc_trk_g2_4
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_5_2_wire_logic_cluster/lc_6/out
T_5_2_sp4_h_l_1
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_6/out
T_5_2_sp4_h_l_1
T_9_2_sp4_h_l_4
T_12_2_sp4_v_t_44
T_11_5_lc_trk_g3_4
T_11_5_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.N_524
T_13_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_10
T_17_17_sp4_v_t_41
T_18_17_sp4_h_l_4
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_1/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_10
T_17_17_sp4_v_t_41
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.m64_i_o2_0
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_cry_1_c_RNILQ1FZ0Z2
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_13_16_sp4_h_l_6
T_16_16_sp4_v_t_46
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.m6_2_01
T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.pid_preregZ0Z_23
T_16_7_wire_logic_cluster/lc_0/out
T_16_3_sp4_v_t_37
T_15_5_lc_trk_g1_0
T_15_5_input_2_5
T_15_5_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un11lto30_i_a2_4_and
T_15_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g1_5
T_15_5_wire_logic_cluster/lc_1/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_1_sp4_v_t_47
T_14_3_lc_trk_g2_2
T_14_3_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_18
T_4_15_wire_logic_cluster/lc_3/cout
T_4_15_wire_logic_cluster/lc_4/in_3

Net : pid_front.O_5
T_25_23_wire_mult/lc_5/out
T_17_23_sp12_h_l_1
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_11
T_10_4_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_41
T_7_6_sp4_h_l_9
T_8_6_lc_trk_g2_1
T_8_6_input_2_3
T_8_6_wire_logic_cluster/lc_3/in_2

T_10_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g2_6
T_9_4_input_2_4
T_9_4_wire_logic_cluster/lc_4/in_2

T_10_4_wire_logic_cluster/lc_6/out
T_10_3_sp4_v_t_44
T_10_0_span4_vert_29
T_7_3_sp4_h_l_10
T_8_3_lc_trk_g3_2
T_8_3_input_2_3
T_8_3_wire_logic_cluster/lc_3/in_2

T_10_4_wire_logic_cluster/lc_6/out
T_10_3_sp4_v_t_44
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_1
T_7_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g0_2
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIB1JOZ0Z_16
T_15_7_wire_logic_cluster/lc_0/out
T_15_3_sp4_v_t_37
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_i_regZ0Z_21
T_21_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_2
T_16_17_sp4_h_l_10
T_15_13_sp4_v_t_38
T_15_9_sp4_v_t_43
T_15_10_lc_trk_g3_3
T_15_10_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_269_i_i
T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_19
T_9_3_lc_trk_g3_7
T_9_3_input_2_6
T_9_3_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_5
T_8_1_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_26
T_9_3_sp4_h_l_8
T_10_3_lc_trk_g3_0
T_10_3_input_2_1
T_10_3_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_4
T_8_1_wire_logic_cluster/lc_4/cout
T_8_1_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_i_acummZ0Z_5
T_2_19_wire_logic_cluster/lc_7/out
T_2_18_sp4_v_t_46
T_2_14_sp4_v_t_39
T_2_16_lc_trk_g2_2
T_2_16_wire_logic_cluster/lc_5/in_1

T_2_19_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g1_7
T_2_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.m9_2_03_3_i_3_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_262_i_i_cascade_
T_9_1_wire_logic_cluster/lc_6/ltout
T_9_1_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_4_1_0_1
T_21_10_wire_logic_cluster/lc_5/out
T_20_10_sp4_h_l_2
T_21_10_lc_trk_g3_2
T_21_10_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_3
T_4_7_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_42
T_4_4_lc_trk_g3_2
T_4_4_input_2_5
T_4_4_wire_logic_cluster/lc_5/in_2

T_4_7_wire_logic_cluster/lc_3/out
T_4_6_sp12_v_t_22
T_5_6_sp12_h_l_1
T_11_6_lc_trk_g1_6
T_11_6_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g0_3
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNINKTC1Z0Z_7_cascade_
T_18_5_wire_logic_cluster/lc_6/ltout
T_18_5_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_8
T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_0_6_sp12_h_l_6
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_9_6_sp12_h_l_1
T_10_6_lc_trk_g1_5
T_10_6_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_8_cascade_
T_21_12_wire_logic_cluster/lc_1/ltout
T_21_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_581_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_0Z0Z_18_cascade_
T_21_12_wire_logic_cluster/lc_2/ltout
T_21_12_wire_logic_cluster/lc_3/in_2

End 

Net : drone_H_disp_side_15
T_11_16_wire_logic_cluster/lc_5/out
T_11_16_sp12_h_l_1
T_19_16_sp4_h_l_8
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.error_i_reg_9_sn_27
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_186_cascade_
T_16_16_wire_logic_cluster/lc_2/ltout
T_16_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_regZ0Z_17
T_17_13_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_46
T_14_10_sp4_h_l_5
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_regZ0Z_18
T_21_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_1
T_15_23_lc_trk_g0_1
T_15_23_wire_logic_cluster/lc_6/in_1

T_21_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_10
T_19_23_sp4_v_t_41
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_2/in_0

T_21_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_1
T_15_23_lc_trk_g0_1
T_15_23_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_3
T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g0_2
T_5_2_input_2_0
T_5_2_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_2/out
T_5_0_span12_vert_23
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_2/out
T_5_2_sp4_h_l_9
T_8_0_span4_vert_14
T_7_1_lc_trk_g2_6
T_7_1_input_2_0
T_7_1_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_2/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_45
T_7_7_sp4_h_l_8
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_reg_esr_RNIUAE8_0Z0Z_4
T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.N_252_cascade_
T_20_17_wire_logic_cluster/lc_6/ltout
T_20_17_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_3
T_8_1_wire_logic_cluster/lc_3/cout
T_8_1_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_11_4
T_8_1_wire_logic_cluster/lc_4/out
T_7_1_sp4_h_l_0
T_6_1_sp4_v_t_37
T_5_2_lc_trk_g2_5
T_5_2_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_0_0_21_cascade_
T_21_17_wire_logic_cluster/lc_4/ltout
T_21_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un4_error_i_reg_31_am_1
T_20_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_6
T_10_3_wire_logic_cluster/lc_2/out
T_5_3_sp12_h_l_0
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_2/in_1

T_10_3_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_28
T_9_1_lc_trk_g0_4
T_9_1_input_2_6
T_9_1_wire_logic_cluster/lc_6/in_2

T_10_3_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_28
T_9_1_lc_trk_g0_4
T_9_1_input_2_0
T_9_1_wire_logic_cluster/lc_0/in_2

T_10_3_wire_logic_cluster/lc_2/out
T_8_3_sp4_h_l_1
T_11_0_span4_vert_25
T_11_2_lc_trk_g1_4
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_156_cascade_
T_17_14_wire_logic_cluster/lc_5/ltout
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_182
T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_0_0_6_cascade_
T_17_14_wire_logic_cluster/lc_2/ltout
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_27_0_i_i_0
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.m7_2_01_cascade_
T_20_19_wire_logic_cluster/lc_4/ltout
T_20_19_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_6
T_4_7_wire_logic_cluster/lc_0/out
T_1_7_sp12_h_l_0
T_9_7_lc_trk_g1_3
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.pid_preregZ0Z_14
T_13_5_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_2/in_0

T_13_5_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_3/in_3

T_13_5_wire_logic_cluster/lc_1/out
T_13_5_sp4_h_l_7
T_15_5_lc_trk_g3_2
T_15_5_wire_logic_cluster/lc_2/in_3

T_13_5_wire_logic_cluster/lc_1/out
T_13_5_sp4_h_l_7
T_13_5_lc_trk_g1_2
T_13_5_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_i_regZ0Z_1
T_1_16_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g0_3
T_2_16_input_2_1
T_2_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.g1_3_cascade_
T_20_10_wire_logic_cluster/lc_3/ltout
T_20_10_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.g1_2_1
T_17_15_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_44
T_17_10_sp4_v_t_40
T_18_10_sp4_h_l_10
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_4
T_4_7_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_input_2_2
T_5_6_wire_logic_cluster/lc_2/in_2

T_4_7_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g3_1
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_2577_i_cascade_
T_18_6_wire_logic_cluster/lc_6/ltout
T_18_6_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_19
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_7
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_225_cascade_
T_14_19_wire_logic_cluster/lc_2/ltout
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNISPTC1_0Z0Z_8
T_18_6_wire_logic_cluster/lc_7/out
T_18_4_sp4_v_t_43
T_15_4_sp4_h_l_0
T_17_4_lc_trk_g2_5
T_17_4_wire_logic_cluster/lc_3/in_0

T_18_6_wire_logic_cluster/lc_7/out
T_18_5_lc_trk_g1_7
T_18_5_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_182_cascade_
T_17_14_wire_logic_cluster/lc_6/ltout
T_17_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.O_4_4
T_0_10_wire_mult/lc_4/out
T_1_10_sp4_h_l_8
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.N_266_i_i
T_9_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_7/in_1

T_9_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_input_2_3
T_9_3_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_i_regZ0Z_18
T_14_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_input_2_2
T_15_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_regZ0Z_19
T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_24_9_sp4_v_t_47
T_21_9_sp4_h_l_4
T_20_9_lc_trk_g1_4
T_20_9_wire_logic_cluster/lc_1/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_24_9_sp4_v_t_47
T_21_9_sp4_h_l_4
T_20_9_lc_trk_g1_4
T_20_9_wire_logic_cluster/lc_2/in_3

T_24_14_wire_logic_cluster/lc_5/out
T_24_10_sp4_v_t_47
T_21_10_sp4_h_l_10
T_22_10_lc_trk_g3_2
T_22_10_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_13
T_4_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g0_6
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_6
T_4_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIKAJOZ0Z_19
T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_11_sp4_h_l_10
T_16_7_sp4_v_t_47
T_16_9_lc_trk_g2_2
T_16_9_wire_logic_cluster/lc_1/in_1

T_20_9_wire_logic_cluster/lc_1/out
T_20_7_sp4_v_t_47
T_17_11_sp4_h_l_10
T_16_7_sp4_v_t_47
T_16_8_lc_trk_g3_7
T_16_8_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_cry_1_0_c_RNII2EF1Z0Z_0_cascade_
T_14_16_wire_logic_cluster/lc_4/ltout
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_regZ0Z_19
T_24_10_wire_logic_cluster/lc_1/out
T_24_7_sp4_v_t_42
T_21_11_sp4_h_l_7
T_20_7_sp4_v_t_42
T_20_9_lc_trk_g3_7
T_20_9_wire_logic_cluster/lc_2/in_0

T_24_10_wire_logic_cluster/lc_1/out
T_24_7_sp4_v_t_42
T_21_11_sp4_h_l_7
T_20_7_sp4_v_t_42
T_20_9_lc_trk_g3_7
T_20_9_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.counterZ0Z_3
T_12_2_wire_logic_cluster/lc_3/out
T_12_2_sp4_h_l_11
T_11_2_sp4_v_t_40
T_11_6_lc_trk_g1_5
T_11_6_wire_logic_cluster/lc_6/in_0

T_12_2_wire_logic_cluster/lc_3/out
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_3/in_1

T_12_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIKAJO_0Z0Z_19
T_20_9_wire_logic_cluster/lc_2/out
T_15_9_sp12_h_l_0
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_3/in_0

T_20_9_wire_logic_cluster/lc_2/out
T_15_9_sp12_h_l_0
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_12
T_16_10_wire_logic_cluster/lc_5/out
T_15_10_sp4_h_l_2
T_19_10_sp4_h_l_5
T_21_10_lc_trk_g3_0
T_21_10_wire_logic_cluster/lc_7/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_15_10_sp4_h_l_2
T_19_10_sp4_h_l_5
T_21_10_lc_trk_g2_0
T_21_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_38
T_17_12_sp4_v_t_46
T_17_15_lc_trk_g1_6
T_17_15_wire_logic_cluster/lc_6/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_5/in_3

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counter24_0_I_9_c_RNOZ0
T_11_6_wire_logic_cluster/lc_6/out
T_11_3_sp4_v_t_36
T_11_0_span4_vert_33
T_10_1_lc_trk_g0_2
T_10_1_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_p_regZ0Z_20
T_24_11_wire_logic_cluster/lc_5/out
T_24_4_sp12_v_t_22
T_13_4_sp12_h_l_1
T_17_4_lc_trk_g0_2
T_17_4_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_5/out
T_24_4_sp12_v_t_22
T_13_4_sp12_h_l_1
T_17_4_lc_trk_g0_2
T_17_4_wire_logic_cluster/lc_2/in_0

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_16_9_lc_trk_g0_7
T_16_9_wire_logic_cluster/lc_0/in_3

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_18_7_sp4_h_l_0
T_17_7_lc_trk_g0_0
T_17_7_wire_logic_cluster/lc_2/in_0

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_3
T_14_11_sp4_h_l_11
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_3
T_14_11_sp4_h_l_11
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_1/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_16_9_lc_trk_g0_7
T_16_9_wire_logic_cluster/lc_5/in_0

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_18_7_sp4_h_l_0
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_6/in_0

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_3
T_14_11_sp4_h_l_11
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_5/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_3
T_17_7_sp4_v_t_45
T_16_8_lc_trk_g3_5
T_16_8_wire_logic_cluster/lc_5/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_3
T_14_11_sp4_h_l_11
T_14_11_lc_trk_g0_6
T_14_11_wire_logic_cluster/lc_3/in_3

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_4/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_18_7_sp4_h_l_0
T_17_7_lc_trk_g0_0
T_17_7_wire_logic_cluster/lc_5/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_2/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_0/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_18_7_sp4_h_l_0
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_7/in_1

T_24_11_wire_logic_cluster/lc_5/out
T_22_11_sp4_h_l_7
T_18_11_sp4_h_l_7
T_17_7_sp4_v_t_42
T_18_7_sp4_h_l_0
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.counter24_0_N_2_THRU_CO
T_10_2_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_6/in_1

T_10_2_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_2/in_1

T_10_2_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.counter24_0_N_2
T_10_2_wire_logic_cluster/lc_1/cout
T_10_2_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.N_374
T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_7_3_sp4_h_l_4
T_6_0_span4_vert_28
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_6/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_7_3_sp4_h_l_4
T_6_0_span4_vert_33
T_5_2_lc_trk_g3_4
T_5_2_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_7_3_sp4_h_l_4
T_6_0_span4_vert_28
T_5_2_lc_trk_g3_1
T_5_2_input_2_2
T_5_2_wire_logic_cluster/lc_2/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_2/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_6/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_0/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g0_3
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g0_3
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g0_3
T_8_4_input_2_3
T_8_4_wire_logic_cluster/lc_3/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_6
T_8_4_lc_trk_g1_3
T_8_4_input_2_4
T_8_4_wire_logic_cluster/lc_4/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_0/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_2/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_1/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_sp4_h_l_1
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_10_4_lc_trk_g0_6
T_10_4_wire_logic_cluster/lc_6/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_4_lc_trk_g1_6
T_10_4_wire_logic_cluster/lc_7/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_4_lc_trk_g1_6
T_10_4_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_17
T_4_15_wire_logic_cluster/lc_2/cout
T_4_15_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_p_regZ0Z_18
T_24_11_wire_logic_cluster/lc_2/out
T_25_10_sp4_v_t_37
T_22_10_sp4_h_l_6
T_22_10_lc_trk_g1_3
T_22_10_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_2/out
T_24_7_sp4_v_t_41
T_23_9_lc_trk_g0_4
T_23_9_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIBG6FZ0Z_7
T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.N_2364_i_cascade_
T_12_23_wire_logic_cluster/lc_2/ltout
T_12_23_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.m8_2_03_3_i_0_cascade_
T_18_17_wire_logic_cluster/lc_2/ltout
T_18_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_regZ0Z_4
T_1_5_wire_logic_cluster/lc_3/out
T_0_5_sp4_h_l_14
T_2_5_sp4_v_t_38
T_2_9_sp4_v_t_38
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_0_5_sp4_h_l_14
T_2_5_sp4_v_t_38
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_3
T_3_13_lc_trk_g0_6
T_3_13_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_0_5_sp4_h_l_14
T_2_5_sp4_v_t_38
T_2_9_sp4_v_t_38
T_2_13_sp4_v_t_46
T_2_15_lc_trk_g2_3
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.g0_2
T_15_28_wire_logic_cluster/lc_7/out
T_14_28_sp4_h_l_6
T_13_28_lc_trk_g0_6
T_13_28_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511Z0Z_4
T_1_13_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_36
T_2_14_sp4_h_l_1
T_3_14_lc_trk_g2_1
T_3_14_wire_logic_cluster/lc_7/in_0

T_1_13_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_36
T_2_14_sp4_h_l_1
T_3_14_lc_trk_g2_1
T_3_14_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_5_1
T_21_10_wire_logic_cluster/lc_1/out
T_21_10_lc_trk_g2_1
T_21_10_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_reg_esr_RNIN6C61Z0Z_16
T_15_25_wire_logic_cluster/lc_0/out
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_4/in_1

T_15_25_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g2_0
T_14_24_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.m9_2_03_3_i_0_o2_0_1_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_4
T_9_2_wire_logic_cluster/lc_4/cout
T_9_2_wire_logic_cluster/lc_5/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_14
T_2_17_wire_logic_cluster/lc_6/cout
T_2_17_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_i_reg_esr_RNI38LJZ0Z_15
T_2_17_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g2_7
T_3_16_wire_logic_cluster/lc_0/in_3

T_2_17_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g2_7
T_3_16_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_7/out
T_1_17_sp4_h_l_6
T_4_17_sp4_v_t_43
T_3_21_lc_trk_g1_6
T_3_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI88G14Z0Z_14
T_3_16_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_36
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_11
T_8_7_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_37
T_7_5_lc_trk_g0_0
T_7_5_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_0/out
T_8_7_sp4_h_l_5
T_12_7_sp4_h_l_5
T_11_3_sp4_v_t_47
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_0/out
T_8_7_sp4_h_l_5
T_8_7_lc_trk_g0_0
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_regZ0Z_6
T_1_11_wire_logic_cluster/lc_2/out
T_2_10_sp4_v_t_37
T_2_14_sp4_v_t_38
T_2_16_lc_trk_g3_3
T_2_16_input_2_6
T_2_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL81T2Z0Z_5
T_3_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g0_2
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

T_3_14_wire_logic_cluster/lc_2/out
T_3_14_sp4_h_l_9
T_5_14_lc_trk_g3_4
T_5_14_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.N_576
T_15_15_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_44
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_626_cascade_
T_15_15_wire_logic_cluster/lc_5/ltout
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_1_4
T_25_15_wire_mult/lc_4/out
T_25_11_sp4_v_t_45
T_22_11_sp4_h_l_2
T_21_11_lc_trk_g0_2
T_21_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.pid_preregZ0Z_26
T_16_7_wire_logic_cluster/lc_3/out
T_16_3_sp4_v_t_43
T_15_5_lc_trk_g0_6
T_15_5_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_p_regZ0Z_16
T_24_9_wire_logic_cluster/lc_0/out
T_24_7_sp4_v_t_45
T_21_7_sp4_h_l_8
T_17_7_sp4_h_l_4
T_13_7_sp4_h_l_7
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_4/in_0

T_24_9_wire_logic_cluster/lc_0/out
T_24_7_sp4_v_t_45
T_21_7_sp4_h_l_8
T_17_7_sp4_h_l_4
T_13_7_sp4_h_l_7
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF0465Z0Z_1
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_4_13_lc_trk_g2_4
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_0Z0Z_2_cascade_
T_2_13_wire_logic_cluster/lc_0/ltout
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.un11lto30_i_a2_5_and
T_15_5_wire_logic_cluster/lc_0/out
T_15_2_sp4_v_t_40
T_14_3_lc_trk_g3_0
T_14_3_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.un1_pid_prereg_16_0
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g0_1
T_2_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.N_40_0_i_i_o2_1_cascade_
T_21_16_wire_logic_cluster/lc_3/ltout
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_1
T_15_8_wire_logic_cluster/lc_1/cout
T_15_8_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_d_reg_prev_esr_RNIH7JO_0Z0Z_18
T_23_9_wire_logic_cluster/lc_4/out
T_16_9_sp12_h_l_0
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_4/in_0

T_23_9_wire_logic_cluster/lc_4/out
T_16_9_sp12_h_l_0
T_15_0_span12_vert_16
T_15_7_lc_trk_g2_4
T_15_7_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_3
T_8_1_wire_logic_cluster/lc_3/out
T_6_1_sp4_h_l_3
T_5_1_sp4_v_t_38
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_0
T_15_8_wire_logic_cluster/lc_0/cout
T_15_8_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_1_c_RNI0LLN
T_15_8_wire_logic_cluster/lc_2/out
T_15_4_sp4_v_t_41
T_16_4_sp4_h_l_9
T_16_4_lc_trk_g1_4
T_16_4_input_2_3
T_16_4_wire_logic_cluster/lc_3/in_2

T_15_8_wire_logic_cluster/lc_2/out
T_15_4_sp4_v_t_41
T_14_6_lc_trk_g1_4
T_14_6_wire_logic_cluster/lc_2/in_3

T_15_8_wire_logic_cluster/lc_2/out
T_13_8_sp4_h_l_1
T_17_8_sp4_h_l_1
T_20_8_sp4_v_t_43
T_20_11_lc_trk_g1_3
T_20_11_input_2_0
T_20_11_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_2
T_8_1_wire_logic_cluster/lc_2/cout
T_8_1_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_0_c_RNITGKN
T_15_8_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_39
T_16_4_sp4_h_l_7
T_16_4_lc_trk_g0_2
T_16_4_input_2_2
T_16_4_wire_logic_cluster/lc_2/in_2

T_15_8_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/in_3

T_15_8_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_39
T_16_4_sp4_h_l_7
T_19_4_sp4_v_t_42
T_18_7_lc_trk_g3_2
T_18_7_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_10
T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_1/in_1

T_17_22_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g1_5
T_17_22_wire_logic_cluster/lc_1/in_1

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_15_24_lc_trk_g2_7
T_15_24_wire_logic_cluster/lc_2/in_1

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_15_24_lc_trk_g3_7
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_4_0_14_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m64_i_o2_0_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_p_reg_esr_RNISPTC1Z0Z_8_cascade_
T_18_6_wire_logic_cluster/lc_2/ltout
T_18_6_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_111
T_12_16_wire_logic_cluster/lc_2/out
T_10_16_sp4_h_l_1
T_14_16_sp4_h_l_4
T_17_16_sp4_v_t_41
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_i_reg_esr_RNO_5_0_12
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_regZ0Z_9
T_24_9_wire_logic_cluster/lc_4/out
T_23_9_sp4_h_l_0
T_19_9_sp4_h_l_3
T_18_5_sp4_v_t_38
T_18_6_lc_trk_g2_6
T_18_6_wire_logic_cluster/lc_5/in_1

T_24_9_wire_logic_cluster/lc_4/out
T_23_9_sp4_h_l_0
T_19_9_sp4_h_l_3
T_18_9_lc_trk_g1_3
T_18_9_input_2_0
T_18_9_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_3_repZ0Z2
T_7_5_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_38
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_47
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_38
T_7_5_lc_trk_g0_3
T_7_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_38
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_38
T_8_0_span4_vert_27
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_38
T_8_0_span4_vert_27
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_6_5_sp4_h_l_2
T_5_5_sp4_v_t_39
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_6_5_sp4_h_l_2
T_9_1_sp4_v_t_45
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_47
T_7_2_lc_trk_g2_7
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

T_7_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_47
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_47
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_47
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_47
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_12_5_lc_trk_g0_5
T_12_5_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_5
T_10_3_wire_logic_cluster/lc_1/out
T_6_3_sp12_h_l_1
T_5_0_span12_vert_5
T_5_2_lc_trk_g2_2
T_5_2_wire_logic_cluster/lc_7/in_1

T_10_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_10
T_5_3_sp4_h_l_1
T_4_3_lc_trk_g1_1
T_4_3_input_2_0
T_4_3_wire_logic_cluster/lc_0/in_2

T_10_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_10
T_8_0_span4_vert_34
T_7_2_lc_trk_g3_7
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_10_3_wire_logic_cluster/lc_1/out
T_11_1_sp4_v_t_46
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.pid_preregZ0Z_17
T_16_6_wire_logic_cluster/lc_2/out
T_15_5_lc_trk_g2_2
T_15_5_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.un11lto30_i_a2_3_and
T_15_5_wire_logic_cluster/lc_4/out
T_15_1_sp4_v_t_45
T_14_3_lc_trk_g0_3
T_14_3_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_13
T_4_2_wire_logic_cluster/lc_2/out
T_5_2_sp4_h_l_4
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.init_pulses_RNIOHJF3Z0Z_13
T_7_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_input_2_5
T_8_2_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_6
T_13_27_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g2_7
T_13_27_wire_logic_cluster/lc_6/in_1

T_13_27_wire_logic_cluster/lc_7/out
T_13_27_lc_trk_g2_7
T_13_27_wire_logic_cluster/lc_0/in_3

T_13_27_wire_logic_cluster/lc_7/out
T_13_25_sp4_v_t_43
T_13_21_sp4_v_t_43
T_12_23_lc_trk_g0_6
T_12_23_wire_logic_cluster/lc_3/in_1

T_13_27_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g3_7
T_12_26_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.pid_preregZ0Z_25
T_16_7_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_44
T_15_5_lc_trk_g3_4
T_15_5_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.m21_e_8
T_4_17_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_46
T_3_19_lc_trk_g3_6
T_3_19_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.pid_preregZ0Z_27
T_16_7_wire_logic_cluster/lc_4/out
T_16_3_sp4_v_t_45
T_15_5_lc_trk_g2_0
T_15_5_input_2_0
T_15_5_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_11
T_2_15_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_43
T_3_17_sp4_h_l_0
T_4_17_lc_trk_g3_0
T_4_17_input_2_7
T_4_17_wire_logic_cluster/lc_7/in_2

T_2_15_wire_logic_cluster/lc_7/out
T_0_15_sp4_h_l_11
T_3_15_sp4_v_t_41
T_3_19_lc_trk_g0_4
T_3_19_input_2_0
T_3_19_wire_logic_cluster/lc_0/in_2

T_2_15_wire_logic_cluster/lc_7/out
T_0_15_sp4_h_l_11
T_3_15_sp4_v_t_41
T_2_19_lc_trk_g1_4
T_2_19_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.N_72_i_0
T_5_20_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_47
T_3_21_sp4_h_l_3
T_7_21_sp4_h_l_3
T_11_21_sp4_h_l_3
T_14_17_sp4_v_t_38
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_47
T_3_21_sp4_h_l_3
T_2_21_lc_trk_g1_3
T_2_21_wire_logic_cluster/lc_1/cen

T_5_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_3
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_3
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_3
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_3
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_3/cen

End 

Net : pid_alt.N_111
T_3_20_wire_logic_cluster/lc_6/out
T_3_20_sp4_h_l_1
T_5_20_lc_trk_g3_4
T_5_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_reset_1_0_i_cascade_
T_5_20_wire_logic_cluster/lc_2/ltout
T_5_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_8
T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_4_17_sp4_h_l_6
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_7/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_3_19_lc_trk_g2_6
T_3_19_wire_logic_cluster/lc_0/in_0

T_3_21_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_43
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.m21_e_10
T_3_19_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g0_5
T_3_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_228
T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g2_1
T_18_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.pid_preregZ0Z_21
T_13_25_wire_logic_cluster/lc_6/out
T_13_24_sp4_v_t_44
T_10_24_sp4_h_l_9
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.N_175
T_12_22_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g1_0
T_11_23_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_12_20_sp4_v_t_45
T_12_24_lc_trk_g1_0
T_12_24_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_8
T_4_7_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_45
T_6_8_sp4_h_l_8
T_10_8_sp4_h_l_4
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g0_2
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_regZ0Z_20
T_22_12_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_45
T_19_10_sp4_h_l_2
T_15_10_sp4_h_l_5
T_15_10_lc_trk_g0_0
T_15_10_input_2_4
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un11lto30_i_a2_4_and
T_11_24_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_41
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_0/in_1

T_11_24_wire_logic_cluster/lc_0/out
T_11_21_sp4_v_t_40
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_291
T_11_23_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g2_0
T_12_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_reset_i_o3_0_cascade_
T_12_22_wire_logic_cluster/lc_3/ltout
T_12_22_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_reset_0_i_3
T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_9_18_sp4_h_l_8
T_12_14_sp4_v_t_39
T_12_10_sp4_v_t_40
T_13_10_sp4_h_l_5
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_9_18_sp4_h_l_8
T_12_14_sp4_v_t_39
T_12_10_sp4_v_t_40
T_13_10_sp4_h_l_5
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_9_18_sp4_h_l_8
T_12_14_sp4_v_t_39
T_12_10_sp4_v_t_40
T_13_10_sp4_h_l_5
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_45
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_45
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_9_24_sp4_h_l_0
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.N_5_0_0
T_20_28_wire_logic_cluster/lc_6/out
T_18_28_sp4_h_l_9
T_14_28_sp4_h_l_0
T_13_28_lc_trk_g1_0
T_13_28_input_2_5
T_13_28_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.pid_preregZ0Z_21
T_16_6_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.pid_preregZ0Z_19
T_16_6_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g2_4
T_15_5_input_2_4
T_15_5_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.pid_preregZ0Z_18
T_16_6_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g2_3
T_15_5_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNISKLOZ0Z_20
T_17_4_wire_logic_cluster/lc_2/out
T_17_3_sp4_v_t_36
T_17_7_sp4_v_t_36
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_1/in_1

T_17_4_wire_logic_cluster/lc_2/out
T_17_3_sp4_v_t_36
T_17_7_sp4_v_t_36
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_465_cascade_
T_4_6_wire_logic_cluster/lc_4/ltout
T_4_6_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_regZ0Z_8
T_23_10_wire_logic_cluster/lc_2/out
T_23_6_sp4_v_t_41
T_20_6_sp4_h_l_10
T_16_6_sp4_h_l_1
T_18_6_lc_trk_g3_4
T_18_6_wire_logic_cluster/lc_7/in_0

T_23_10_wire_logic_cluster/lc_2/out
T_23_6_sp4_v_t_41
T_20_6_sp4_h_l_10
T_16_6_sp4_h_l_1
T_18_6_lc_trk_g3_4
T_18_6_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_11_i
T_11_24_wire_logic_cluster/lc_5/out
T_11_20_sp4_v_t_47
T_11_22_lc_trk_g3_2
T_11_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.pid_preregZ0Z_11
T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_10_24_sp4_h_l_11
T_11_24_lc_trk_g2_3
T_11_24_input_2_5
T_11_24_wire_logic_cluster/lc_5/in_2

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_10_24_sp4_h_l_11
T_11_24_lc_trk_g2_3
T_11_24_wire_logic_cluster/lc_2/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_13_16_sp12_v_t_23
T_13_4_sp12_v_t_23
T_13_8_sp4_v_t_41
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_11_23_0_
T_11_23_wire_logic_cluster/carry_in_mux/cout
T_11_23_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIJMMDZ0
T_11_3_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_8
T_0_5_sp12_h_l_0
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_4/in_3

T_11_3_wire_logic_cluster/lc_2/out
T_6_3_sp12_h_l_0
T_5_0_span12_vert_4
T_5_1_lc_trk_g3_4
T_5_1_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_5_4
T_0_23_wire_mult/lc_4/out
T_1_19_sp4_v_t_44
T_1_21_lc_trk_g2_1
T_1_21_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_16
T_4_15_wire_logic_cluster/lc_1/cout
T_4_15_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.N_507_cascade_
T_4_5_wire_logic_cluster/lc_0/ltout
T_4_5_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.pid_preregZ0Z_23
T_13_26_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_45
T_10_24_sp4_h_l_8
T_11_24_lc_trk_g2_0
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.pid_preregZ0Z_22
T_13_25_wire_logic_cluster/lc_7/out
T_13_24_sp4_v_t_46
T_10_24_sp4_h_l_5
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI8UIOZ0Z_15
T_17_6_wire_logic_cluster/lc_2/out
T_15_6_sp4_h_l_1
T_15_6_lc_trk_g1_4
T_15_6_wire_logic_cluster/lc_0/in_1

T_17_6_wire_logic_cluster/lc_2/out
T_15_6_sp4_h_l_1
T_15_6_lc_trk_g1_4
T_15_6_wire_logic_cluster/lc_2/in_1

End 

Net : xy_ki_fast_3
T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_18_9_sp4_v_t_37
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_18_13_sp4_v_t_40
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_11_13_sp4_h_l_3
T_14_13_sp4_v_t_45
T_14_17_sp4_v_t_45
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_18_13_sp4_v_t_40
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_18_13_sp4_v_t_40
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_11_13_sp4_h_l_3
T_14_13_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_18_13_sp4_v_t_40
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_sp12_h_l_1
T_15_13_sp4_h_l_0
T_18_9_sp4_v_t_37
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_42
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_6_sp12_v_t_22
T_16_18_sp12_h_l_1
T_20_18_lc_trk_g0_2
T_20_18_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_6_sp12_v_t_22
T_16_18_sp12_h_l_1
T_20_18_lc_trk_g0_2
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side_N_216
T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_18_sp4_v_t_36
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_5/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_43
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_2/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_18_sp4_v_t_36
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_4/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_0/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_10
T_21_12_sp4_h_l_6
T_22_12_lc_trk_g3_6
T_22_12_wire_logic_cluster/lc_6/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_19_9_sp4_v_t_43
T_20_13_sp4_h_l_0
T_22_13_lc_trk_g3_5
T_22_13_wire_logic_cluster/lc_5/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_14_12_sp12_h_l_1
T_13_12_sp12_v_t_22
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_10
T_16_8_sp4_v_t_38
T_16_12_sp4_v_t_38
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_5/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_47
T_17_11_lc_trk_g3_7
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_18_sp4_v_t_36
T_19_18_sp4_h_l_1
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_14_12_lc_trk_g3_6
T_14_12_input_2_7
T_14_12_wire_logic_cluster/lc_7/in_2

T_18_12_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_2
T_22_12_sp4_v_t_42
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_10
T_21_12_sp4_h_l_6
T_20_12_lc_trk_g1_6
T_20_12_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_3
T_7_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g0_0
T_8_1_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_6
T_9_9_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_46
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.pid_preregZ0Z_22
T_16_6_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g3_7
T_15_5_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_i_reg_9_rn_2_13
T_17_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_44
T_18_13_sp4_v_t_44
T_18_17_sp4_v_t_37
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNI8QE61Z0Z_20
T_15_27_wire_logic_cluster/lc_6/out
T_15_24_sp4_v_t_36
T_15_20_sp4_v_t_41
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_0/in_0

T_15_27_wire_logic_cluster/lc_6/out
T_15_25_sp4_v_t_41
T_12_25_sp4_h_l_10
T_12_25_lc_trk_g1_7
T_12_25_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_d_regZ0Z_20
T_24_22_wire_logic_cluster/lc_6/out
T_24_21_sp4_v_t_44
T_21_25_sp4_h_l_2
T_17_25_sp4_h_l_5
T_16_25_sp4_v_t_46
T_15_27_lc_trk_g2_3
T_15_27_wire_logic_cluster/lc_6/in_3

T_24_22_wire_logic_cluster/lc_6/out
T_24_21_sp4_v_t_44
T_21_25_sp4_h_l_2
T_17_25_sp4_h_l_5
T_16_25_sp4_v_t_46
T_15_27_lc_trk_g2_3
T_15_27_wire_logic_cluster/lc_4/in_3

T_24_22_wire_logic_cluster/lc_6/out
T_24_21_sp4_v_t_44
T_21_25_sp4_h_l_2
T_17_25_sp4_h_l_5
T_16_21_sp4_v_t_40
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_0
T_10_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_0
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_5/in_0

T_10_5_wire_logic_cluster/lc_4/out
T_10_5_lc_trk_g3_4
T_10_5_wire_logic_cluster/lc_5/in_0

T_10_5_wire_logic_cluster/lc_4/out
T_10_5_lc_trk_g3_4
T_10_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_cry_1_c_RNI6K4BZ0Z1
T_15_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_0
T_18_14_sp4_h_l_3
T_21_10_sp4_v_t_44
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_0
T_18_14_sp4_h_l_3
T_21_10_sp4_v_t_44
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.m64_i_o2_0_cascade_
T_15_14_wire_logic_cluster/lc_3/ltout
T_15_14_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.N_264_i_i_cascade_
T_4_6_wire_logic_cluster/lc_2/ltout
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.m10_2_03_3_i_0_o2_0_cascade_
T_15_16_wire_logic_cluster/lc_5/ltout
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.counterZ0Z_2
T_12_2_wire_logic_cluster/lc_2/out
T_12_2_sp4_h_l_9
T_11_2_sp4_v_t_38
T_11_6_lc_trk_g0_3
T_11_6_wire_logic_cluster/lc_6/in_3

T_12_2_wire_logic_cluster/lc_2/out
T_12_1_lc_trk_g0_2
T_12_1_wire_logic_cluster/lc_3/in_3

T_12_2_wire_logic_cluster/lc_2/out
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_i_regZ0Z_7
T_1_11_wire_logic_cluster/lc_4/out
T_2_10_sp4_v_t_41
T_2_14_sp4_v_t_42
T_2_16_lc_trk_g2_7
T_2_16_input_2_7
T_2_16_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_5
T_7_2_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_i_reg_9_rn_0_27
T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_p_reg_esr_RNIGL6FZ0Z_8_cascade_
T_12_23_wire_logic_cluster/lc_6/ltout
T_12_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.m13_2_03_4_i_0_o2_1
T_15_17_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_40_0_i_i_o2_0_cascade_
T_18_18_wire_logic_cluster/lc_0/ltout
T_18_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_554_cascade_
T_15_17_wire_logic_cluster/lc_0/ltout
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_510
T_13_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_45
T_14_17_sp4_h_l_1
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_cry_2_c_RNIKGVOZ0Z2
T_18_18_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_42
T_19_19_sp4_h_l_7
T_20_19_lc_trk_g2_7
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_p_regZ0Z_3
T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_17_sp4_v_t_42
T_2_13_sp4_v_t_47
T_3_13_sp4_h_l_10
T_3_13_lc_trk_g0_7
T_3_13_wire_logic_cluster/lc_1/in_0

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_17_sp4_v_t_42
T_2_13_sp4_v_t_47
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511Z0Z_3
T_3_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g3_1
T_3_13_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.un1_reset_0_i_3_cascade_
T_12_22_wire_logic_cluster/lc_4/ltout
T_12_22_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.state_0_1
T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_14_sp4_v_t_47
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_11
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_0/cen

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_14_sp4_v_t_47
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_11
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_0/cen

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_14_sp4_v_t_47
T_12_10_sp4_v_t_43
T_13_10_sp4_h_l_11
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_0/cen

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_14_sp4_v_t_47
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_14_sp4_v_t_47
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_12_22_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_39
T_9_24_sp4_h_l_7
T_11_24_lc_trk_g2_2
T_11_24_wire_logic_cluster/lc_1/cen

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_2
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/cen

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_2
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/cen

End 

Net : pid_side.O_2_4
T_25_10_wire_mult/mult/O_4
T_24_10_lc_trk_g2_4
T_24_10_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_516
T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_13
T_8_9_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_39
T_8_3_sp4_v_t_40
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_input_2_5
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.N_454
T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_9
T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_4_7_sp4_h_l_9
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_41
T_8_6_sp4_h_l_9
T_10_6_lc_trk_g2_4
T_10_6_input_2_4
T_10_6_wire_logic_cluster/lc_4/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_6/in_3

End 

Net : xy_kp_3
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_5_14_sp4_h_l_2
T_1_14_sp4_h_l_10
T_0_14_sp4_v_t_41
T_0_16_lc_trk_g2_4
T_0_16_wire_mult/lc_3/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_47
T_11_11_sp4_h_l_10
T_15_11_sp4_h_l_10
T_19_11_sp4_h_l_6
T_23_11_sp4_h_l_9
T_25_11_lc_trk_g2_4
T_25_11_wire_mult/lc_3/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_19
T_16_23_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_40
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_40
T_17_20_lc_trk_g3_0
T_17_20_input_2_7
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_i_acummZ0Z_7
T_2_19_wire_logic_cluster/lc_3/out
T_2_10_sp12_v_t_22
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_7/in_1

T_2_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_232
T_13_21_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_40
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_1
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_cry_1_0_c_RNINF5AZ0Z3
T_14_20_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_46
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_1
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.N_45_i_i_0_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.g1_2_1
T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_15_26_sp4_v_t_46
T_15_28_lc_trk_g3_3
T_15_28_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.g1_3_cascade_
T_15_28_wire_logic_cluster/lc_2/ltout
T_15_28_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.g0_1_0
T_16_24_wire_logic_cluster/lc_2/out
T_16_24_sp4_h_l_9
T_15_24_sp4_v_t_44
T_15_28_lc_trk_g0_1
T_15_28_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_332_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_254_cascade_
T_18_19_wire_logic_cluster/lc_4/ltout
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_reg_esr_RNICBEQZ0Z_2_cascade_
T_21_8_wire_logic_cluster/lc_1/ltout
T_21_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_9_N_2L1_1_cascade_
T_18_19_wire_logic_cluster/lc_5/ltout
T_18_19_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.pid_preregZ0Z_7
T_13_24_wire_logic_cluster/lc_0/out
T_12_24_sp4_h_l_8
T_11_20_sp4_v_t_45
T_11_23_lc_trk_g0_5
T_11_23_input_2_3
T_11_23_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_0/out
T_12_24_sp4_h_l_8
T_11_24_lc_trk_g1_0
T_11_24_input_2_1
T_11_24_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_0/out
T_13_12_sp12_v_t_23
T_13_10_sp4_v_t_47
T_10_10_sp4_h_l_10
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un11lto30_i_a2_0_and
T_11_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_p_regZ0Z_7
T_24_9_wire_logic_cluster/lc_2/out
T_25_5_sp4_v_t_40
T_22_5_sp4_h_l_11
T_18_5_sp4_h_l_2
T_18_5_lc_trk_g0_7
T_18_5_input_2_3
T_18_5_wire_logic_cluster/lc_3/in_2

T_24_9_wire_logic_cluster/lc_2/out
T_25_5_sp4_v_t_40
T_22_5_sp4_h_l_11
T_18_5_sp4_h_l_2
T_18_5_lc_trk_g0_7
T_18_5_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_4
T_7_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g2_1
T_8_1_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.pid_preregZ0Z_24
T_16_7_wire_logic_cluster/lc_1/out
T_16_3_sp4_v_t_39
T_15_5_lc_trk_g1_2
T_15_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_12
T_16_5_wire_logic_cluster/lc_5/cout
T_16_5_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_d_reg_prev_esr_RNI5RIOZ0Z_14_cascade_
T_14_10_wire_logic_cluster/lc_6/ltout
T_14_10_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_7
T_7_8_wire_logic_cluster/lc_4/out
T_6_8_sp4_h_l_0
T_9_4_sp4_v_t_43
T_9_5_lc_trk_g3_3
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

T_7_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_2
T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_9_5_sp4_h_l_2
T_12_5_sp4_v_t_39
T_11_6_lc_trk_g2_7
T_11_6_input_2_3
T_11_6_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_6
T_18_5_wire_logic_cluster/lc_5/out
T_18_5_lc_trk_g1_5
T_18_5_wire_logic_cluster/lc_1/in_1

T_18_5_wire_logic_cluster/lc_5/out
T_18_5_lc_trk_g1_5
T_18_5_wire_logic_cluster/lc_3/in_1

T_18_5_wire_logic_cluster/lc_5/out
T_17_5_lc_trk_g3_5
T_17_5_wire_logic_cluster/lc_2/in_0

T_18_5_wire_logic_cluster/lc_5/out
T_18_5_lc_trk_g1_5
T_18_5_input_2_6
T_18_5_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_15
T_4_15_wire_logic_cluster/lc_0/cout
T_4_15_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.elevatorZ0Z_7
T_11_7_wire_logic_cluster/lc_6/out
T_11_5_sp4_v_t_41
T_8_5_sp4_h_l_4
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g3_6
T_11_7_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.pid_preregZ0Z_16
T_16_6_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g2_1
T_15_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_1_c_RNICEHE
T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_9
T_13_23_lc_trk_g2_1
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_19_19_sp4_v_t_41
T_18_23_lc_trk_g1_4
T_18_23_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_12_23_sp4_h_l_9
T_15_23_sp4_v_t_44
T_12_27_sp4_h_l_9
T_12_27_lc_trk_g0_4
T_12_27_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_1
T_15_19_wire_logic_cluster/lc_1/cout
T_15_19_wire_logic_cluster/lc_2/in_3

Net : pid_front.N_54_i_1
T_17_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_regZ0Z_3
T_1_6_wire_logic_cluster/lc_3/out
T_0_6_sp4_h_l_14
T_2_6_sp4_v_t_45
T_2_10_sp4_v_t_46
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_39
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_3_13_lc_trk_g1_5
T_3_13_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_39
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_3_13_lc_trk_g1_5
T_3_13_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNI8QE61_0Z0Z_20
T_15_27_wire_logic_cluster/lc_4/out
T_15_25_sp4_v_t_37
T_12_25_sp4_h_l_0
T_12_25_lc_trk_g0_5
T_12_25_wire_logic_cluster/lc_1/in_0

T_15_27_wire_logic_cluster/lc_4/out
T_15_25_sp4_v_t_37
T_12_25_sp4_h_l_0
T_12_25_lc_trk_g0_5
T_12_25_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.aileronZ0Z_7
T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_8_8_sp12_h_l_0
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g0_6
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511_0Z0Z_3
T_2_14_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_7/in_0

T_2_14_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.pid_preregZ0Z_20
T_13_25_wire_logic_cluster/lc_5/out
T_13_24_sp4_v_t_42
T_10_24_sp4_h_l_7
T_11_24_lc_trk_g2_7
T_11_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_18
T_23_7_wire_logic_cluster/lc_6/out
T_23_6_sp4_v_t_44
T_22_10_lc_trk_g2_1
T_22_10_wire_logic_cluster/lc_0/in_1

T_23_7_wire_logic_cluster/lc_6/out
T_23_6_sp4_v_t_44
T_23_9_lc_trk_g1_4
T_23_9_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_7
T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_10_5_sp4_h_l_8
T_9_5_lc_trk_g1_0
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_7/out
T_7_8_sp12_h_l_1
T_12_8_lc_trk_g0_5
T_12_8_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.pid_preregZ0Z_8
T_13_24_wire_logic_cluster/lc_1/out
T_9_24_sp12_h_l_1
T_11_24_lc_trk_g0_6
T_11_24_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_1/out
T_9_24_sp12_h_l_1
T_11_24_lc_trk_g0_6
T_11_24_wire_logic_cluster/lc_2/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_21_sp12_v_t_22
T_13_9_sp12_v_t_22
T_13_0_span12_vert_17
T_13_6_sp4_v_t_36
T_12_10_lc_trk_g1_1
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

End 

Net : xy_kp_7
T_9_14_wire_logic_cluster/lc_6/out
T_0_14_sp12_h_l_0
T_1_14_sp4_h_l_3
T_0_14_sp4_v_t_44
T_0_16_lc_trk_g3_1
T_0_16_wire_mult/mult/B_7

T_9_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_37
T_11_11_sp4_h_l_0
T_15_11_sp4_h_l_0
T_19_11_sp4_h_l_3
T_23_11_sp4_h_l_6
T_25_11_lc_trk_g3_3
T_25_11_wire_mult/mult/B_7

End 

Net : pid_side.pid_preregZ0Z_20
T_16_6_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g3_5
T_15_5_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.N_458
T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_i_acummZ0Z_6
T_2_19_wire_logic_cluster/lc_2/out
T_3_15_sp4_v_t_40
T_2_16_lc_trk_g3_0
T_2_16_wire_logic_cluster/lc_6/in_1

T_2_19_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g2_2
T_2_19_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_19
T_22_10_wire_logic_cluster/lc_3/out
T_22_9_sp4_v_t_38
T_19_9_sp4_h_l_9
T_20_9_lc_trk_g2_1
T_20_9_input_2_1
T_20_9_wire_logic_cluster/lc_1/in_2

T_22_10_wire_logic_cluster/lc_3/out
T_22_9_sp4_v_t_38
T_19_9_sp4_h_l_9
T_20_9_lc_trk_g2_1
T_20_9_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_182_cascade_
T_14_17_wire_logic_cluster/lc_0/ltout
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.O_0_3
T_25_15_wire_mult/lc_3/out
T_25_11_sp4_v_t_43
T_22_11_sp4_h_l_0
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNIK3C61Z0Z_15
T_16_24_wire_logic_cluster/lc_7/out
T_15_24_sp4_h_l_6
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_0/in_1

T_16_24_wire_logic_cluster/lc_7/out
T_15_24_sp4_h_l_6
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_0
T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_wire_logic_cluster/lc_3/in_1

T_8_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_0
T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_input_2_3
T_8_5_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g1_7
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_7/in_0

End 

Net : xy_kp_1
T_9_14_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_47
T_6_16_sp4_h_l_10
T_2_16_sp4_h_l_6
T_0_16_sp4_h_l_30
T_0_16_lc_trk_g3_3
T_0_16_wire_mult/mult/B_1

T_9_14_wire_logic_cluster/lc_1/out
T_9_11_sp12_v_t_22
T_10_11_sp12_h_l_1
T_22_11_sp12_h_l_1
T_25_11_lc_trk_g1_1
T_25_11_wire_mult/mult/B_1

End 

Net : pid_side.error_i_regZ0Z_22
T_18_15_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_46
T_18_10_sp4_v_t_46
T_15_10_sp4_h_l_11
T_15_10_lc_trk_g0_6
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.pid_preregZ0Z_10
T_13_24_wire_logic_cluster/lc_3/out
T_11_24_sp4_h_l_3
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_11_24_sp4_h_l_3
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_13_3_sp12_v_t_22
T_13_8_sp4_v_t_40
T_12_10_lc_trk_g0_5
T_12_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_253_cascade_
T_18_11_wire_logic_cluster/lc_4/ltout
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIOOO02Z0Z_14
T_3_16_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g3_2
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

T_3_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_4
T_3_16_sp4_v_t_47
T_2_18_lc_trk_g2_2
T_2_18_input_2_6
T_2_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGFN02Z0Z_13
T_3_16_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g3_7
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

T_3_16_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g1_7
T_3_16_input_2_0
T_3_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_18
T_15_23_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_38
T_16_24_sp4_h_l_3
T_18_24_lc_trk_g3_6
T_18_24_wire_logic_cluster/lc_2/in_3

T_15_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.m28_2_03_0_0_cascade_
T_18_13_wire_logic_cluster/lc_1/ltout
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.m28_2_03_0_cascade_
T_18_13_wire_logic_cluster/lc_2/ltout
T_18_13_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_reg_esr_RNIR7E8_0Z0Z_3_cascade_
T_14_22_wire_logic_cluster/lc_6/ltout
T_14_22_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_1
T_9_2_wire_logic_cluster/lc_1/out
T_5_2_sp12_h_l_1
T_5_2_lc_trk_g1_2
T_5_2_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_0
T_9_2_wire_logic_cluster/lc_0/cout
T_9_2_wire_logic_cluster/lc_1/in_3

Net : xy_kp_5
T_9_14_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_36
T_7_16_sp4_h_l_1
T_3_16_sp4_h_l_4
T_0_16_sp4_h_l_18
T_0_16_lc_trk_g3_7
T_0_16_wire_mult/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_2_14_sp12_h_l_0
T_14_14_sp12_h_l_0
T_25_2_sp12_v_t_23
T_25_11_lc_trk_g3_7
T_25_11_wire_mult/lc_5/in_3

End 

Net : ppm_encoder_1.counterZ0Z_0
T_12_2_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_45
T_11_4_lc_trk_g2_0
T_11_4_wire_logic_cluster/lc_0/in_0

T_12_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_1/in_1

T_12_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g1_0
T_12_2_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un11lto30_i_a2_5_and
T_12_26_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_37
T_13_22_sp4_h_l_0
T_12_22_lc_trk_g0_0
T_12_22_wire_logic_cluster/lc_0/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_37
T_9_22_sp4_h_l_6
T_11_22_lc_trk_g2_3
T_11_22_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_regZ0Z_4
T_1_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.source_pid10lt4_0
T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.pid_preregZ0Z_1
T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_1/in_0

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_2/in_3

T_13_23_wire_logic_cluster/lc_2/out
T_13_13_sp12_v_t_23
T_13_11_sp4_v_t_47
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.pid_preregZ0Z_26
T_13_26_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g3_3
T_12_26_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.counter24_0_I_1_c_RNOZ0
T_11_4_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_37
T_10_1_lc_trk_g2_5
T_10_1_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511_0Z0Z_4
T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_2/in_1

T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.pid_preregZ0Z_9
T_13_24_wire_logic_cluster/lc_2/out
T_11_24_sp4_h_l_1
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_5/in_1

T_13_24_wire_logic_cluster/lc_2/out
T_11_24_sp4_h_l_1
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_1/in_1

T_13_24_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_44
T_13_17_sp4_v_t_37
T_13_13_sp4_v_t_45
T_13_9_sp4_v_t_41
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.m7_2_01
T_20_19_wire_logic_cluster/lc_4/out
T_21_19_lc_trk_g1_4
T_21_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_5_0
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.un1_pid_prereg_0_cry_12
T_13_24_wire_logic_cluster/lc_5/cout
T_13_24_wire_logic_cluster/lc_6/in_3

Net : pid_side.un1_pid_prereg_0_cry_11
T_16_5_wire_logic_cluster/lc_4/cout
T_16_5_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.counterZ0Z_1
T_12_2_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_47
T_11_4_lc_trk_g2_2
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

T_12_2_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g1_1
T_11_3_wire_logic_cluster/lc_1/in_3

T_12_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.pid_preregZ0Z_2
T_13_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_1/in_1

T_13_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_2/in_0

T_13_23_wire_logic_cluster/lc_3/out
T_13_22_sp12_v_t_22
T_13_10_sp12_v_t_22
T_14_10_sp12_h_l_1
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.pid_preregZ0Z_27
T_13_26_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g2_4
T_12_26_input_2_0
T_12_26_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.pid_preregZ0Z_3
T_13_23_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g1_4
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

T_13_23_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_2/in_1

T_13_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_36
T_14_17_sp4_v_t_44
T_14_13_sp4_v_t_37
T_14_9_sp4_v_t_38
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.pid_preregZ0Z_25
T_13_26_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g3_2
T_12_26_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_8
T_10_4_wire_logic_cluster/lc_5/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_7
T_3_6_sp4_h_l_7
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_6/in_0

T_10_4_wire_logic_cluster/lc_5/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_7
T_3_6_sp4_h_l_10
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_2/in_1

T_10_4_wire_logic_cluster/lc_5/out
T_10_3_sp4_v_t_42
T_7_3_sp4_h_l_1
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_2/in_1

T_10_4_wire_logic_cluster/lc_5/out
T_10_2_sp4_v_t_39
T_11_2_sp4_h_l_2
T_11_2_lc_trk_g0_7
T_11_2_input_2_5
T_11_2_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_4_15_0_
T_4_15_wire_logic_cluster/carry_in_mux/cout
T_4_15_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_pid_prereg_0
T_15_8_wire_logic_cluster/lc_0/out
T_15_4_sp4_v_t_37
T_16_4_sp4_h_l_0
T_16_4_lc_trk_g0_5
T_16_4_input_2_1
T_16_4_wire_logic_cluster/lc_1/in_2

T_15_8_wire_logic_cluster/lc_0/out
T_15_4_sp4_v_t_37
T_16_4_sp4_h_l_0
T_19_4_sp4_v_t_40
T_18_7_lc_trk_g3_0
T_18_7_wire_logic_cluster/lc_5/in_0

End 

Net : xy_kp_2
T_9_14_wire_logic_cluster/lc_2/out
T_9_4_sp12_v_t_23
T_0_16_sp12_h_l_4
T_0_16_lc_trk_g0_7
T_0_16_wire_mult/lc_2/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_45
T_11_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_19_11_sp4_h_l_2
T_23_11_sp4_h_l_2
T_25_11_lc_trk_g2_7
T_25_11_wire_mult/lc_2/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_8
T_4_7_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_2_7_sp4_h_l_7
T_6_7_sp4_h_l_7
T_9_7_sp4_v_t_42
T_9_8_lc_trk_g2_2
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.pid_preregZ0Z_28
T_13_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g3_5
T_12_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.pid_preregZ0Z_30
T_13_26_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g2_7
T_12_26_wire_logic_cluster/lc_7/in_0

T_13_26_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_38
T_10_23_sp4_h_l_3
T_11_23_lc_trk_g2_3
T_11_23_wire_logic_cluster/lc_2/in_1

T_13_26_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_38
T_13_19_sp4_v_t_43
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_3/in_1

T_13_26_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_38
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_6/in_0

T_13_26_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_38
T_13_19_sp4_v_t_43
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_7/in_1

T_13_26_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_38
T_13_19_sp4_v_t_43
T_12_22_lc_trk_g3_3
T_12_22_input_2_6
T_12_22_wire_logic_cluster/lc_6/in_2

T_13_26_wire_logic_cluster/lc_7/out
T_13_24_sp4_v_t_43
T_10_24_sp4_h_l_6
T_11_24_lc_trk_g2_6
T_11_24_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un11lto30_i_a2_6_and
T_12_26_wire_logic_cluster/lc_7/out
T_12_21_sp12_v_t_22
T_12_22_lc_trk_g2_6
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_12_26_wire_logic_cluster/lc_7/out
T_12_21_sp12_v_t_22
T_12_20_sp4_v_t_46
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_p_reg_esr_RNIIHEQ_0Z0Z_4_cascade_
T_20_8_wire_logic_cluster/lc_6/ltout
T_20_8_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_5Z0Z_16_cascade_
T_17_18_wire_logic_cluster/lc_1/ltout
T_17_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_54_i_1_cascade_
T_17_18_wire_logic_cluster/lc_0/ltout
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_reg_9_rn_0_16_cascade_
T_17_18_wire_logic_cluster/lc_2/ltout
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : xy_kp_4
T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp12_v_t_22
T_0_16_sp12_h_l_1
T_0_16_lc_trk_g1_2
T_0_16_wire_mult/lc_4/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp12_v_t_22
T_12_16_sp12_h_l_1
T_22_16_sp4_h_l_10
T_25_12_sp4_v_t_47
T_25_8_sp4_v_t_36
T_25_11_lc_trk_g1_4
T_25_11_wire_mult/lc_4/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIE4JO_0Z0Z_17
T_15_7_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g1_5
T_15_6_wire_logic_cluster/lc_4/in_0

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g1_5
T_15_7_wire_logic_cluster/lc_1/in_1

End 

Net : xy_kp_6
T_9_14_wire_logic_cluster/lc_5/out
T_1_14_sp12_h_l_1
T_1_14_sp4_h_l_0
T_0_14_sp4_v_t_43
T_0_16_lc_trk_g3_6
T_0_16_wire_mult/lc_6/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_7_sp12_v_t_22
T_10_7_sp12_h_l_1
T_20_7_sp4_h_l_10
T_23_7_sp4_v_t_47
T_24_11_sp4_h_l_10
T_25_11_lc_trk_g3_2
T_25_11_wire_mult/lc_6/in_3

End 

Net : pid_front.state_RNIM14NZ0Z_0
T_13_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_45
T_16_26_sp4_v_t_41
T_15_28_lc_trk_g0_4
T_15_28_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_47
T_13_26_sp4_v_t_36
T_14_26_sp4_h_l_1
T_16_26_lc_trk_g2_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_47
T_13_26_sp4_v_t_36
T_14_26_sp4_h_l_1
T_16_26_lc_trk_g2_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_47
T_14_26_sp4_h_l_4
T_17_26_sp4_v_t_44
T_17_27_lc_trk_g2_4
T_17_27_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_45
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_45
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_45
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_13_22_sp4_h_l_8
T_16_22_sp4_v_t_45
T_15_25_lc_trk_g3_5
T_15_25_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_47
T_13_26_sp4_v_t_36
T_13_27_lc_trk_g2_4
T_13_27_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_47
T_13_26_sp4_v_t_36
T_12_27_lc_trk_g2_4
T_12_27_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_47
T_13_26_sp4_v_t_36
T_12_27_lc_trk_g2_4
T_12_27_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_2
T_16_22_sp4_h_l_5
T_15_22_sp4_v_t_40
T_14_26_lc_trk_g1_5
T_14_26_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_12_22_sp4_h_l_2
T_16_22_sp4_h_l_5
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/s_r

T_13_22_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.N_763_0
T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_2
T_13_26_sp4_h_l_10
T_16_26_sp4_v_t_38
T_15_28_lc_trk_g1_3
T_15_28_wire_logic_cluster/lc_1/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_2
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_2
T_16_26_lc_trk_g0_2
T_16_26_wire_logic_cluster/lc_1/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_13_26_sp4_h_l_11
T_14_26_lc_trk_g3_3
T_14_26_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_39
T_14_23_sp4_v_t_47
T_11_27_sp4_h_l_10
T_15_27_sp4_h_l_6
T_17_27_lc_trk_g3_3
T_17_27_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_16_22_sp4_v_t_43
T_15_25_lc_trk_g3_3
T_15_25_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_39
T_14_23_sp4_v_t_47
T_11_27_sp4_h_l_10
T_12_27_lc_trk_g2_2
T_12_27_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_39
T_14_23_sp4_v_t_47
T_11_27_sp4_h_l_10
T_12_27_lc_trk_g2_2
T_12_27_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_39
T_14_23_sp4_v_t_47
T_13_27_lc_trk_g2_2
T_13_27_wire_logic_cluster/lc_2/cen

T_13_22_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_39
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_17_22_sp4_h_l_6
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_0/cen

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_sp4_h_l_3
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_2/cen

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_2
T_9_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_47
T_6_5_sp4_h_l_10
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_2_lc_trk_g0_7
T_7_2_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_2_lc_trk_g0_7
T_7_2_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_11_5_sp4_h_l_11
T_13_5_lc_trk_g2_6
T_13_5_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_input_2_4
T_9_6_wire_logic_cluster/lc_4/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_input_2_4
T_7_3_wire_logic_cluster/lc_4/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_input_2_6
T_7_3_wire_logic_cluster/lc_6/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_38
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_2_lc_trk_g0_7
T_7_2_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_2_lc_trk_g0_7
T_7_2_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_38
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_38
T_10_4_lc_trk_g3_6
T_10_4_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_38
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_38
T_10_4_lc_trk_g3_6
T_10_4_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_11_5_sp4_h_l_11
T_10_5_lc_trk_g1_3
T_10_5_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_11_5_sp4_h_l_11
T_10_5_lc_trk_g1_3
T_10_5_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_42
T_6_4_sp4_h_l_1
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_5/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g2_1
T_10_6_wire_logic_cluster/lc_1/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_11_5_sp4_h_l_11
T_10_5_lc_trk_g1_3
T_10_5_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_2382_i_cascade_
T_17_22_wire_logic_cluster/lc_1/ltout
T_17_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNIFM3D1Z0Z_10
T_17_22_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_i_regZ0Z_9
T_1_9_wire_logic_cluster/lc_5/out
T_0_9_sp4_h_l_2
T_3_9_sp4_v_t_39
T_3_13_sp4_v_t_39
T_2_17_lc_trk_g1_2
T_2_17_input_2_1
T_2_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_p_regZ0Z_6
T_1_21_wire_logic_cluster/lc_4/out
T_0_21_sp4_h_l_0
T_4_21_sp4_h_l_0
T_3_17_sp4_v_t_40
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_wire_logic_cluster/lc_3/in_0

T_1_21_wire_logic_cluster/lc_4/out
T_1_17_sp4_v_t_45
T_1_13_sp4_v_t_46
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511_0Z0Z_6
T_3_14_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g1_3
T_3_14_wire_logic_cluster/lc_0/in_0

T_3_14_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g1_3
T_3_14_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.pid_preregZ0Z_29
T_13_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g2_6
T_12_26_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_i_regZ0Z_20
T_16_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_10
T_16_17_sp4_v_t_47
T_15_21_lc_trk_g2_2
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_12
T_10_4_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_39
T_8_5_sp4_h_l_7
T_7_5_lc_trk_g1_7
T_7_5_input_2_2
T_7_5_wire_logic_cluster/lc_2/in_2

T_10_4_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_39
T_8_5_sp4_h_l_7
T_7_5_lc_trk_g1_7
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

T_10_4_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_39
T_8_5_sp4_h_l_7
T_7_1_sp4_v_t_42
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_6/in_3

T_10_4_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_39
T_8_5_sp4_h_l_7
T_11_5_sp4_v_t_42
T_11_9_lc_trk_g1_7
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_7
T_7_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_p_reg_esr_RNI1VTC1Z0Z_9_cascade_
T_18_9_wire_logic_cluster/lc_0/ltout
T_18_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_4_1_1_1
T_14_28_wire_logic_cluster/lc_3/out
T_14_28_sp4_h_l_11
T_16_28_lc_trk_g3_6
T_16_28_wire_logic_cluster/lc_4/in_1

End 

Net : xy_kp_0
T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_7_16_sp4_h_l_9
T_3_16_sp4_h_l_5
T_0_16_sp4_h_l_12
T_0_16_lc_trk_g2_1
T_0_16_wire_mult/lc_0/in_3

T_9_14_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_41
T_11_11_sp4_h_l_9
T_15_11_sp4_h_l_5
T_19_11_sp4_h_l_1
T_23_11_sp4_h_l_1
T_25_11_lc_trk_g3_4
T_25_11_wire_mult/lc_0/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_1
T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_10_5_sp4_h_l_4
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_37
T_10_0_span4_vert_45
T_10_3_lc_trk_g1_5
T_10_3_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_6_6_sp4_h_l_3
T_2_6_sp4_h_l_6
T_3_6_lc_trk_g3_6
T_3_6_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_6_5_sp4_h_l_4
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_36
T_10_8_sp4_h_l_1
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_36
T_6_4_sp4_h_l_7
T_2_4_sp4_h_l_3
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_10_5_sp4_h_l_4
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_5/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_10_5_sp4_h_l_4
T_10_5_lc_trk_g1_1
T_10_5_wire_logic_cluster/lc_0/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.N_2401_0_cascade_
T_15_28_wire_logic_cluster/lc_6/ltout
T_15_28_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_cry_1_c_RNI6K4BZ0Z1_cascade_
T_15_14_wire_logic_cluster/lc_4/ltout
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_111
T_15_14_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_47
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_0
T_15_19_wire_logic_cluster/lc_0/cout
T_15_19_wire_logic_cluster/lc_1/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_0_c_RNI9AGE
T_15_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_10
T_13_19_sp4_v_t_41
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_42
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp12_v_t_22
T_4_28_sp12_h_l_1
T_13_28_lc_trk_g1_5
T_13_28_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.pid_preregZ0Z_5
T_13_23_wire_logic_cluster/lc_6/out
T_12_23_sp4_h_l_4
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_3/in_0

T_13_23_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g1_6
T_13_22_wire_logic_cluster/lc_0/in_1

T_13_23_wire_logic_cluster/lc_6/out
T_12_23_sp4_h_l_4
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_2/in_3

T_13_23_wire_logic_cluster/lc_6/out
T_12_23_sp4_h_l_4
T_11_23_sp4_v_t_47
T_11_24_lc_trk_g3_7
T_11_24_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_i_regZ0Z_5
T_1_16_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g0_7
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_594_cascade_
T_17_13_wire_logic_cluster/lc_0/ltout
T_17_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_reg_9_sn_13_cascade_
T_17_13_wire_logic_cluster/lc_1/ltout
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_9_0_cascade_
T_13_28_wire_logic_cluster/lc_1/ltout
T_13_28_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIMRLTZ0Z_0
T_13_28_wire_logic_cluster/lc_2/out
T_13_18_sp12_v_t_23
T_13_23_lc_trk_g3_7
T_13_23_input_2_2
T_13_23_wire_logic_cluster/lc_2/in_2

End 

Net : drone_H_disp_side_0
T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_21_5_sp12_v_t_23
T_21_16_lc_trk_g2_3
T_21_16_input_2_3
T_21_16_wire_logic_cluster/lc_3/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_13_5_sp12_v_t_23
T_14_17_sp12_h_l_0
T_25_5_sp12_v_t_23
T_25_12_lc_trk_g2_3
T_25_12_wire_mult/lc_0/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_22_17_sp12_h_l_0
T_25_17_lc_trk_g1_0
T_25_17_wire_mult/lc_0/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_1
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_41
T_15_14_sp4_h_l_4
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_41
T_15_14_sp4_h_l_4
T_15_14_lc_trk_g0_1
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_36
T_15_13_sp4_h_l_1
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_2
T_4_7_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_36
T_4_5_lc_trk_g3_4
T_4_5_wire_logic_cluster/lc_1/in_0

T_4_7_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_36
T_4_0_span4_vert_41
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_p_reg_esr_RNIR7E8Z0Z_3_cascade_
T_14_22_wire_logic_cluster/lc_1/ltout
T_14_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_11
T_13_24_wire_logic_cluster/lc_4/cout
T_13_24_wire_logic_cluster/lc_5/in_3

Net : pid_alt.un1_reset_1_0_i
T_5_20_wire_logic_cluster/lc_2/out
T_6_20_sp4_h_l_4
T_10_20_sp4_h_l_7
T_13_16_sp4_v_t_36
T_13_20_sp4_v_t_36
T_13_21_lc_trk_g2_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_19_sp4_v_t_37
T_3_19_sp4_h_l_0
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_0
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_0
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_0
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_0
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_2/out
T_5_17_sp4_v_t_44
T_2_21_sp4_h_l_9
T_2_21_lc_trk_g0_4
T_2_21_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.pid_preregZ0Z_6
T_13_23_wire_logic_cluster/lc_7/out
T_12_23_sp4_h_l_6
T_11_23_lc_trk_g0_6
T_11_23_wire_logic_cluster/lc_3/in_1

T_13_23_wire_logic_cluster/lc_7/out
T_12_23_sp4_h_l_6
T_11_23_sp4_v_t_43
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/in_3

T_13_23_wire_logic_cluster/lc_7/out
T_13_18_sp12_v_t_22
T_13_6_sp12_v_t_22
T_13_9_sp4_v_t_42
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_17
T_15_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_3/in_1

T_15_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_regZ0Z_8
T_1_5_wire_logic_cluster/lc_0/out
T_1_3_sp4_v_t_45
T_1_7_sp4_v_t_45
T_2_11_sp4_h_l_2
T_5_11_sp4_v_t_42
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g2_2
T_4_17_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_1_3_sp4_v_t_45
T_1_7_sp4_v_t_45
T_2_11_sp4_h_l_2
T_5_11_sp4_v_t_42
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_1_3_sp4_v_t_45
T_1_7_sp4_v_t_45
T_2_11_sp4_h_l_2
T_5_11_sp4_v_t_42
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g2_2
T_4_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611Z0Z_8
T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_0/in_1

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_2
T_8_1_wire_logic_cluster/lc_2/out
T_8_1_sp4_h_l_9
T_11_1_sp4_v_t_44
T_10_3_lc_trk_g2_1
T_10_3_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_3
T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g1_4
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.un1_pid_prereg_0_axb_24
T_1_18_wire_logic_cluster/lc_6/out
T_1_16_sp4_v_t_41
T_2_16_sp4_h_l_9
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_370_1
T_16_22_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_46
T_13_21_sp4_h_l_11
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_7/out
T_14_22_sp4_h_l_11
T_13_22_sp4_v_t_46
T_12_25_lc_trk_g3_6
T_12_25_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.N_268_i_i
T_7_3_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_4/in_0

T_7_3_wire_logic_cluster/lc_7/out
T_5_3_sp12_h_l_1
T_9_3_lc_trk_g1_2
T_9_3_input_2_5
T_9_3_wire_logic_cluster/lc_5/in_2

T_7_3_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g3_7
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.pid_preregZ0Z_0
T_13_23_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g1_1
T_13_22_wire_logic_cluster/lc_1/in_3

T_13_23_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g1_1
T_13_22_wire_logic_cluster/lc_0/in_0

T_13_23_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_46
T_14_17_sp4_v_t_46
T_14_13_sp4_v_t_46
T_14_9_sp4_v_t_39
T_14_10_lc_trk_g2_7
T_14_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.pid_preregZ0Z_24
T_13_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g2_1
T_12_26_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_d_regZ0Z_21
T_24_23_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_36
T_21_22_sp4_h_l_7
T_17_22_sp4_h_l_10
T_16_22_lc_trk_g0_2
T_16_22_wire_logic_cluster/lc_7/in_1

T_24_23_wire_logic_cluster/lc_2/out
T_24_21_sp12_v_t_23
T_13_21_sp12_h_l_0
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_5/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_21_sp12_v_t_23
T_13_21_sp12_h_l_0
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_3/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_21_sp12_v_t_23
T_13_21_sp12_h_l_0
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_6/in_1

T_24_23_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_36
T_21_22_sp4_h_l_7
T_17_22_sp4_h_l_10
T_16_22_sp4_v_t_47
T_15_24_lc_trk_g0_1
T_15_24_wire_logic_cluster/lc_5/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_36
T_21_22_sp4_h_l_7
T_17_22_sp4_h_l_10
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_5/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_0/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_15_27_sp4_v_t_43
T_14_28_lc_trk_g3_3
T_14_28_wire_logic_cluster/lc_0/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_12_27_sp4_h_l_8
T_14_27_lc_trk_g3_5
T_14_27_input_2_0
T_14_27_wire_logic_cluster/lc_0/in_2

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_2/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_12_27_sp4_h_l_8
T_14_27_lc_trk_g3_5
T_14_27_wire_logic_cluster/lc_6/in_0

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_input_2_6
T_14_25_wire_logic_cluster/lc_6/in_2

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_15_23_sp4_v_t_38
T_12_27_sp4_h_l_8
T_14_27_lc_trk_g3_5
T_14_27_wire_logic_cluster/lc_3/in_1

T_24_23_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_36
T_21_22_sp4_h_l_7
T_17_22_sp4_h_l_10
T_16_22_lc_trk_g0_2
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_24_23_wire_logic_cluster/lc_2/out
T_24_22_sp4_v_t_36
T_21_22_sp4_h_l_7
T_17_22_sp4_h_l_10
T_16_22_lc_trk_g0_2
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_24_23_wire_logic_cluster/lc_2/out
T_24_23_sp4_h_l_9
T_20_23_sp4_h_l_9
T_16_23_sp4_h_l_9
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_regZ0Z_21
T_14_18_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_40
T_15_20_sp4_v_t_40
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : xy_kd_1
T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_2
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_19_sp4_v_t_38
T_25_23_sp4_v_t_46
T_25_24_lc_trk_g2_6
T_25_24_wire_mult/mult/B_1

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_2
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_15_sp4_v_t_41
T_25_16_lc_trk_g3_1
T_25_16_wire_mult/mult/B_1

End 

Net : pid_side.error_i_reg_9_rn_0_27_cascade_
T_15_12_wire_logic_cluster/lc_4/ltout
T_15_12_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_regZ0Z_8
T_2_10_wire_logic_cluster/lc_2/out
T_3_9_sp4_v_t_37
T_3_13_sp4_v_t_38
T_2_17_lc_trk_g1_3
T_2_17_input_2_0
T_2_17_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_10
T_8_9_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_45
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_10_5_sp4_v_t_43
T_10_6_lc_trk_g2_3
T_10_6_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_p_reg_esr_RNI76TK1_0Z0Z_5_cascade_
T_20_8_wire_logic_cluster/lc_1/ltout
T_20_8_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_i_i_0_14_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.N_264_i_i
T_4_6_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_44
T_5_3_sp4_h_l_9
T_9_3_sp4_h_l_0
T_9_3_lc_trk_g1_5
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_10
T_16_5_wire_logic_cluster/lc_3/cout
T_16_5_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.pulses2countZ0Z_2
T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_9
T_4_17_wire_logic_cluster/lc_6/out
T_4_17_lc_trk_g1_6
T_4_17_wire_logic_cluster/lc_7/in_0

T_4_17_wire_logic_cluster/lc_6/out
T_4_16_sp4_v_t_44
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_0/in_1

T_4_17_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_41
T_1_19_sp4_h_l_4
T_2_19_lc_trk_g3_4
T_2_19_input_2_5
T_2_19_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_3
T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g3_5
T_11_6_input_2_6
T_11_6_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511Z0Z_2
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_sp4_h_l_5
T_3_13_lc_trk_g2_0
T_3_13_wire_logic_cluster/lc_7/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_sp4_h_l_5
T_3_13_lc_trk_g2_0
T_3_13_input_2_6
T_3_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_p_regZ0Z_5
T_1_22_wire_logic_cluster/lc_3/out
T_1_18_sp4_v_t_43
T_0_18_sp4_h_l_30
T_1_14_sp4_v_t_37
T_2_14_sp4_h_l_5
T_3_14_lc_trk_g3_5
T_3_14_wire_logic_cluster/lc_1/in_1

T_1_22_wire_logic_cluster/lc_3/out
T_1_18_sp4_v_t_43
T_0_18_sp4_h_l_30
T_1_14_sp4_v_t_37
T_2_14_sp4_h_l_5
T_3_14_lc_trk_g3_5
T_3_14_input_2_6
T_3_14_wire_logic_cluster/lc_6/in_2

End 

Net : xy_ki_fast_1
T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_22_14_sp4_v_t_43
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_22_14_sp4_v_t_43
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_10_sp4_v_t_41
T_18_13_lc_trk_g1_1
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_47
T_13_16_sp4_h_l_3
T_12_12_sp4_v_t_38
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_22_14_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_10
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_22_14_sp4_v_t_36
T_21_18_lc_trk_g1_1
T_21_18_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_47
T_13_16_sp4_h_l_3
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_47
T_13_16_sp4_h_l_3
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_43
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_22_14_sp4_v_t_43
T_21_16_lc_trk_g0_6
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_18_14_sp4_v_t_47
T_18_18_lc_trk_g0_2
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_47
T_13_16_sp4_h_l_3
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_10
T_22_10_sp4_v_t_41
T_22_12_lc_trk_g3_4
T_22_12_wire_logic_cluster/lc_5/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511Z0Z_5
T_3_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g0_1
T_3_14_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_3
T_8_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_46
T_6_5_sp4_h_l_5
T_5_5_lc_trk_g0_5
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_7
T_11_3_sp4_v_t_42
T_10_6_lc_trk_g3_2
T_10_6_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_7
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : drone_H_disp_front_0
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp12_v_t_22
T_2_17_sp12_h_l_1
T_0_17_sp12_h_l_21
T_0_17_lc_trk_g1_6
T_0_17_wire_mult/lc_0/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_22_17_sp4_h_l_8
T_21_17_sp4_v_t_39
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_25_17_sp12_v_t_22
T_25_25_lc_trk_g2_1
T_25_25_wire_mult/lc_0/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_43
T_12_16_lc_trk_g0_6
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

T_13_18_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_43
T_12_16_lc_trk_g0_6
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_20_17_sp4_h_l_6
T_23_13_sp4_v_t_43
T_23_9_sp4_v_t_39
T_22_13_lc_trk_g1_2
T_22_13_input_2_5
T_22_13_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp12_v_t_22
T_14_17_sp12_h_l_1
T_22_17_sp4_h_l_8
T_21_17_sp4_v_t_39
T_21_18_lc_trk_g2_7
T_21_18_input_2_5
T_21_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_543
T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.m9_2_03_3_i_0_o2_2_cascade_
T_21_14_wire_logic_cluster/lc_3/ltout
T_21_14_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_626
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_4
T_2_15_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_44
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_3_12_sp4_v_t_45
T_3_13_lc_trk_g3_5
T_3_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_cry_1_0_c_RNINF5AZ0Z3_cascade_
T_14_20_wire_logic_cluster/lc_1/ltout
T_14_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_reg_9_1_26_cascade_
T_18_15_wire_logic_cluster/lc_2/ltout
T_18_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_228_cascade_
T_18_15_wire_logic_cluster/lc_1/ltout
T_18_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_6_0_12_cascade_
T_20_18_wire_logic_cluster/lc_3/ltout
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_302_cascade_
T_15_12_wire_logic_cluster/lc_1/ltout
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_2589_i_cascade_
T_18_9_wire_logic_cluster/lc_2/ltout
T_18_9_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNIRE1B1Z0Z_10
T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_1/in_1

T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.pid_preregZ0Z_17
T_13_25_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g3_2
T_12_24_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un11lto30_i_a2_3_and
T_12_24_wire_logic_cluster/lc_1/out
T_12_22_sp4_v_t_47
T_9_22_sp4_h_l_10
T_11_22_lc_trk_g2_7
T_11_22_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_42
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_10
T_13_24_wire_logic_cluster/lc_3/cout
T_13_24_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.aileronZ0Z_9
T_8_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_8
T_6_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_17
T_17_6_wire_logic_cluster/lc_4/out
T_17_6_lc_trk_g2_4
T_17_6_wire_logic_cluster/lc_3/in_1

T_17_6_wire_logic_cluster/lc_4/out
T_16_6_sp4_h_l_0
T_15_6_sp4_v_t_43
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_9
T_10_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_5
T_7_3_lc_trk_g0_5
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

T_10_3_wire_logic_cluster/lc_4/out
T_11_3_sp4_h_l_8
T_7_3_sp4_h_l_8
T_6_3_sp4_v_t_39
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_1/in_0

T_10_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_5
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_4/in_1

T_10_3_wire_logic_cluster/lc_4/out
T_3_3_sp12_h_l_0
T_10_3_sp4_h_l_9
T_6_3_sp4_h_l_0
T_5_3_sp4_v_t_37
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_0/in_3

End 

Net : xy_ki_fast_0
T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_2/in_3

T_21_16_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_42
T_18_13_sp4_h_l_1
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_21_13_sp12_v_t_22
T_10_13_sp12_h_l_1
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_3/in_3

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_2/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_17_16_sp12_h_l_1
T_5_16_sp12_h_l_1
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_4/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_0/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_17_16_sp12_h_l_1
T_5_16_sp12_h_l_1
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_45
T_14_18_sp4_v_t_45
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_4/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_45
T_14_18_sp4_v_t_45
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_5/in_3

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_6/in_3

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_45
T_14_18_sp4_v_t_45
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_0/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_45
T_14_18_sp4_v_t_45
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_4/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_17_16_sp12_h_l_1
T_5_16_sp12_h_l_1
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_18_sp4_h_l_11
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_5
T_15_14_sp4_h_l_8
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_0/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g3_1
T_21_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side_N_492
T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_22_12_sp4_h_l_7
T_21_12_sp4_v_t_42
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_22_12_sp4_h_l_7
T_21_12_sp4_v_t_42
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_42
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_22_12_sp4_h_l_7
T_21_12_sp4_v_t_42
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_7
T_13_16_sp4_v_t_42
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_1/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_16_12_sp4_h_l_1
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_12_14_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_22_12_sp4_h_l_7
T_21_12_sp4_v_t_42
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_42
T_18_20_sp4_h_l_7
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_2/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_19_14_sp4_v_t_44
T_19_18_sp4_v_t_40
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_12_14_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_12_14_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_12_14_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_3/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_15_14_sp4_v_t_38
T_15_16_lc_trk_g2_3
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_12_14_sp4_h_l_9
T_15_14_sp4_v_t_39
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_12_14_sp4_h_l_9
T_15_14_sp4_v_t_39
T_15_18_sp4_v_t_47
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_3/in_0

End 

Net : xy_ki_fast_2
T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_17_12_sp4_h_l_4
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_1/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_21_13_sp4_v_t_38
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_6/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_21_13_sp4_v_t_38
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_21_13_sp4_v_t_38
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_1/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_21_13_sp4_v_t_38
T_18_17_sp4_h_l_8
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_11
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_11
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_11
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_21_13_sp4_v_t_38
T_18_17_sp4_h_l_8
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_11
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_17_16_sp4_h_l_10
T_20_16_sp4_v_t_47
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_16_sp4_h_l_11
T_18_16_lc_trk_g3_6
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_17_16_sp4_h_l_10
T_20_16_sp4_v_t_47
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511_0Z0Z_5
T_3_14_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g0_6
T_3_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.g0_3_2_cascade_
T_20_10_wire_logic_cluster/lc_2/ltout
T_20_10_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_reg_esr_RNI2OIO_3Z0Z_13
T_20_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g1_0
T_20_10_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.pid_preregZ0Z_19
T_13_25_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g3_4
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.pid_preregZ0Z_4
T_13_23_wire_logic_cluster/lc_5/out
T_12_23_sp4_h_l_2
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_3/in_3

T_13_23_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g0_5
T_13_22_wire_logic_cluster/lc_0/in_3

T_13_23_wire_logic_cluster/lc_5/out
T_12_23_sp4_h_l_2
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_2/in_0

T_13_23_wire_logic_cluster/lc_5/out
T_13_23_sp12_h_l_1
T_12_11_sp12_v_t_22
T_12_10_sp4_v_t_46
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.pid_preregZ0Z_18
T_13_25_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_1
T_11_4_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_20
T_16_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_6
T_16_23_sp4_v_t_37
T_15_27_lc_trk_g1_0
T_15_27_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_6
T_16_23_sp4_v_t_37
T_15_27_lc_trk_g1_0
T_15_27_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_regZ0Z_5
T_1_6_wire_logic_cluster/lc_5/out
T_0_6_sp4_h_l_2
T_3_6_sp4_v_t_42
T_3_10_sp4_v_t_47
T_3_14_lc_trk_g1_2
T_3_14_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_0_6_sp4_h_l_2
T_3_6_sp4_v_t_42
T_3_10_sp4_v_t_47
T_3_14_lc_trk_g1_2
T_3_14_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_0_6_sp4_h_l_2
T_3_6_sp4_v_t_42
T_3_10_sp4_v_t_47
T_3_14_lc_trk_g1_2
T_3_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_450_cascade_
T_17_19_wire_logic_cluster/lc_2/ltout
T_17_19_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.m19_2_03_0_1
T_17_19_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.m24_2_03_0_0_cascade_
T_16_17_wire_logic_cluster/lc_3/ltout
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_314_cascade_
T_16_17_wire_logic_cluster/lc_2/ltout
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_regZ0Z_9
T_1_7_wire_logic_cluster/lc_2/out
T_1_5_sp12_v_t_23
T_1_17_sp12_v_t_23
T_1_18_lc_trk_g2_7
T_1_18_wire_logic_cluster/lc_4/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_1_5_sp12_v_t_23
T_2_17_sp12_h_l_0
T_4_17_lc_trk_g1_7
T_4_17_wire_logic_cluster/lc_1/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_1_5_sp12_v_t_23
T_2_17_sp12_h_l_0
T_4_17_lc_trk_g1_7
T_4_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611Z0Z_9
T_1_18_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g1_4
T_1_18_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.source_pid_9_i_0_o3_0_11
T_13_5_wire_logic_cluster/lc_3/out
T_14_4_lc_trk_g3_3
T_14_4_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_12_1
T_9_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_6
T_13_3_sp4_v_t_37
T_13_5_lc_trk_g2_0
T_13_5_input_2_6
T_13_5_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_12
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_11
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_10_9_lc_trk_g1_4
T_10_9_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_i_regZ0Z_22
T_15_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_42
T_16_18_sp4_v_t_38
T_15_21_lc_trk_g2_6
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_regZ0Z_7
T_1_6_wire_logic_cluster/lc_7/out
T_1_6_sp4_h_l_3
T_4_6_sp4_v_t_45
T_4_10_sp4_v_t_46
T_5_14_sp4_h_l_11
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_sp4_h_l_3
T_4_6_sp4_v_t_45
T_4_10_sp4_v_t_46
T_5_14_sp4_h_l_11
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_sp4_h_l_3
T_4_6_sp4_v_t_45
T_4_10_sp4_v_t_46
T_5_14_sp4_h_l_11
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_9
T_4_4_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_45
T_5_2_sp4_h_l_8
T_9_2_sp4_h_l_11
T_11_2_lc_trk_g2_6
T_11_2_input_2_6
T_11_2_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611_0Z0Z_7
T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.counter24_0_I_27_c_RNOZ0
T_11_2_wire_logic_cluster/lc_6/out
T_10_1_lc_trk_g3_6
T_10_1_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIQHN6Z0Z_1_cascade_
T_12_27_wire_logic_cluster/lc_1/ltout
T_12_27_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_9
T_9_9_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_47
T_6_7_sp4_h_l_10
T_5_7_lc_trk_g0_2
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_42
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/in_3

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_regZ0Z_23
T_18_11_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_45
T_16_10_sp4_h_l_2
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_9
T_16_5_wire_logic_cluster/lc_2/cout
T_16_5_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_regZ0Z_10
T_1_5_wire_logic_cluster/lc_2/out
T_1_3_sp12_v_t_23
T_1_15_sp12_v_t_23
T_1_17_lc_trk_g2_4
T_1_17_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_3_sp12_v_t_23
T_1_15_sp12_v_t_23
T_1_17_lc_trk_g2_4
T_1_17_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_3_sp12_v_t_23
T_1_8_lc_trk_g2_7
T_1_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHM_0Z0Z_10
T_1_17_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_7/in_1

T_1_17_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_515_cascade_
T_17_19_wire_logic_cluster/lc_1/ltout
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_2
T_9_2_wire_logic_cluster/lc_2/out
T_10_3_lc_trk_g3_2
T_10_3_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_1
T_9_2_wire_logic_cluster/lc_1/cout
T_9_2_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_p_reg_esr_RNI6B6FZ0Z_6_cascade_
T_13_27_wire_logic_cluster/lc_1/ltout
T_13_27_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_regZ0Z_20
T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_7/in_3

T_15_27_wire_logic_cluster/lc_7/out
T_15_27_lc_trk_g1_7
T_15_27_wire_logic_cluster/lc_6/in_0

T_15_27_wire_logic_cluster/lc_7/out
T_15_27_lc_trk_g1_7
T_15_27_wire_logic_cluster/lc_4/in_0

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_5/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_3/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_6/in_0

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_5/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_5/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_4/in_0

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_0/in_0

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_13_25_sp4_h_l_7
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_0/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_13_25_sp4_h_l_7
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_2/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_16_25_sp4_v_t_42
T_13_25_sp4_h_l_7
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_6/in_3

T_15_27_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g0_7
T_14_28_wire_logic_cluster/lc_0/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_14_27_lc_trk_g2_7
T_14_27_wire_logic_cluster/lc_0/in_1

T_15_27_wire_logic_cluster/lc_7/out
T_14_27_lc_trk_g2_7
T_14_27_input_2_3
T_14_27_wire_logic_cluster/lc_3/in_2

T_15_27_wire_logic_cluster/lc_7/out
T_14_27_lc_trk_g2_7
T_14_27_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.pid_preregZ0Z_13
T_13_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_3/in_0

T_13_24_wire_logic_cluster/lc_6/out
T_12_24_sp4_h_l_4
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_2/in_3

T_13_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_6/out
T_13_22_sp4_v_t_41
T_10_22_sp4_h_l_10
T_12_22_lc_trk_g2_7
T_12_22_input_2_7
T_12_22_wire_logic_cluster/lc_7/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_22_sp4_v_t_41
T_10_22_sp4_h_l_10
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un11lto30_i_a2_2_and
T_12_24_wire_logic_cluster/lc_3/out
T_12_20_sp4_v_t_43
T_11_22_lc_trk_g0_6
T_11_22_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_10
T_1_8_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_15
T_1_8_sp12_v_t_23
T_1_17_lc_trk_g3_7
T_1_17_wire_logic_cluster/lc_5/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_15
T_1_8_sp12_v_t_23
T_1_17_lc_trk_g3_7
T_1_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_5
T_11_5_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_36
T_11_0_span4_vert_12
T_11_1_lc_trk_g0_4
T_11_1_input_2_0
T_11_1_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_4
T_11_5_wire_logic_cluster/lc_2/out
T_11_2_sp4_v_t_44
T_11_0_span4_vert_20
T_11_1_lc_trk_g1_4
T_11_1_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_9
T_13_24_wire_logic_cluster/lc_2/cout
T_13_24_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.counter24_0_I_15_c_RNOZ0
T_11_1_wire_logic_cluster/lc_0/out
T_10_1_lc_trk_g3_0
T_10_1_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_p_regZ0Z_7
T_1_22_wire_logic_cluster/lc_5/out
T_1_18_sp4_v_t_47
T_2_18_sp4_h_l_10
T_5_14_sp4_v_t_47
T_6_14_sp4_h_l_10
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_6/in_3

T_1_22_wire_logic_cluster/lc_5/out
T_1_18_sp4_v_t_47
T_2_18_sp4_h_l_10
T_5_14_sp4_v_t_47
T_6_14_sp4_h_l_10
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_6
T_4_16_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_wire_logic_cluster/lc_7/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_8_sp12_v_t_23
T_4_20_lc_trk_g2_0
T_4_20_wire_logic_cluster/lc_5/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_40
T_1_19_sp4_h_l_5
T_2_19_lc_trk_g2_5
T_2_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_225_cascade_
T_21_17_wire_logic_cluster/lc_2/ltout
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.m25_2_03_0_2_cascade_
T_21_17_wire_logic_cluster/lc_3/ltout
T_21_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.pid_preregZ0Z_15
T_13_25_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g3_0
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

T_13_25_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g3_0
T_12_24_input_2_5
T_12_24_wire_logic_cluster/lc_5/in_2

T_13_25_wire_logic_cluster/lc_0/out
T_13_21_sp4_v_t_37
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.pid_preregZ0Z_14
T_12_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_44
T_12_22_lc_trk_g0_2
T_12_22_wire_logic_cluster/lc_1/in_3

T_12_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_regZ0Z_15
T_1_5_wire_logic_cluster/lc_7/out
T_1_4_sp4_v_t_46
T_1_8_sp4_v_t_39
T_1_12_sp4_v_t_47
T_2_16_sp4_h_l_4
T_5_16_sp4_v_t_41
T_5_20_lc_trk_g1_4
T_5_20_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_1_4_sp4_v_t_46
T_1_8_sp4_v_t_39
T_1_12_sp4_v_t_47
T_2_16_sp4_h_l_4
T_3_16_lc_trk_g2_4
T_3_16_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_1_4_sp4_v_t_46
T_1_8_sp4_v_t_39
T_1_12_sp4_v_t_47
T_2_16_sp4_h_l_4
T_5_16_sp4_v_t_41
T_5_20_lc_trk_g1_4
T_5_20_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.g0_2_0_cascade_
T_21_10_wire_logic_cluster/lc_3/ltout
T_21_10_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHMZ0Z_15
T_5_20_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_45
T_2_18_sp4_h_l_2
T_1_18_sp4_v_t_39
T_1_19_lc_trk_g3_7
T_1_19_wire_logic_cluster/lc_5/in_3

T_5_20_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_45
T_2_18_sp4_h_l_2
T_2_18_lc_trk_g0_7
T_2_18_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_0
T_11_3_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_43
T_8_5_sp4_h_l_11
T_8_5_lc_trk_g1_6
T_8_5_input_2_1
T_8_5_wire_logic_cluster/lc_1/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_47
T_9_6_sp4_h_l_10
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_13
T_4_14_wire_logic_cluster/lc_6/cout
T_4_14_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.throttleZ0Z_10
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_4_sp4_v_t_42
T_7_7_lc_trk_g0_2
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_4_sp4_v_t_42
T_8_4_sp4_h_l_0
T_11_0_span4_vert_43
T_10_3_lc_trk_g3_3
T_10_3_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.un1_error_i_acumm_prereg_cry_0
T_2_16_wire_logic_cluster/lc_0/cout
T_2_16_wire_logic_cluster/lc_1/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_2
T_2_16_wire_logic_cluster/lc_2/cout
T_2_16_wire_logic_cluster/lc_3/in_3

Net : pid_alt.un1_error_i_acumm_prereg_cry_1
T_2_16_wire_logic_cluster/lc_1/cout
T_2_16_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_i_acumm_esr_RNI0VF91Z0Z_3
T_2_16_wire_logic_cluster/lc_3/out
T_3_13_sp4_v_t_47
T_4_13_sp4_h_l_10
T_4_13_lc_trk_g1_7
T_4_13_input_2_4
T_4_13_wire_logic_cluster/lc_4/in_2

T_2_16_wire_logic_cluster/lc_3/out
T_3_15_sp4_v_t_39
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_7/in_3

T_2_16_wire_logic_cluster/lc_3/out
T_3_12_sp4_v_t_42
T_3_13_lc_trk_g3_2
T_3_13_input_2_7
T_3_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_i_acumm_esr_RNITQE91Z0Z_2
T_2_16_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_44
T_3_13_sp4_h_l_9
T_4_13_lc_trk_g2_1
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_3_15_sp4_v_t_37
T_3_19_lc_trk_g1_0
T_3_19_wire_logic_cluster/lc_6/in_3

T_2_16_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_41
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_i_acumm_esr_RNIQMD91Z0Z_1
T_2_16_wire_logic_cluster/lc_1/out
T_3_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_4_13_lc_trk_g1_3
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

T_2_16_wire_logic_cluster/lc_1/out
T_2_16_sp4_h_l_7
T_5_16_sp4_v_t_37
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_0/in_3

T_2_16_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_39
T_1_14_lc_trk_g0_2
T_1_14_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.pid_preregZ0Z_16
T_13_25_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_0
T_11_5_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g1_0
T_11_4_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un11lto30_i_a2_5_and_cascade_
T_15_5_wire_logic_cluster/lc_0/ltout
T_15_5_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIAHDKZ0Z_0
T_13_28_wire_logic_cluster/lc_4/out
T_13_26_sp4_v_t_37
T_13_22_sp4_v_t_38
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_acummZ0Z_8
T_2_19_wire_logic_cluster/lc_4/out
T_2_15_sp4_v_t_45
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_0/in_1

T_2_19_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_d_reg_prevZ0Z_16
T_15_25_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g2_7
T_15_25_wire_logic_cluster/lc_6/in_1

T_15_25_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g2_7
T_15_25_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_p_reg_esr_RNIOI4PZ0Z_0_cascade_
T_1_14_wire_logic_cluster/lc_1/ltout
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side_N_235
T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_14_13_sp12_v_t_23
T_14_18_lc_trk_g2_7
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_18_13_wire_logic_cluster/lc_0/out
T_15_13_sp12_h_l_0
T_14_13_sp12_v_t_23
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_36
T_16_9_sp4_h_l_7
T_15_9_sp4_v_t_42
T_15_12_lc_trk_g1_2
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side_N_382_4
T_14_13_wire_logic_cluster/lc_0/out
T_14_9_sp12_v_t_23
T_15_21_sp12_h_l_0
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.N_382_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_64
T_17_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_4
T_20_21_sp4_h_l_0
T_19_21_sp4_v_t_43
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_2/cen

T_17_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_4
T_20_21_sp4_h_l_0
T_19_21_sp4_v_t_43
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_2/cen

T_17_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_4
T_20_21_sp4_h_l_0
T_19_21_sp4_v_t_43
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_2/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_38
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_38
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_38
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_13_21_sp4_h_l_9
T_16_17_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_13_21_sp4_h_l_4
T_9_21_sp4_h_l_7
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_17_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_9
T_18_17_sp4_v_t_38
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

End 

Net : xy_ki_fast_fast_3
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_19_13_sp4_h_l_7
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_8
T_16_5_wire_logic_cluster/lc_1/cout
T_16_5_wire_logic_cluster/lc_2/in_3

Net : pid_side.N_175_cascade_
T_15_5_wire_logic_cluster/lc_1/ltout
T_15_5_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_0
T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_13_19_sp4_v_t_39
T_13_23_lc_trk_g1_2
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_8
T_13_19_sp4_v_t_39
T_13_23_sp4_v_t_40
T_13_27_sp4_v_t_36
T_13_28_lc_trk_g2_4
T_13_28_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.N_342_cascade_
T_13_4_wire_logic_cluster/lc_2/ltout
T_13_4_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_277
T_15_5_wire_logic_cluster/lc_2/out
T_15_4_sp4_v_t_36
T_12_4_sp4_h_l_1
T_13_4_lc_trk_g2_1
T_13_4_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_2/out
T_13_5_sp4_h_l_1
T_12_5_lc_trk_g0_1
T_12_5_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_2/out
T_13_5_sp4_h_l_1
T_12_5_lc_trk_g0_1
T_12_5_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.m4_2_01_cascade_
T_15_14_wire_logic_cluster/lc_0/ltout
T_15_14_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_426_cascade_
T_20_19_wire_logic_cluster/lc_3/ltout
T_20_19_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.reset_isoZ0
T_11_12_wire_logic_cluster/lc_5/out
T_11_5_sp12_v_t_22
T_11_17_sp12_v_t_22
T_12_29_sp12_h_l_1
T_16_29_sp4_h_l_4
T_19_29_sp4_v_t_44
T_19_31_lc_trk_g0_1
T_19_31_wire_gbuf/in

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611_0Z0Z_9
T_4_17_wire_logic_cluster/lc_1/out
T_4_17_lc_trk_g3_1
T_4_17_wire_logic_cluster/lc_0/in_0

End 

Net : reset_module_System_reset_iso_g
T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_glb2local_0
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_glb2local_3
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_23_glb2local_0
T_14_23_lc_trk_g0_4
T_14_23_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_5_glb2local_1
T_13_5_lc_trk_g0_5
T_13_5_wire_logic_cluster/lc_0/in_1

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_25_glb2local_3
T_7_25_lc_trk_g0_7
T_7_25_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_glb2local_0
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_5_glb2local_0
T_10_5_lc_trk_g0_4
T_10_5_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_20_glb2local_3
T_8_20_lc_trk_g0_7
T_8_20_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_glb2local_1
T_5_20_lc_trk_g0_5
T_5_20_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_glb2local_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_1_glb2local_2
T_7_1_lc_trk_g0_6
T_7_1_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_glb2local_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_5/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_16_glb2local_0
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_glb2local_3
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_glb2local_2
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_glb2local_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_glb2local_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_4/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_glb2local_0
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_glb2local_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_6/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_glb2local_0
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_glb2local_3
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_glb2local_0
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_glb2local_0
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_8_glb2local_0
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_5_glb2local_0
T_10_5_lc_trk_g0_4
T_10_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_5_glb2local_0
T_10_5_lc_trk_g0_4
T_10_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_1_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_1_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_1_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_1_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_1_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_1_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_3_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_2_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_1_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.source_xy_ki_1_sqmuxa_0
T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_18_12_sp4_v_t_38
T_18_8_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_18_12_sp4_v_t_38
T_18_8_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_18_12_sp4_v_t_38
T_18_8_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_18_12_sp4_v_t_38
T_18_8_sp4_v_t_43
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_15_12_sp4_h_l_3
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_8_20_sp12_h_l_1
T_18_20_sp4_h_l_10
T_21_16_sp4_v_t_47
T_21_12_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_43
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_43
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_43
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_11
T_12_20_sp4_h_l_7
T_16_20_sp4_h_l_3
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_10_20_wire_logic_cluster/lc_7/out
T_8_20_sp12_h_l_1
T_18_20_sp4_h_l_10
T_21_16_sp4_v_t_47
T_22_16_sp4_h_l_3
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_20_14_sp4_h_l_6
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_12_14_sp4_h_l_3
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_11_17_sp4_h_l_3
T_14_13_sp4_v_t_44
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_3
T_19_17_sp4_h_l_11
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_4/cen

End 

Net : pid_alt.error_p_regZ0Z_4
T_1_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g0_7
T_1_13_wire_logic_cluster/lc_6/in_1

T_1_13_wire_logic_cluster/lc_7/out
T_0_13_sp12_h_l_2
T_3_13_lc_trk_g1_2
T_3_13_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.pulses2count_9_0_0_1
T_4_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g0_7
T_4_2_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_1_1
T_4_2_wire_logic_cluster/lc_6/out
T_4_1_sp4_v_t_44
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.pulses2count_9_0_3_1
T_4_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_4
T_9_4_sp4_h_l_0
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_2608_0_0_0_cascade_
T_21_10_wire_logic_cluster/lc_2/ltout
T_21_10_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_8
T_13_24_wire_logic_cluster/lc_1/cout
T_13_24_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIGDHM_0Z0Z_11
T_1_17_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g3_1
T_1_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.state_RNIFCSD1Z0Z_0
T_9_21_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_43
T_9_15_sp4_v_t_39
T_9_11_sp4_v_t_47
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.N_933_0_g
T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_5_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_7_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_7_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_5/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_5/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_5/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_12_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_12_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_6/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_6/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_6/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_16_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_d_regZ0Z_11
T_1_6_wire_logic_cluster/lc_4/out
T_2_6_sp12_h_l_0
T_1_6_sp12_v_t_23
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_2_6_sp12_h_l_0
T_1_6_sp12_v_t_23
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_2_6_sp12_h_l_0
T_1_6_sp12_v_t_23
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.N_933_0
T_9_12_wire_logic_cluster/lc_3/out
T_9_3_sp12_v_t_22
T_10_3_sp12_h_l_1
T_16_3_sp4_h_l_6
T_19_0_span4_vert_30
T_19_0_lc_trk_g1_6
T_19_0_wire_gbuf/in

End 

Net : pid_side.g0_1_0
T_22_10_wire_logic_cluster/lc_6/out
T_20_10_sp4_h_l_9
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_12
T_4_14_wire_logic_cluster/lc_5/cout
T_4_14_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_7
T_10_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_38
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_5/in_1

T_10_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_38
T_9_5_lc_trk_g2_6
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_10_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_38
T_7_2_sp4_h_l_9
T_7_2_lc_trk_g0_4
T_7_2_input_2_4
T_7_2_wire_logic_cluster/lc_4/in_2

T_10_3_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g2_3
T_11_2_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.pid_preregZ0Z_12
T_13_24_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_3/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_13_20_sp4_v_t_47
T_13_22_lc_trk_g2_2
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_13_24_wire_logic_cluster/lc_5/out
T_13_20_sp4_v_t_47
T_12_22_lc_trk_g0_1
T_12_22_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.error_p_reg_esr_RNIBG6FZ0Z_7_cascade_
T_12_23_wire_logic_cluster/lc_3/ltout
T_12_23_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_6
T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_3/in_0

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.stateZ0Z_0
T_17_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_1
T_10_15_sp4_v_t_36
T_10_19_sp4_v_t_41
T_9_21_lc_trk_g1_4
T_9_21_input_2_7
T_9_21_wire_logic_cluster/lc_7/in_2

T_17_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_1
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_43
T_14_23_lc_trk_g0_6
T_14_23_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_1
T_11_15_sp4_h_l_1
T_7_15_sp4_h_l_1
T_6_15_sp4_v_t_36
T_5_16_lc_trk_g2_4
T_5_16_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNITF511_0Z0Z_1_cascade_
T_2_13_wire_logic_cluster/lc_5/ltout
T_2_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_p_regZ0Z_8
T_1_22_wire_logic_cluster/lc_6/out
T_2_21_sp4_v_t_45
T_3_21_sp4_h_l_8
T_6_17_sp4_v_t_39
T_6_13_sp4_v_t_39
T_5_14_lc_trk_g2_7
T_5_14_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_2_21_sp4_v_t_45
T_2_17_sp4_v_t_41
T_3_17_sp4_h_l_9
T_4_17_lc_trk_g2_1
T_4_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.N_596_cascade_
T_13_19_wire_logic_cluster/lc_1/ltout
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611_0Z0Z_8
T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611Z0Z_7
T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_i_acummZ0Z_9
T_2_19_wire_logic_cluster/lc_5/out
T_2_15_sp4_v_t_47
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_1/in_1

T_2_19_wire_logic_cluster/lc_5/out
T_2_15_sp4_v_t_47
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_regZ0Z_21
T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_17_12_sp4_h_l_1
T_16_8_sp4_v_t_43
T_16_9_lc_trk_g2_3
T_16_9_wire_logic_cluster/lc_0/in_1

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_1/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp4_v_t_42
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_36
T_17_7_sp4_h_l_1
T_17_7_lc_trk_g1_4
T_17_7_wire_logic_cluster/lc_2/in_1

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_0/in_1

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_5/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_20_8_sp4_v_t_47
T_17_8_sp4_h_l_10
T_16_8_lc_trk_g1_2
T_16_8_wire_logic_cluster/lc_5/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_14_11_lc_trk_g0_5
T_14_11_input_2_3
T_14_11_wire_logic_cluster/lc_3/in_2

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_17_12_sp4_h_l_1
T_16_8_sp4_v_t_43
T_16_9_lc_trk_g2_3
T_16_9_input_2_5
T_16_9_wire_logic_cluster/lc_5/in_2

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_20_8_sp4_v_t_47
T_17_8_sp4_h_l_10
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_4/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp4_v_t_42
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_36
T_17_7_sp4_h_l_1
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_6/in_1

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_20_8_sp4_v_t_47
T_17_8_sp4_h_l_10
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_2/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_20_8_sp4_v_t_47
T_17_8_sp4_h_l_10
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_0/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp4_v_t_42
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_36
T_17_7_sp4_h_l_1
T_17_7_lc_trk_g1_4
T_17_7_wire_logic_cluster/lc_5/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp4_v_t_42
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_36
T_17_7_sp4_h_l_1
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_7/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_11_sp4_v_t_42
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_36
T_17_7_sp4_h_l_1
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_3/in_0

T_24_14_wire_logic_cluster/lc_1/out
T_24_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_20_8_sp4_v_t_47
T_17_8_sp4_h_l_4
T_18_8_lc_trk_g2_4
T_18_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_370_1
T_16_9_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_7
T_16_5_wire_logic_cluster/lc_0/cout
T_16_5_wire_logic_cluster/lc_1/in_3

Net : pid_side.N_626
T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.state_ns_0_0
T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_16_sp4_v_t_43
T_21_16_sp4_h_l_11
T_17_16_sp4_h_l_7
T_20_16_sp4_v_t_42
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_7
T_13_18_sp4_h_l_3
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_7
T_13_18_sp4_h_l_3
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_7
T_13_18_sp4_h_l_3
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_16_sp4_v_t_43
T_17_16_sp4_h_l_6
T_16_16_sp4_v_t_43
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_11
T_13_20_sp4_h_l_2
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_2/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_16_sp4_v_t_43
T_21_16_sp4_h_l_11
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_2/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_16_sp4_v_t_43
T_21_16_sp4_h_l_11
T_17_16_sp4_h_l_7
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_7
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_6/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_9_14_sp12_h_l_0
T_20_14_sp12_v_t_23
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_11
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_12_17_sp4_h_l_3
T_16_17_sp4_h_l_11
T_12_17_sp4_h_l_7
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_12_17_sp4_h_l_3
T_16_17_sp4_h_l_11
T_12_17_sp4_h_l_7
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_12_17_sp4_h_l_3
T_16_17_sp4_h_l_11
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_12_17_sp4_h_l_3
T_16_17_sp4_h_l_11
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_43
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_43
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_16_17_sp4_h_l_6
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/cen

T_14_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_4/cen

End 

Net : ppm_encoder_1.aileronZ0Z_12
T_8_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_input_2_3
T_9_7_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_40
T_9_6_sp4_h_l_5
T_11_6_lc_trk_g3_0
T_11_6_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_21
T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_13_21_sp4_h_l_0
T_14_21_lc_trk_g3_0
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_13_21_sp4_h_l_0
T_14_21_lc_trk_g3_0
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_13_21_sp4_h_l_0
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_25_lc_trk_g2_0
T_14_25_input_2_0
T_14_25_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_27_sp4_v_t_38
T_14_28_lc_trk_g2_6
T_14_28_input_2_0
T_14_28_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_25_lc_trk_g2_0
T_14_25_input_2_2
T_14_25_wire_logic_cluster/lc_2/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_25_lc_trk_g3_0
T_14_25_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_4/in_1

T_16_23_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_0/in_1

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_27_lc_trk_g1_0
T_14_27_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g1_4
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_27_lc_trk_g1_0
T_14_27_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_14_23_sp4_v_t_37
T_14_27_lc_trk_g1_0
T_14_27_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_i_acummZ0Z_13
T_13_21_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_36
T_11_17_sp4_h_l_1
T_7_17_sp4_h_l_4
T_3_17_sp4_h_l_7
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_12
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.counterZ0Z_7
T_12_2_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_43
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_0/in_0

T_12_2_wire_logic_cluster/lc_7/out
T_12_1_lc_trk_g0_7
T_12_1_input_2_5
T_12_1_wire_logic_cluster/lc_5/in_2

T_12_2_wire_logic_cluster/lc_7/out
T_12_2_lc_trk_g3_7
T_12_2_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counter24_0_I_21_c_RNOZ0
T_11_2_wire_logic_cluster/lc_0/out
T_10_1_lc_trk_g2_0
T_10_1_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_7
T_13_24_wire_logic_cluster/lc_0/cout
T_13_24_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_d_reg_prevZ0Z_20
T_17_4_wire_logic_cluster/lc_1/out
T_17_4_lc_trk_g2_1
T_17_4_wire_logic_cluster/lc_0/in_1

T_17_4_wire_logic_cluster/lc_1/out
T_17_4_lc_trk_g2_1
T_17_4_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIGCOZ0Z83
T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_5/s_r

End 

Net : alt_kp_4
T_11_17_wire_logic_cluster/lc_2/out
T_11_15_sp12_v_t_23
T_0_27_sp12_h_l_0
T_1_27_sp4_h_l_3
T_0_23_sp4_v_t_38
T_0_24_lc_trk_g3_6
T_0_24_wire_mult/lc_4/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.state_0_g_0
T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_20_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_21_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_20_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_20_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_20_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_20_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_19_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_18_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_18_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_17_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_17_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_17_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_19_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_16_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_17_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_15_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_14_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_13_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.state_0_0
T_14_23_wire_logic_cluster/lc_1/out
T_14_23_sp4_h_l_7
T_13_23_sp4_v_t_42
T_13_27_sp4_v_t_38
T_13_31_lc_trk_g0_3
T_13_31_wire_gbuf/in

End 

Net : ppm_encoder_1.N_440
T_3_6_wire_logic_cluster/lc_6/out
T_3_4_sp4_v_t_41
T_4_4_sp4_h_l_9
T_8_4_sp4_h_l_5
T_7_4_lc_trk_g1_5
T_7_4_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_508
T_8_6_wire_logic_cluster/lc_6/out
T_0_6_sp12_h_l_3
T_3_6_lc_trk_g0_3
T_3_6_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_4_sp4_h_l_10
T_4_0_span4_vert_47
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_4_sp4_h_l_10
T_4_0_span4_vert_47
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_10_9_sp4_h_l_2
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_1_lc_trk_g2_5
T_11_1_wire_logic_cluster/lc_3/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_1_lc_trk_g2_5
T_11_1_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_1_lc_trk_g2_5
T_11_1_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_13_4_sp4_h_l_0
T_12_0_span4_vert_37
T_11_1_lc_trk_g2_5
T_11_1_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_10_5_sp4_h_l_1
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_10_5_sp4_h_l_1
T_11_5_lc_trk_g2_1
T_11_5_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_9_4_sp4_h_l_9
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_4_sp4_h_l_10
T_4_4_lc_trk_g1_2
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_1_13
T_7_4_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_38
T_9_6_sp4_h_l_3
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_11
T_4_14_wire_logic_cluster/lc_4/cout
T_4_14_wire_logic_cluster/lc_5/in_3

Net : pid_side.N_3_i_1_1_cascade_
T_16_10_wire_logic_cluster/lc_0/ltout
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGDHMZ0Z_11
T_1_17_wire_logic_cluster/lc_7/out
T_2_15_sp4_v_t_42
T_3_15_sp4_h_l_7
T_3_15_lc_trk_g1_2
T_3_15_wire_logic_cluster/lc_7/in_0

T_1_17_wire_logic_cluster/lc_7/out
T_2_15_sp4_v_t_42
T_3_15_sp4_h_l_7
T_3_15_lc_trk_g1_2
T_3_15_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_i_regZ0Z_12
T_1_10_wire_logic_cluster/lc_3/out
T_1_9_sp4_v_t_38
T_1_13_sp4_v_t_43
T_2_17_sp4_h_l_6
T_2_17_lc_trk_g0_3
T_2_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_regZ0Z_23
T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_pid_prereg_0
T_2_16_wire_logic_cluster/lc_0/out
T_2_16_sp4_h_l_5
T_5_12_sp4_v_t_46
T_4_13_lc_trk_g3_6
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

T_2_16_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_45
T_0_14_sp4_h_l_21
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_11
T_7_8_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_4/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_p_regZ0Z_9
T_1_22_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_47
T_2_17_sp4_v_t_43
T_3_17_sp4_h_l_11
T_4_17_lc_trk_g2_3
T_4_17_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_7/out
T_1_17_sp12_v_t_22
T_1_18_lc_trk_g3_6
T_1_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_reg_esr_RNIFM3D1Z0Z_10_cascade_
T_17_22_wire_logic_cluster/lc_2/ltout
T_17_22_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_8
T_7_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g3_2
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.N_72_i
T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_10_19_sp4_v_t_38
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_6_19_sp4_v_t_46
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_6_19_sp4_v_t_46
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_7/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_input_2_4
T_4_11_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_10_15_sp4_v_t_37
T_7_19_sp4_h_l_5
T_3_19_sp4_h_l_8
T_2_19_lc_trk_g1_0
T_2_19_input_2_1
T_2_19_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_6_7_sp4_v_t_46
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_11_15_sp4_h_l_6
T_7_15_sp4_h_l_6
T_6_11_sp4_v_t_46
T_3_11_sp4_h_l_11
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_9
T_4_17_wire_logic_cluster/lc_5/out
T_3_17_sp4_h_l_2
T_2_17_sp4_v_t_45
T_1_18_lc_trk_g3_5
T_1_18_wire_logic_cluster/lc_4/in_0

T_4_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g1_5
T_4_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_acummZ0Z_10
T_2_19_wire_logic_cluster/lc_0/out
T_2_15_sp12_v_t_23
T_2_17_lc_trk_g3_4
T_2_17_wire_logic_cluster/lc_2/in_1

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g0_0
T_2_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.N_386
T_12_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_14_12_sp12_v_t_23
T_14_0_span12_vert_23
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_14_12_sp12_v_t_23
T_14_0_span12_vert_23
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_14_12_sp12_v_t_23
T_14_0_span12_vert_23
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_4/in_0

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g3_6
T_11_24_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side_N_493
T_12_13_wire_logic_cluster/lc_3/out
T_12_12_sp12_v_t_22
T_13_12_sp12_h_l_1
T_19_12_sp4_h_l_6
T_22_12_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_2
T_18_16_sp4_h_l_5
T_18_16_lc_trk_g1_0
T_18_16_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_16_17_sp4_h_l_4
T_18_17_lc_trk_g2_1
T_18_17_input_2_5
T_18_17_wire_logic_cluster/lc_5/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_16_17_sp4_h_l_4
T_20_17_sp4_h_l_4
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_7/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_2
T_18_16_sp4_h_l_5
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_12_sp12_v_t_22
T_13_12_sp12_h_l_1
T_22_12_lc_trk_g1_5
T_22_12_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_16_17_sp4_h_l_4
T_20_17_sp4_h_l_4
T_19_17_sp4_v_t_47
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_2
T_18_16_sp4_h_l_5
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_8
T_17_16_sp4_v_t_45
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_15_17_sp4_v_t_37
T_15_18_lc_trk_g3_5
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_8
T_17_16_sp4_v_t_45
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_6
T_16_9_sp4_v_t_37
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_6
T_16_9_sp4_v_t_37
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_8
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_12_17_sp4_h_l_4
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_12_17_sp4_h_l_4
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_6
T_16_13_sp4_v_t_43
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_6
T_16_13_sp4_v_t_43
T_16_15_lc_trk_g2_6
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_6
T_16_13_sp4_v_t_43
T_15_15_lc_trk_g1_6
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_p_reg_esr_RNI3SMI1Z0Z_0
T_1_14_wire_logic_cluster/lc_6/out
T_1_14_sp4_h_l_1
T_4_10_sp4_v_t_36
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_16
T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g2_3
T_15_7_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g2_3
T_15_7_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_16_5_0_
T_16_5_wire_logic_cluster/carry_in_mux/cout
T_16_5_wire_logic_cluster/lc_0/in_3

Net : pid_front.N_574
T_21_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_9
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.g0_2_0_cascade_
T_16_28_wire_logic_cluster/lc_3/ltout
T_16_28_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side_N_496
T_21_14_wire_logic_cluster/lc_5/out
T_13_14_sp12_h_l_1
T_12_14_sp12_v_t_22
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_38
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_11
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_2
T_16_14_sp4_h_l_10
T_15_14_sp4_v_t_41
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_7
T_18_10_sp4_v_t_42
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_2
T_16_14_sp4_h_l_10
T_15_14_sp4_v_t_41
T_15_10_sp4_v_t_41
T_15_14_sp4_v_t_37
T_15_17_lc_trk_g1_5
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_36
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_36
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_36
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

T_21_14_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_36
T_18_18_sp4_h_l_6
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_2
T_19_14_sp4_v_t_39
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_36
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_2
T_23_10_sp4_v_t_39
T_22_12_lc_trk_g1_2
T_22_12_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_2
T_23_10_sp4_v_t_39
T_22_12_lc_trk_g1_2
T_22_12_input_2_3
T_22_12_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_6
T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_3/in_3

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.state_0_g_0
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_3_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_3_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_3_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_7_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_7_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_7_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_7_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_7_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_6_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_5_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_6_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_7_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_12_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_16_wire_logic_cluster/lc_5/cen

End 

Net : pid_alt.error_i_regZ0Z_10
T_2_10_wire_logic_cluster/lc_3/out
T_2_9_sp12_v_t_22
T_2_17_lc_trk_g3_1
T_2_17_input_2_2
T_2_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.state_0_0
T_13_5_wire_logic_cluster/lc_0/out
T_14_2_sp4_v_t_41
T_14_0_span4_vert_13
T_10_0_span4_horz_r_2
T_12_0_lc_trk_g1_2
T_12_0_wire_gbuf/in

End 

Net : pid_alt.error_p_regZ0Z_10
T_1_23_wire_logic_cluster/lc_4/out
T_2_19_sp4_v_t_44
T_2_15_sp4_v_t_44
T_1_17_lc_trk_g2_1
T_1_17_wire_logic_cluster/lc_5/in_0

T_1_23_wire_logic_cluster/lc_4/out
T_2_19_sp4_v_t_44
T_2_15_sp4_v_t_44
T_1_17_lc_trk_g2_1
T_1_17_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_1
T_8_1_wire_logic_cluster/lc_1/cout
T_8_1_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIDAHMZ0Z_10
T_1_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_11
T_7_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_46
T_7_6_lc_trk_g0_0
T_7_6_input_2_4
T_7_6_wire_logic_cluster/lc_4/in_2

T_7_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_46
T_7_6_lc_trk_g0_0
T_7_6_input_2_6
T_7_6_wire_logic_cluster/lc_6/in_2

T_7_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_10
T_7_8_lc_trk_g1_2
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_regZ0Z_24
T_18_13_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_36
T_16_11_sp4_h_l_1
T_15_11_lc_trk_g1_1
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_0
T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_13_3_sp4_v_t_45
T_12_5_lc_trk_g0_3
T_12_5_input_2_5
T_12_5_wire_logic_cluster/lc_5/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_13_3_sp4_v_t_45
T_10_3_sp4_h_l_8
T_10_3_lc_trk_g0_5
T_10_3_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_0
T_4_7_sp4_h_l_8
T_3_3_sp4_v_t_36
T_3_6_lc_trk_g0_4
T_3_6_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_0
T_7_3_sp4_v_t_40
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_1/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_13_3_sp4_v_t_45
T_13_7_sp4_v_t_46
T_12_8_lc_trk_g3_6
T_12_8_input_2_3
T_12_8_wire_logic_cluster/lc_3/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_9_3_sp4_v_t_36
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_0
T_11_3_sp4_v_t_43
T_10_5_lc_trk_g1_6
T_10_5_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_13_3_sp4_v_t_45
T_12_5_lc_trk_g0_3
T_12_5_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_input_2_3
T_9_8_wire_logic_cluster/lc_3/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_0
T_11_3_sp4_v_t_43
T_10_5_lc_trk_g1_6
T_10_5_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_0
T_7_3_sp4_v_t_40
T_4_3_sp4_h_l_11
T_4_3_lc_trk_g0_6
T_4_3_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_8
T_6_7_sp4_h_l_11
T_5_3_sp4_v_t_41
T_5_4_lc_trk_g2_1
T_5_4_input_2_3
T_5_4_wire_logic_cluster/lc_3/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_11
T_8_3_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.state_0_g_0
T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_26_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_24_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_25_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_22_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_23_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_23_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_23_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_23_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_4/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_21_wire_logic_cluster/lc_0/cen

End 

Net : pid_front.state_0_0
T_7_25_wire_logic_cluster/lc_0/out
T_7_25_sp4_h_l_5
T_6_25_sp4_v_t_46
T_6_29_sp4_v_t_46
T_6_31_lc_trk_g0_3
T_6_31_wire_gbuf/in

End 

Net : pid_front.N_342
T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g1_2
T_12_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_175_cascade_
T_12_22_wire_logic_cluster/lc_0/ltout
T_12_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_277_cascade_
T_12_22_wire_logic_cluster/lc_1/ltout
T_12_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_6
T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_0/in_1

T_1_14_wire_logic_cluster/lc_3/out
T_1_14_sp4_h_l_11
T_3_14_lc_trk_g2_6
T_3_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_3
T_3_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_7/in_1

T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g0_4
T_3_13_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_13_24_0_
T_13_24_wire_logic_cluster/carry_in_mux/cout
T_13_24_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_i_acumm_preregZ0Z_25
T_15_26_wire_logic_cluster/lc_4/out
T_15_26_lc_trk_g0_4
T_15_26_wire_logic_cluster/lc_0/in_0

T_15_26_wire_logic_cluster/lc_4/out
T_15_26_lc_trk_g0_4
T_15_26_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_acumm_13_i_o2_0_10_12
T_15_26_wire_logic_cluster/lc_0/out
T_15_24_sp4_v_t_45
T_16_24_sp4_h_l_1
T_17_24_lc_trk_g2_1
T_17_24_input_2_3
T_17_24_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_i_acumm_13_0_tz_1_0
T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_601
T_16_21_wire_logic_cluster/lc_5/out
T_16_14_sp12_v_t_22
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_203
T_17_24_wire_logic_cluster/lc_3/out
T_17_20_sp4_v_t_43
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_5/in_3

T_17_24_wire_logic_cluster/lc_3/out
T_17_20_sp4_v_t_43
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_4/in_0

T_17_24_wire_logic_cluster/lc_3/out
T_17_20_sp4_v_t_43
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_1/in_3

T_17_24_wire_logic_cluster/lc_3/out
T_18_21_sp4_v_t_47
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.counterZ0Z_5
T_12_2_wire_logic_cluster/lc_5/out
T_11_1_lc_trk_g3_5
T_11_1_wire_logic_cluster/lc_0/in_0

T_12_2_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g1_5
T_12_1_wire_logic_cluster/lc_5/in_1

T_12_2_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g1_5
T_12_2_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_10
T_4_14_wire_logic_cluster/lc_3/cout
T_4_14_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_16
T_10_4_wire_logic_cluster/lc_4/out
T_11_3_sp4_v_t_41
T_8_3_sp4_h_l_4
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_esr_RNIETB61_3Z0Z_13
T_14_27_wire_logic_cluster/lc_2/out
T_15_28_lc_trk_g2_2
T_15_28_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.g0_3_2_cascade_
T_15_28_wire_logic_cluster/lc_1/ltout
T_15_28_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.state_RNIPKTDZ0Z_0
T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_reset_i_a2_3_4_cascade_
T_11_24_wire_logic_cluster/lc_1/ltout
T_11_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_regZ0Z_26
T_18_15_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_42
T_20_11_sp4_h_l_0
T_16_11_sp4_h_l_3
T_15_11_lc_trk_g1_3
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_26
T_15_26_wire_logic_cluster/lc_5/out
T_15_26_lc_trk_g1_5
T_15_26_input_2_0
T_15_26_wire_logic_cluster/lc_0/in_2

T_15_26_wire_logic_cluster/lc_5/out
T_15_26_lc_trk_g1_5
T_15_26_input_2_2
T_15_26_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_18
T_15_26_wire_logic_cluster/lc_3/out
T_15_26_lc_trk_g0_3
T_15_26_wire_logic_cluster/lc_0/in_1

T_15_26_wire_logic_cluster/lc_3/out
T_15_26_lc_trk_g0_3
T_15_26_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_569_cascade_
T_18_20_wire_logic_cluster/lc_1/ltout
T_18_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_436_cascade_
T_18_20_wire_logic_cluster/lc_2/ltout
T_18_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_593
T_11_24_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_45
T_11_23_lc_trk_g2_0
T_11_23_input_2_2
T_11_23_wire_logic_cluster/lc_2/in_2

T_11_24_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.N_631
T_11_23_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_40
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_4/in_1

T_11_23_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_11_sp4_v_t_47
T_12_11_sp4_h_l_10
T_15_7_sp4_v_t_41
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_11_sp4_v_t_47
T_12_11_sp4_h_l_10
T_15_7_sp4_v_t_41
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_11_sp4_v_t_47
T_12_11_sp4_h_l_10
T_15_7_sp4_v_t_41
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_11_sp4_v_t_47
T_12_11_sp4_h_l_10
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_11_sp4_v_t_47
T_12_11_sp4_h_l_10
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counter24_0_I_39_c_RNOZ0
T_10_2_wire_logic_cluster/lc_7/out
T_10_1_lc_trk_g0_7
T_10_1_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_12
T_11_6_wire_logic_cluster/lc_2/out
T_11_3_sp4_v_t_44
T_11_0_span4_vert_29
T_10_2_lc_trk_g3_0
T_10_2_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_1
T_8_1_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_18
T_5_2_sp4_h_l_0
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_0
T_8_1_wire_logic_cluster/lc_0/cout
T_8_1_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_9
T_7_3_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_regZ0Z_11
T_1_11_wire_logic_cluster/lc_1/out
T_2_9_sp4_v_t_46
T_2_13_sp4_v_t_42
T_2_17_lc_trk_g0_7
T_2_17_input_2_3
T_2_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_302_cascade_
T_14_18_wire_logic_cluster/lc_2/ltout
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_i_reg_9_rn_2_25_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_i_regZ0Z_24
T_14_17_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_39
T_15_20_sp4_v_t_39
T_15_22_lc_trk_g2_2
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_acumm_13_i_o2_0_9_3
T_15_4_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_42
T_12_3_sp4_h_l_1
T_13_3_lc_trk_g3_1
T_13_3_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.N_634
T_12_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_42
T_13_8_sp4_h_l_7
T_14_8_lc_trk_g3_7
T_14_8_wire_logic_cluster/lc_0/in_0

T_12_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_42
T_13_8_sp4_h_l_7
T_14_8_lc_trk_g2_7
T_14_8_wire_logic_cluster/lc_6/in_1

T_12_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_42
T_13_8_sp4_h_l_7
T_14_8_lc_trk_g3_7
T_14_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_227
T_13_3_wire_logic_cluster/lc_3/out
T_13_2_sp12_v_t_22
T_13_5_sp4_v_t_42
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_5/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_13_2_sp12_v_t_22
T_13_8_lc_trk_g3_5
T_13_8_wire_logic_cluster/lc_5/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_47
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_1/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_13_2_sp12_v_t_22
T_13_7_lc_trk_g3_6
T_13_7_wire_logic_cluster/lc_6/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_13_2_sp12_v_t_22
T_13_8_lc_trk_g3_5
T_13_8_wire_logic_cluster/lc_1/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_47
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_2/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_47
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_0/in_3

T_13_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_47
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_24
T_15_11_wire_logic_cluster/lc_6/out
T_15_5_sp12_v_t_23
T_15_0_span12_vert_8
T_15_4_lc_trk_g2_3
T_15_4_input_2_5
T_15_4_wire_logic_cluster/lc_5/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_5_sp12_v_t_23
T_15_0_span12_vert_8
T_15_3_lc_trk_g3_4
T_15_3_input_2_3
T_15_3_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.g0_16_1_cascade_
T_18_15_wire_logic_cluster/lc_0/ltout
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_i_0
T_2_14_wire_logic_cluster/lc_3/out
T_2_14_sp4_h_l_11
T_6_14_sp4_h_l_11
T_5_10_sp4_v_t_41
T_4_13_lc_trk_g3_1
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_sp4_h_l_11
T_5_10_sp4_v_t_40
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_0
T_1_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g1_4
T_2_14_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.counterZ0Z_13
T_12_3_wire_logic_cluster/lc_5/out
T_11_3_sp4_h_l_2
T_10_0_span4_vert_26
T_10_2_lc_trk_g1_7
T_10_2_wire_logic_cluster/lc_7/in_1

T_12_3_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_34
T_12_1_lc_trk_g3_2
T_12_1_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g3_5
T_12_3_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDT_RNITK4LZ0Z_8
T_7_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_8
T_8_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.WDT_RNI30853Z0Z_10
T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.state_0_sqmuxa
T_7_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g1_1
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_sp4_h_l_7
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_14
T_8_14_wire_logic_cluster/lc_6/cout
T_8_14_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIB1JOZ0Z_16_cascade_
T_15_7_wire_logic_cluster/lc_0/ltout
T_15_7_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counterZ0Z_15
T_12_3_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_38
T_12_1_lc_trk_g2_6
T_12_1_wire_logic_cluster/lc_0/in_0

T_12_3_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_38
T_12_1_lc_trk_g2_6
T_12_1_wire_logic_cluster/lc_4/in_0

T_12_3_wire_logic_cluster/lc_7/out
T_12_3_lc_trk_g3_7
T_12_3_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counter24_0_I_45_c_RNOZ0
T_12_1_wire_logic_cluster/lc_0/out
T_11_1_sp4_h_l_8
T_10_1_lc_trk_g0_0
T_10_1_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_19
T_4_16_wire_logic_cluster/lc_7/out
T_4_16_sp4_h_l_3
T_3_16_sp4_v_t_38
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_13
T_11_6_wire_logic_cluster/lc_1/out
T_11_2_sp4_v_t_39
T_11_0_span4_vert_15
T_10_2_lc_trk_g1_2
T_10_2_input_2_7
T_10_2_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.counter24_0_I_33_c_RNOZ0
T_11_4_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_45
T_10_1_lc_trk_g3_5
T_10_1_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_10
T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.m7_e_4
T_3_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g1_7
T_3_20_wire_logic_cluster/lc_5/in_3

T_3_20_wire_logic_cluster/lc_7/out
T_3_20_lc_trk_g1_7
T_3_20_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.WDTZ0Z_9
T_8_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_8_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.N_9_0_cascade_
T_3_20_wire_logic_cluster/lc_5/ltout
T_3_20_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_15
T_11_1_wire_logic_cluster/lc_3/out
T_11_1_sp4_h_l_11
T_12_1_lc_trk_g3_3
T_12_1_input_2_0
T_12_1_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_regZ0Z_14
T_1_10_wire_logic_cluster/lc_0/out
T_0_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_3_14_sp4_v_t_46
T_2_17_lc_trk_g3_6
T_2_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_9
T_4_14_wire_logic_cluster/lc_2/cout
T_4_14_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_i_acumm_preregZ0Z_18
T_2_15_wire_logic_cluster/lc_6/out
T_3_14_sp4_v_t_45
T_3_18_sp4_v_t_41
T_3_20_lc_trk_g2_4
T_3_20_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_16
T_2_15_wire_logic_cluster/lc_3/out
T_3_12_sp4_v_t_47
T_3_16_sp4_v_t_36
T_3_20_lc_trk_g0_1
T_3_20_input_2_7
T_3_20_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.counterZ0Z_11
T_12_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g0_3
T_11_4_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_3/out
T_12_0_span4_vert_30
T_12_1_lc_trk_g3_6
T_12_1_input_2_1
T_12_1_wire_logic_cluster/lc_1/in_2

T_12_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_11
T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_input_2_4
T_11_4_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_7
T_11_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g2_2
T_11_2_input_2_0
T_11_2_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_27
T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_0/in_0

T_17_20_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_6
T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g2_1
T_11_2_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_acumm_13_i_o2_0_7_12
T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp12_v_t_23
T_17_24_lc_trk_g2_0
T_17_24_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_15
T_1_23_wire_logic_cluster/lc_6/out
T_1_22_sp4_v_t_44
T_2_22_sp4_h_l_2
T_5_18_sp4_v_t_39
T_5_20_lc_trk_g2_2
T_5_20_wire_logic_cluster/lc_0/in_0

T_1_23_wire_logic_cluster/lc_6/out
T_1_23_sp4_h_l_1
T_4_19_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511Z0Z_3_cascade_
T_3_13_wire_logic_cluster/lc_1/ltout
T_3_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_13
T_15_26_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g2_1
T_15_26_wire_logic_cluster/lc_0/in_3

T_15_26_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g2_1
T_15_26_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.m78_0_a2_sx
T_18_17_wire_logic_cluster/lc_0/out
T_18_17_sp4_h_l_5
T_17_13_sp4_v_t_40
T_17_9_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side_N_490
T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_input_2_4
T_16_11_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_13_15_sp4_v_t_41
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_11
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_17_4_sp12_v_t_22
T_6_16_sp12_h_l_1
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_11
T_14_14_sp4_v_t_46
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_18_6_sp4_v_t_44
T_19_6_sp4_h_l_9
T_18_6_lc_trk_g1_1
T_18_6_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_18_15_sp4_h_l_4
T_18_15_lc_trk_g1_1
T_18_15_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_6
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_43
T_15_17_sp4_h_l_6
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_19_10_sp4_h_l_11
T_22_10_sp4_v_t_46
T_22_12_lc_trk_g2_3
T_22_12_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_21_11_sp4_v_t_38
T_21_14_lc_trk_g0_6
T_21_14_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_1_5
T_4_11_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_17
T_14_6_wire_logic_cluster/lc_0/out
T_15_4_sp4_v_t_44
T_16_4_sp4_h_l_2
T_15_4_lc_trk_g1_2
T_15_4_wire_logic_cluster/lc_5/in_0

T_14_6_wire_logic_cluster/lc_0/out
T_15_2_sp4_v_t_36
T_15_3_lc_trk_g2_4
T_15_3_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_i_regZ0Z_25
T_14_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_0
T_16_18_sp4_v_t_40
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counterZ0Z_4
T_12_2_wire_logic_cluster/lc_4/out
T_11_1_lc_trk_g3_4
T_11_1_wire_logic_cluster/lc_0/in_3

T_12_2_wire_logic_cluster/lc_4/out
T_12_1_lc_trk_g0_4
T_12_1_wire_logic_cluster/lc_5/in_3

T_12_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g3_4
T_12_2_wire_logic_cluster/lc_4/in_1

End 

Net : xy_ki_6
T_17_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_8
T_17_11_sp4_v_t_39
T_17_15_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_4/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_8
T_17_11_sp4_v_t_39
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_47
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_2401_0_0_0_cascade_
T_16_28_wire_logic_cluster/lc_2/ltout
T_16_28_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.N_72_i_1
T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_0_12_sp4_h_l_16
T_3_12_sp4_h_l_1
T_6_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_0_12_sp4_h_l_16
T_3_12_sp4_h_l_1
T_6_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_0_12_sp4_h_l_16
T_3_12_sp4_h_l_1
T_6_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/cen

T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/cen

T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/cen

T_5_12_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_44
T_3_12_sp4_h_l_2
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/cen

T_5_12_wire_logic_cluster/lc_4/out
T_5_4_sp12_v_t_23
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/cen

End 

Net : pid_alt.un1_reset_0_i_cascade_
T_5_12_wire_logic_cluster/lc_3/ltout
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_1_7
T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_10
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_8_5_sp4_v_t_40
T_8_6_lc_trk_g3_0
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_p_regZ0Z_11
T_1_23_wire_logic_cluster/lc_2/out
T_1_13_sp12_v_t_23
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_1/in_0

T_1_23_wire_logic_cluster/lc_2/out
T_1_13_sp12_v_t_23
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_10
T_8_4_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_36
T_8_6_lc_trk_g1_4
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_8_4_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_36
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_1/in_1

T_8_4_wire_logic_cluster/lc_2/out
T_8_1_sp4_v_t_44
T_7_3_lc_trk_g2_1
T_7_3_input_2_1
T_7_3_wire_logic_cluster/lc_1/in_2

T_8_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_4
T_12_0_span4_vert_41
T_11_4_lc_trk_g1_4
T_11_4_input_2_5
T_11_4_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_22
T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_0/in_3

T_17_20_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_14
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : xy_ki_7
T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g1_2
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_17_11_wire_logic_cluster/lc_2/out
T_17_9_sp12_v_t_23
T_17_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_2/out
T_15_11_sp4_h_l_1
T_14_11_sp4_v_t_36
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_2/out
T_17_9_sp12_v_t_23
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_5/in_1

End 

Net : xy_ki_5
T_17_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_3/out
T_17_10_sp4_v_t_38
T_17_14_sp4_v_t_38
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_3
T_14_11_sp4_v_t_44
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_13
T_8_14_wire_logic_cluster/lc_5/cout
T_8_14_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.counterZ0Z_12
T_12_3_wire_logic_cluster/lc_4/out
T_11_3_sp4_h_l_0
T_10_0_span4_vert_24
T_10_2_lc_trk_g1_5
T_10_2_wire_logic_cluster/lc_7/in_3

T_12_3_wire_logic_cluster/lc_4/out
T_12_0_span12_vert_12
T_12_1_lc_trk_g2_4
T_12_1_input_2_4
T_12_1_wire_logic_cluster/lc_4/in_2

T_12_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g3_4
T_12_3_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.N_154
T_5_16_wire_logic_cluster/lc_6/out
T_5_10_sp12_v_t_23
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_7/in_0

T_5_16_wire_logic_cluster/lc_6/out
T_5_10_sp12_v_t_23
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_0/in_3

T_5_16_wire_logic_cluster/lc_6/out
T_5_10_sp12_v_t_23
T_5_10_sp4_v_t_45
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_2/in_0

T_5_16_wire_logic_cluster/lc_6/out
T_5_10_sp12_v_t_23
T_5_10_sp4_v_t_45
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.pid_preregZ0Z_5
T_4_13_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_40
T_5_15_sp4_v_t_36
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_6
T_8_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.WDT_RNIET8A1_0Z0Z_4
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_21
T_18_8_wire_logic_cluster/lc_7/out
T_17_8_sp4_h_l_6
T_16_8_sp4_v_t_37
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_0/in_0

T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g1_4
T_14_11_input_2_1
T_14_11_wire_logic_cluster/lc_1/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g0_4
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_17_7_lc_trk_g2_0
T_17_7_input_2_2
T_17_7_wire_logic_cluster/lc_2/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_3/in_1

T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g1_4
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_17_8_sp4_h_l_6
T_16_8_sp4_v_t_37
T_16_9_lc_trk_g3_5
T_16_9_wire_logic_cluster/lc_5/in_1

T_18_8_wire_logic_cluster/lc_7/out
T_17_8_sp4_h_l_6
T_16_8_lc_trk_g1_6
T_16_8_input_2_5
T_16_8_wire_logic_cluster/lc_5/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_18_6_sp4_v_t_43
T_18_7_lc_trk_g3_3
T_18_7_input_2_6
T_18_7_wire_logic_cluster/lc_6/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_15_7_sp4_h_l_5
T_17_7_lc_trk_g3_0
T_17_7_input_2_5
T_17_7_wire_logic_cluster/lc_5/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g3_7
T_17_8_input_2_4
T_17_8_wire_logic_cluster/lc_4/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g3_7
T_17_8_input_2_2
T_17_8_wire_logic_cluster/lc_2/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_17_8_lc_trk_g3_7
T_17_8_input_2_0
T_17_8_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_7/out
T_18_6_sp4_v_t_43
T_18_7_lc_trk_g3_3
T_18_7_wire_logic_cluster/lc_7/in_3

T_18_8_wire_logic_cluster/lc_7/out
T_18_6_sp4_v_t_43
T_18_7_lc_trk_g3_3
T_18_7_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side_N_164
T_21_17_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_13_14_sp4_v_t_45
T_12_16_lc_trk_g0_3
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

T_21_17_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_13_14_sp4_v_t_45
T_13_10_sp4_v_t_45
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_15_sp4_h_l_10
T_17_11_sp4_v_t_47
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_15_sp4_h_l_10
T_14_15_sp4_h_l_6
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_42
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_42
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_4/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_2
T_18_17_sp4_h_l_10
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_15_sp4_h_l_10
T_14_15_sp4_h_l_6
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g0_1
T_21_17_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_21_11_sp4_v_t_43
T_18_11_sp4_h_l_6
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_17_18_sp4_v_t_38
T_17_19_lc_trk_g2_6
T_17_19_input_2_4
T_17_19_wire_logic_cluster/lc_4/in_2

T_21_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_2
T_18_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_13_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_0/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_2
T_18_17_sp4_h_l_10
T_17_17_sp4_v_t_47
T_17_13_sp4_v_t_36
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_0/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_15_sp4_h_l_10
T_17_11_sp4_v_t_47
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_4/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_11
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_22_17_sp4_h_l_2
T_18_17_sp4_h_l_10
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g1_3
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

T_21_17_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_46
T_19_19_sp4_h_l_4
T_15_19_sp4_h_l_0
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_21_11_sp4_v_t_43
T_21_13_lc_trk_g3_6
T_21_13_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_1/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_42
T_18_18_sp4_h_l_7
T_17_18_lc_trk_g1_7
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_15_sp4_h_l_10
T_17_11_sp4_v_t_47
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_21_11_sp4_v_t_43
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g1_1
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.N_254_i_i_cascade_
T_8_3_wire_logic_cluster/lc_5/ltout
T_8_3_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.init_pulses_RNILFR51Z0Z_15
T_8_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.N_787_0
T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_sp4_h_l_2
T_14_22_sp4_v_t_39
T_14_26_sp4_v_t_39
T_15_26_sp4_h_l_7
T_17_26_lc_trk_g2_2
T_17_26_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_sp4_h_l_2
T_14_22_sp4_v_t_39
T_14_26_sp4_v_t_39
T_13_28_lc_trk_g0_2
T_13_28_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_sp4_h_l_2
T_14_22_sp4_v_t_39
T_14_26_sp4_v_t_39
T_13_28_lc_trk_g0_2
T_13_28_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_sp4_h_l_2
T_14_22_sp4_v_t_39
T_14_26_sp4_v_t_39
T_13_28_lc_trk_g0_2
T_13_28_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_10_13_sp4_v_t_41
T_10_17_sp4_v_t_42
T_10_21_sp4_v_t_47
T_7_25_sp4_h_l_10
T_3_25_sp4_h_l_6
T_2_25_sp4_v_t_43
T_2_26_lc_trk_g3_3
T_2_26_wire_logic_cluster/lc_4/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_24_23_sp4_v_t_43
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_24_23_sp4_v_t_43
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_24_23_sp4_v_t_43
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_24_23_sp4_v_t_43
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_24_23_sp4_v_t_43
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_10
T_25_23_sp4_h_l_10
T_24_23_lc_trk_g0_2
T_24_23_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_10
T_25_23_sp4_h_l_10
T_24_23_lc_trk_g0_2
T_24_23_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_10
T_25_23_sp4_h_l_10
T_24_23_lc_trk_g0_2
T_24_23_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_10
T_25_23_sp4_h_l_10
T_24_23_lc_trk_g0_2
T_24_23_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_21_22_sp4_h_l_8
T_20_22_sp4_v_t_39
T_20_24_lc_trk_g2_2
T_20_24_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_23_22_sp4_h_l_10
T_22_22_sp4_v_t_47
T_21_24_lc_trk_g2_2
T_21_24_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_19_22_sp4_h_l_6
T_22_22_sp4_v_t_43
T_21_25_lc_trk_g3_3
T_21_25_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_23_22_sp4_h_l_10
T_22_22_sp4_v_t_47
T_21_26_lc_trk_g2_2
T_21_26_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_17_27_sp4_h_l_10
T_16_27_lc_trk_g0_2
T_16_27_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_17_27_sp4_h_l_10
T_16_27_lc_trk_g0_2
T_16_27_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_17_27_sp4_h_l_10
T_16_27_lc_trk_g0_2
T_16_27_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_17_27_sp4_h_l_10
T_16_27_lc_trk_g0_2
T_16_27_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_17_27_sp4_h_l_10
T_16_27_lc_trk_g0_2
T_16_27_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_17_27_sp4_h_l_10
T_16_27_lc_trk_g0_2
T_16_27_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_10
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_10
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_13_23_sp4_h_l_7
T_17_23_sp4_h_l_10
T_21_23_sp4_h_l_6
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_23_22_sp4_h_l_10
T_24_22_lc_trk_g2_2
T_24_22_wire_logic_cluster/lc_5/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_15_27_lc_trk_g2_2
T_15_27_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_15_27_lc_trk_g2_2
T_15_27_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_15_27_lc_trk_g2_2
T_15_27_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_12_23_sp4_v_t_36
T_13_27_sp4_h_l_7
T_15_27_lc_trk_g2_2
T_15_27_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_9_23_sp4_h_l_6
T_5_23_sp4_h_l_2
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_10_13_sp4_v_t_41
T_10_17_sp4_v_t_42
T_10_21_sp4_v_t_47
T_9_23_lc_trk_g2_2
T_9_23_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp12_v_t_22
T_12_22_sp12_v_t_22
T_12_25_sp4_v_t_42
T_12_28_lc_trk_g0_2
T_12_28_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_7_13_sp4_h_l_6
T_3_13_sp4_h_l_2
T_2_13_sp4_v_t_39
T_1_15_lc_trk_g0_2
T_1_15_wire_logic_cluster/lc_5/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_15_sp4_h_l_10
T_5_15_sp4_h_l_6
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_15_sp4_h_l_10
T_5_15_sp4_h_l_6
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_15_sp4_h_l_10
T_5_15_sp4_h_l_6
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_15_sp4_h_l_10
T_5_15_sp4_h_l_6
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_15_sp4_h_l_10
T_5_15_sp4_h_l_6
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_14_13_sp4_v_t_38
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_14_13_sp4_v_t_38
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_10
T_14_13_sp4_v_t_38
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

End 

Net : pid_alt.error_i_regZ0Z_15
T_1_10_wire_logic_cluster/lc_1/out
T_0_10_sp4_h_l_10
T_3_10_sp4_v_t_38
T_3_14_sp4_v_t_38
T_2_17_lc_trk_g2_6
T_2_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side_N_491
T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_10
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_1/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_16_12_sp4_v_t_42
T_16_8_sp4_v_t_47
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_20_sp4_h_l_7
T_13_20_sp4_h_l_7
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_16_12_sp4_v_t_42
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_16_12_sp4_v_t_42
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_8
T_21_18_lc_trk_g2_5
T_21_18_wire_logic_cluster/lc_2/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_5/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_16_12_sp4_v_t_42
T_13_12_sp4_h_l_7
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_7/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_15_18_sp4_h_l_7
T_11_18_sp4_h_l_10
T_14_18_sp4_v_t_38
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_2/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_4/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_3/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_22_10_sp4_v_t_39
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_10
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_20_sp4_h_l_7
T_13_20_sp4_h_l_7
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_4/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_10
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_6/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_8
T_18_14_sp4_v_t_36
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_10_sp12_v_t_23
T_20_16_sp4_v_t_39
T_17_16_sp4_h_l_2
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_4/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_8
T_18_14_sp4_v_t_39
T_19_18_sp4_h_l_8
T_18_14_sp4_v_t_36
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_p_regZ0Z_17
T_1_22_wire_logic_cluster/lc_4/out
T_1_18_sp4_v_t_45
T_1_14_sp4_v_t_45
T_1_10_sp4_v_t_45
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_3/in_0

T_1_22_wire_logic_cluster/lc_4/out
T_1_18_sp4_v_t_45
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_5
T_8_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.counterZ0Z_9
T_12_3_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_6/in_0

T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_42
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_1/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_14
T_10_8_wire_logic_cluster/lc_6/out
T_10_6_sp4_v_t_41
T_7_6_sp4_h_l_10
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IMZ0Z_17
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_sp4_h_l_11
T_0_13_sp4_v_t_46
T_1_17_sp4_h_l_11
T_3_17_lc_trk_g3_6
T_3_17_wire_logic_cluster/lc_7/in_0

T_1_13_wire_logic_cluster/lc_3/out
T_1_13_sp4_h_l_11
T_0_13_sp4_v_t_46
T_1_17_sp4_h_l_11
T_3_17_lc_trk_g3_6
T_3_17_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_7
T_8_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g0_7
T_7_14_input_2_3
T_7_14_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_8
T_4_14_wire_logic_cluster/lc_1/cout
T_4_14_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_3
T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_11_2_sp4_v_t_46
T_10_4_lc_trk_g0_0
T_10_4_input_2_4
T_10_4_wire_logic_cluster/lc_4/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_8_2_sp4_v_t_47
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_8_2_sp4_v_t_47
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_43
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_43
T_7_2_lc_trk_g2_3
T_7_2_input_2_7
T_7_2_wire_logic_cluster/lc_7/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_11_2_sp4_v_t_46
T_10_4_lc_trk_g0_0
T_10_4_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_11_2_sp4_v_t_46
T_10_5_lc_trk_g3_6
T_10_5_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_8_2_sp4_v_t_47
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_11_2_sp4_v_t_46
T_10_5_lc_trk_g3_6
T_10_5_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_8
T_11_0_span4_vert_39
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_10_6_lc_trk_g2_0
T_10_6_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_10_6_lc_trk_g2_0
T_10_6_input_2_6
T_10_6_wire_logic_cluster/lc_6/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_8
T_11_0_span4_vert_39
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_46
T_8_6_sp4_h_l_5
T_11_2_sp4_v_t_46
T_11_0_span4_vert_18
T_11_2_lc_trk_g1_7
T_11_2_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_8
T_11_0_span4_vert_39
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_8
T_11_0_span4_vert_39
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.counterZ0Z_14
T_12_3_wire_logic_cluster/lc_6/out
T_13_0_span4_vert_37
T_12_1_lc_trk_g2_5
T_12_1_wire_logic_cluster/lc_0/in_3

T_12_3_wire_logic_cluster/lc_6/out
T_13_0_span4_vert_37
T_12_1_lc_trk_g2_5
T_12_1_wire_logic_cluster/lc_4/in_3

T_12_3_wire_logic_cluster/lc_6/out
T_12_3_lc_trk_g1_6
T_12_3_wire_logic_cluster/lc_6/in_1

End 

Net : xy_ki_fast_3_rep1
T_18_14_wire_logic_cluster/lc_1/out
T_14_14_sp12_h_l_1
T_21_14_lc_trk_g1_1
T_21_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_13_14_sp4_h_l_10
T_12_14_lc_trk_g1_2
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g0_7
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_16_14_lc_trk_g0_2
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_sp4_h_l_7
T_21_14_sp4_v_t_37
T_20_18_lc_trk_g1_0
T_20_18_input_2_3
T_20_18_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_i_acummZ0Z_11
T_2_19_wire_logic_cluster/lc_1/out
T_3_16_sp4_v_t_43
T_2_17_lc_trk_g3_3
T_2_17_wire_logic_cluster/lc_3/in_1

T_2_19_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.state_ns_0_0
T_11_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_43
T_12_9_sp4_v_t_44
T_12_13_sp4_v_t_37
T_13_17_sp4_h_l_0
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_6
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_43
T_12_9_sp4_v_t_44
T_13_9_sp4_h_l_2
T_16_9_sp4_v_t_42
T_16_13_sp4_v_t_47
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_38
T_19_12_sp4_v_t_43
T_20_16_sp4_h_l_6
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_5/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_43
T_12_9_sp4_v_t_44
T_13_9_sp4_h_l_2
T_16_9_sp4_v_t_42
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_43
T_12_9_sp4_v_t_44
T_13_9_sp4_h_l_2
T_16_9_sp4_v_t_42
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_43
T_12_9_sp4_v_t_44
T_13_9_sp4_h_l_2
T_16_9_sp4_v_t_42
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_12_10_sp4_h_l_10
T_15_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_20_14_sp4_h_l_11
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_38
T_19_12_sp4_v_t_43
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_38
T_19_12_sp4_v_t_43
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_38
T_19_12_sp4_v_t_43
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_38
T_19_12_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_15_8_sp4_h_l_7
T_18_8_sp4_v_t_42
T_18_4_sp4_v_t_38
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_20_8_sp4_h_l_10
T_23_8_sp4_v_t_38
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_3/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_20_8_sp4_h_l_10
T_23_8_sp4_v_t_38
T_22_12_lc_trk_g1_3
T_22_12_wire_logic_cluster/lc_3/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_12_10_sp4_h_l_10
T_15_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_6/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_14_8_sp4_v_t_42
T_15_12_sp4_h_l_7
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_14_8_sp4_v_t_42
T_15_12_sp4_h_l_7
T_19_12_sp4_h_l_7
T_21_12_lc_trk_g2_2
T_21_12_wire_logic_cluster/lc_3/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_14_8_sp4_v_t_42
T_15_12_sp4_h_l_7
T_19_12_sp4_h_l_7
T_21_12_lc_trk_g2_2
T_21_12_wire_logic_cluster/lc_3/cen

T_11_8_wire_logic_cluster/lc_1/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_38
T_16_12_sp4_h_l_3
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_12_10_sp4_h_l_10
T_15_10_sp4_v_t_38
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_12_10_sp4_h_l_10
T_15_10_sp4_v_t_38
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_12_10_sp4_h_l_10
T_15_10_sp4_v_t_38
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_12_10_sp4_h_l_10
T_15_10_sp4_v_t_38
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_15_8_sp4_h_l_7
T_18_8_sp4_v_t_42
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/cen

End 

Net : ppm_encoder_1.pulses2countZ0Z_8
T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g0_5
T_11_2_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.counterZ0Z_10
T_12_3_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g1_2
T_11_4_wire_logic_cluster/lc_4/in_3

T_12_3_wire_logic_cluster/lc_2/out
T_12_0_span4_vert_28
T_12_1_lc_trk_g3_4
T_12_1_wire_logic_cluster/lc_1/in_0

T_12_3_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g1_2
T_12_3_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_17
T_2_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_2
T_2_15_sp4_v_t_39
T_2_11_sp4_v_t_47
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_3/in_1

T_2_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_2
T_2_15_sp4_v_t_39
T_1_19_lc_trk_g1_2
T_1_19_input_2_1
T_1_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_regZ0Z_13
T_1_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_41
T_2_13_sp4_v_t_41
T_2_17_lc_trk_g1_4
T_2_17_input_2_5
T_2_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front_N_335
T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_10_sp4_v_t_45
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_21_10_sp4_v_t_46
T_21_13_lc_trk_g1_6
T_21_13_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_18_14_sp4_h_l_5
T_17_10_sp4_v_t_47
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_18_14_sp4_h_l_5
T_17_10_sp4_v_t_47
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_10_sp4_v_t_45
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_21_10_sp4_v_t_46
T_20_12_lc_trk_g2_3
T_20_12_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_10_sp4_v_t_45
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_1
T_21_13_sp4_h_l_4
T_22_13_lc_trk_g2_4
T_22_13_input_2_6
T_22_13_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_11_18_sp4_h_l_3
T_14_14_sp4_v_t_44
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_5
T_21_16_sp4_h_l_5
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_5
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_1
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_5
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_1
T_17_18_lc_trk_g1_1
T_17_18_input_2_4
T_17_18_wire_logic_cluster/lc_4/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_18_14_sp4_h_l_5
T_17_10_sp4_v_t_47
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_11_18_sp4_h_l_3
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_9
T_18_10_sp4_v_t_38
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_5
T_21_16_sp4_h_l_5
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_18_14_sp4_h_l_5
T_17_10_sp4_v_t_47
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_10_sp4_v_t_45
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_1
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_5
T_21_16_sp4_h_l_5
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_5
T_20_12_sp4_v_t_40
T_21_12_sp4_h_l_5
T_22_12_lc_trk_g3_5
T_22_12_input_2_0
T_22_12_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_1
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_14_sp4_v_t_38
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_14_sp4_v_t_38
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_14_sp4_v_t_38
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_5
T_18_18_sp4_h_l_5
T_21_14_sp4_v_t_46
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_10_sp12_v_t_23
T_16_10_sp4_v_t_45
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g1_4
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_16_13_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_14_18_lc_trk_g1_0
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_15_18_sp4_h_l_0
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_i_reg_9_1_sn_16
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_sp12_h_l_1
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.counterZ0Z_6
T_12_2_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g3_6
T_11_2_wire_logic_cluster/lc_0/in_3

T_12_2_wire_logic_cluster/lc_6/out
T_12_1_lc_trk_g1_6
T_12_1_wire_logic_cluster/lc_5/in_0

T_12_2_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g1_6
T_12_2_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pid_altitude_dv_0
T_10_5_wire_logic_cluster/lc_3/out
T_10_0_span12_vert_14
T_0_8_sp12_h_l_2
T_1_8_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_2/cen

T_10_5_wire_logic_cluster/lc_3/out
T_10_0_span12_vert_14
T_10_8_sp12_v_t_22
T_10_11_lc_trk_g2_2
T_10_11_wire_logic_cluster/lc_1/cen

T_10_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_3
T_7_5_sp4_v_t_38
T_7_9_sp4_v_t_43
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_7/cen

T_10_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_11
T_3_5_sp4_v_t_46
T_3_7_lc_trk_g3_3
T_3_7_wire_logic_cluster/lc_2/cen

T_10_5_wire_logic_cluster/lc_3/out
T_11_4_sp4_v_t_39
T_8_8_sp4_h_l_7
T_10_8_lc_trk_g2_2
T_10_8_wire_logic_cluster/lc_2/cen

T_10_5_wire_logic_cluster/lc_3/out
T_10_6_lc_trk_g1_3
T_10_6_wire_logic_cluster/lc_1/cen

End 

Net : pid_side.error_i_reg_9_rn_1_13
T_17_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_6
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.m1_0_03_cascade_
T_17_13_wire_logic_cluster/lc_6/ltout
T_17_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_5
T_16_4_wire_logic_cluster/lc_6/cout
T_16_4_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI9S511_0Z0Z_5_cascade_
T_3_14_wire_logic_cluster/lc_6/ltout
T_3_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHMZ0Z_13
T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_16_sp4_h_l_0
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_5/in_0

T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_16_sp4_h_l_0
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_regZ0Z_13
T_1_6_wire_logic_cluster/lc_1/out
T_1_3_sp12_v_t_22
T_1_14_lc_trk_g2_2
T_1_14_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_1_3_sp12_v_t_22
T_2_15_sp12_h_l_1
T_3_15_lc_trk_g0_5
T_3_15_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_1/out
T_1_3_sp12_v_t_22
T_2_15_sp12_h_l_1
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_p_regZ0Z_13
T_1_22_wire_logic_cluster/lc_2/out
T_1_12_sp12_v_t_23
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_7/in_0

T_1_22_wire_logic_cluster/lc_2/out
T_2_19_sp4_v_t_45
T_2_15_sp4_v_t_46
T_3_15_sp4_h_l_11
T_3_15_lc_trk_g0_6
T_3_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_regZ0Z_26
T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_15_19_sp4_v_t_47
T_15_22_lc_trk_g1_7
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_reset_1_cascade_
T_5_12_wire_logic_cluster/lc_2/ltout
T_5_12_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.N_57_cascade_
T_5_12_wire_logic_cluster/lc_1/ltout
T_5_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.N_539
T_5_13_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_40
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_6/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_2_6
T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_22
T_4_15_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_43
T_5_13_sp4_h_l_6
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_12
T_8_14_wire_logic_cluster/lc_4/cout
T_8_14_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_i_regZ0Z_27
T_16_16_wire_logic_cluster/lc_5/out
T_16_9_sp12_v_t_22
T_16_18_sp4_v_t_36
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_9_sp12_v_t_22
T_16_18_sp4_v_t_36
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_10
T_7_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g2_1
T_8_2_wire_logic_cluster/lc_2/in_1

End 

Net : xy_ki_4
T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_14_11_sp4_h_l_5
T_13_11_sp4_v_t_40
T_13_15_sp4_v_t_45
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_14_11_sp4_h_l_5
T_13_11_sp4_v_t_40
T_13_15_sp4_v_t_45
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_39
T_21_15_sp4_v_t_40
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_39
T_21_15_lc_trk_g1_2
T_21_15_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_14_11_sp4_h_l_5
T_13_11_sp4_v_t_40
T_13_15_sp4_v_t_45
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_39
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_16_15_sp4_h_l_10
T_19_15_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_39
T_21_15_sp4_v_t_40
T_21_11_sp4_v_t_36
T_20_12_lc_trk_g2_4
T_20_12_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_16_15_sp4_h_l_10
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_18_19_sp4_h_l_9
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_7/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_20_11_sp4_h_l_6
T_23_11_sp4_v_t_46
T_22_13_lc_trk_g0_0
T_22_13_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_46
T_15_11_sp4_v_t_46
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_19_11_sp4_v_t_47
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_16_15_sp4_h_l_10
T_19_15_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_3/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_46
T_15_11_sp4_v_t_46
T_15_12_lc_trk_g3_6
T_15_12_input_2_7
T_15_12_wire_logic_cluster/lc_7/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_46
T_15_11_sp4_v_t_46
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_46
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_18_19_sp4_h_l_9
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_41
T_15_19_sp4_v_t_37
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_39
T_21_15_sp4_v_t_40
T_21_11_sp4_v_t_40
T_21_12_lc_trk_g3_0
T_21_12_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_5
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_11_sp4_v_t_42
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_15_sp4_v_t_38
T_18_19_sp4_h_l_9
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_11_sp4_v_t_42
T_17_15_sp4_v_t_42
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_39
T_21_15_sp4_v_t_40
T_21_17_lc_trk_g2_5
T_21_17_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_19_11_sp4_v_t_47
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_16_15_sp4_h_l_10
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_20_11_sp4_h_l_10
T_23_11_sp4_v_t_47
T_22_12_lc_trk_g3_7
T_22_12_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_11_sp4_v_t_42
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_10
T_15_11_sp4_v_t_41
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_8_sp12_v_t_22
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g0_1
T_18_11_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_5
T_3_14_wire_logic_cluster/lc_4/out
T_3_14_lc_trk_g0_4
T_3_14_wire_logic_cluster/lc_1/in_3

T_3_14_wire_logic_cluster/lc_4/out
T_3_14_lc_trk_g0_4
T_3_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.pid_preregZ0Z_20
T_4_15_wire_logic_cluster/lc_5/out
T_4_13_sp4_v_t_39
T_5_13_sp4_h_l_7
T_5_13_lc_trk_g0_2
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

End 

Net : xy_kd_4
T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_23_20_sp4_v_t_45
T_24_24_sp4_h_l_8
T_25_24_lc_trk_g3_0
T_25_24_wire_mult/lc_4/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_24_16_sp4_h_l_8
T_25_16_lc_trk_g3_0
T_25_16_wire_mult/lc_4/in_3

End 

Net : pid_side.error_i_acumm_13_i_o2_0_10_3
T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_14_4_sp4_v_t_37
T_14_0_span4_vert_37
T_13_3_lc_trk_g2_5
T_13_3_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_25
T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_13
T_8_4_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_39
T_5_2_sp4_h_l_2
T_4_2_lc_trk_g0_2
T_4_2_input_2_2
T_4_2_wire_logic_cluster/lc_2/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g2_5
T_7_3_input_2_7
T_7_3_wire_logic_cluster/lc_7/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g2_5
T_7_4_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_39
T_5_2_sp4_h_l_2
T_4_2_sp4_v_t_39
T_3_6_lc_trk_g1_2
T_3_6_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611_0Z0Z_7_cascade_
T_5_14_wire_logic_cluster/lc_6/ltout
T_5_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_7
T_4_14_wire_logic_cluster/lc_0/cout
T_4_14_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_cry_2_c_RNIKGVOZ0Z2_cascade_
T_18_18_wire_logic_cluster/lc_1/ltout
T_18_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_9_rn_1_15
T_18_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_4
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/in_1

End 

Net : xy_kd_3
T_24_20_wire_logic_cluster/lc_3/out
T_25_19_sp4_v_t_39
T_25_23_sp4_v_t_47
T_25_24_lc_trk_g3_7
T_25_24_wire_mult/lc_3/in_3

T_24_20_wire_logic_cluster/lc_3/out
T_25_19_sp4_v_t_39
T_25_15_sp4_v_t_39
T_25_16_lc_trk_g3_7
T_25_16_wire_mult/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_14
T_11_1_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g0_5
T_12_1_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_18
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_26
T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g1_5
T_14_12_input_2_2
T_14_12_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g1_5
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_4
T_8_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_p_regZ0Z_0
T_24_10_wire_logic_cluster/lc_0/out
T_24_8_sp4_v_t_45
T_21_8_sp4_h_l_8
T_20_4_sp4_v_t_36
T_17_4_sp4_h_l_1
T_16_4_lc_trk_g0_1
T_16_4_wire_logic_cluster/lc_0/in_1

T_24_10_wire_logic_cluster/lc_0/out
T_24_8_sp4_v_t_45
T_21_8_sp4_h_l_8
T_20_4_sp4_v_t_36
T_17_4_sp4_h_l_1
T_16_4_lc_trk_g1_1
T_16_4_input_2_0
T_16_4_wire_logic_cluster/lc_0/in_2

End 

Net : xy_kd_5
T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_25_20_sp4_v_t_44
T_25_24_lc_trk_g1_1
T_25_24_wire_mult/lc_5/in_3

T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_25_16_sp4_v_t_38
T_25_16_sp4_h_r_3
T_25_16_lc_trk_g1_3
T_25_16_wire_mult/lc_5/in_3

End 

Net : pid_side.N_233_cascade_
T_13_8_wire_logic_cluster/lc_5/ltout
T_13_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_251
T_13_8_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g3_6
T_14_7_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g3_6
T_14_7_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_9
T_9_8_wire_logic_cluster/lc_4/out
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_5_7_lc_trk_g3_7
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g2_4
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g2_4
T_9_8_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_12
T_7_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g3_6
T_8_2_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.counterZ0Z_8
T_12_3_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g3_0
T_11_2_wire_logic_cluster/lc_6/in_3

T_12_3_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_40
T_12_1_lc_trk_g2_0
T_12_1_wire_logic_cluster/lc_1/in_3

T_12_3_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g3_0
T_12_3_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_14
T_7_10_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_3/in_3

End 

Net : xy_kd_2
T_24_20_wire_logic_cluster/lc_1/out
T_25_18_sp4_v_t_46
T_25_22_sp4_v_t_46
T_25_24_lc_trk_g2_3
T_25_24_wire_mult/lc_2/in_3

T_24_20_wire_logic_cluster/lc_1/out
T_24_16_sp4_v_t_39
T_25_16_sp4_h_l_7
T_25_16_lc_trk_g1_2
T_25_16_wire_mult/lc_2/in_3

End 

Net : pid_side.N_483_cascade_
T_14_8_wire_logic_cluster/lc_1/ltout
T_14_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_acumm_13_0_tz_0_0
T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g3_2
T_14_8_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g3_2
T_14_8_input_2_7
T_14_8_wire_logic_cluster/lc_7/in_2

T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g3_2
T_14_8_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_14
T_7_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g1_2
T_8_2_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_acummZ0Z_12
T_2_19_wire_logic_cluster/lc_6/out
T_2_16_sp4_v_t_36
T_2_17_lc_trk_g2_4
T_2_17_input_2_4
T_2_17_wire_logic_cluster/lc_4/in_2

T_2_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_6/in_0

End 

Net : xy_ki_0_rep1
T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_22_14_sp4_v_t_41
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g0_6
T_20_14_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g0_6
T_20_14_wire_logic_cluster/lc_3/in_1

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_15_14_sp4_h_l_7
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_5/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_18_10_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_22_14_sp4_v_t_41
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_36
T_14_18_sp4_v_t_44
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_5/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_18_14_sp4_v_t_41
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_22_14_sp4_v_t_41
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_4/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_18_14_sp4_v_t_41
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_22_10_sp4_v_t_47
T_22_12_lc_trk_g2_2
T_22_12_wire_logic_cluster/lc_5/in_1

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_18_14_sp4_v_t_41
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_1/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_17_15_sp4_h_l_1
T_16_15_sp4_v_t_36
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_6/out
T_20_8_sp12_v_t_23
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_2/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_36
T_14_18_sp4_v_t_44
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_17_15_sp4_h_l_1
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_1/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_19_14_sp4_h_l_4
T_22_14_sp4_v_t_41
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_5/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g0_6
T_20_14_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_6/out
T_20_8_sp12_v_t_23
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_17_15_sp4_h_l_1
T_16_15_sp4_v_t_36
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_4
T_16_4_wire_logic_cluster/lc_5/cout
T_16_4_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.elevatorZ0Z_13
T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_8_2_sp4_v_t_46
T_7_4_lc_trk_g0_0
T_7_4_input_2_0
T_7_4_wire_logic_cluster/lc_0/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_8_2_sp4_v_t_42
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g0_3
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.N_700_0
T_8_20_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_46
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_15_sp4_v_t_39
T_12_11_sp4_v_t_39
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_46
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_46
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

End 

Net : pid_side.N_255
T_13_6_wire_logic_cluster/lc_3/out
T_13_5_sp12_v_t_22
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_0/in_1

T_13_6_wire_logic_cluster/lc_3/out
T_13_5_sp12_v_t_22
T_13_9_lc_trk_g2_1
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

T_13_6_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g2_3
T_14_7_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.N_203
T_15_3_wire_logic_cluster/lc_4/out
T_14_3_sp4_h_l_0
T_13_0_span4_vert_29
T_13_3_sp4_v_t_36
T_13_6_lc_trk_g0_4
T_13_6_wire_logic_cluster/lc_3/in_3

T_15_3_wire_logic_cluster/lc_4/out
T_15_1_sp4_v_t_37
T_15_5_sp4_v_t_45
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_4/in_0

T_15_3_wire_logic_cluster/lc_4/out
T_14_3_sp4_h_l_0
T_13_3_lc_trk_g0_0
T_13_3_wire_logic_cluster/lc_5/in_1

T_15_3_wire_logic_cluster/lc_4/out
T_15_1_sp4_v_t_37
T_15_5_sp4_v_t_45
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_acumm_13_i_o2_0_10_12
T_14_12_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_44
T_15_6_sp4_v_t_37
T_15_2_sp4_v_t_45
T_15_3_lc_trk_g3_5
T_15_3_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_11
T_8_14_wire_logic_cluster/lc_3/cout
T_8_14_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_i_acumm_13_i_o2_0_9_12
T_17_23_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g1_0
T_17_24_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_17
T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_2/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_5
T_8_18_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_43
T_8_20_lc_trk_g3_3
T_8_20_wire_logic_cluster/lc_3/in_1

T_8_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g1_5
T_8_18_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.WDT10lto9_3
T_8_20_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g0_3
T_8_20_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.WDT10lt12_0_cascade_
T_8_20_wire_logic_cluster/lc_0/ltout
T_8_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side_N_495
T_15_13_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_36
T_16_14_sp4_h_l_7
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_6/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_4
T_17_13_sp4_v_t_41
T_17_17_lc_trk_g0_4
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_36
T_16_14_sp4_h_l_7
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_36
T_16_14_sp4_h_l_7
T_15_14_sp4_v_t_42
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_36
T_16_14_sp4_h_l_7
T_15_14_sp4_v_t_42
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_36
T_16_14_sp4_h_l_7
T_15_14_sp4_v_t_42
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_44
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_44
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_44
T_16_12_sp4_h_l_9
T_17_12_lc_trk_g2_1
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_0_0_3
T_10_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.WDT10_0_i
T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_8_18_lc_trk_g2_2
T_8_18_input_2_0
T_8_18_wire_logic_cluster/lc_0/in_2

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_8_18_lc_trk_g3_2
T_8_18_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2count_9_0_0_1_3
T_9_7_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_43
T_11_6_sp4_h_l_6
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_4/in_0

End 

Net : dron_frame_decoder_1.un1_WDT_cry_14
T_8_19_wire_logic_cluster/lc_6/cout
T_8_19_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.pulses2count_9_0_0_3_3_cascade_
T_11_6_wire_logic_cluster/lc_4/ltout
T_11_6_wire_logic_cluster/lc_5/in_2

End 

Net : xy_kd_7
T_24_20_wire_logic_cluster/lc_4/out
T_25_18_sp4_v_t_36
T_25_22_sp4_v_t_44
T_25_24_lc_trk_g3_1
T_25_24_wire_mult/mult/B_7

T_24_20_wire_logic_cluster/lc_4/out
T_25_18_sp4_v_t_36
T_25_14_sp4_v_t_41
T_25_16_lc_trk_g2_4
T_25_16_wire_mult/mult/B_7

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHM_0Z0Z_13
T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g1_1
T_3_15_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_16
T_17_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g0_3
T_17_23_wire_logic_cluster/lc_0/in_1

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g0_3
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_21
T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_acumm_13_i_o2_0_8_12
T_17_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_24
T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_2
T_17_23_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_fast_esr_RNIC6BTZ0Z_12_cascade_
T_20_10_wire_logic_cluster/lc_1/ltout
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_4_14_0_
T_4_14_wire_logic_cluster/carry_in_mux/cout
T_4_14_wire_logic_cluster/lc_0/in_3

Net : pid_side.N_484
T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_7/in_0

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_601_cascade_
T_14_8_wire_logic_cluster/lc_4/ltout
T_14_8_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.pid_preregZ0Z_12
T_4_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_43
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_5_10_sp4_v_t_46
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_5_10_sp4_v_t_46
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_5/out
T_5_10_sp4_v_t_46
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_14
T_8_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_45
T_9_6_lc_trk_g0_5
T_9_6_input_2_7
T_9_6_wire_logic_cluster/lc_7/in_2

T_8_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_45
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_4/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_8_1_sp4_v_t_36
T_7_2_lc_trk_g2_4
T_7_2_input_2_2
T_7_2_wire_logic_cluster/lc_2/in_2

T_8_4_wire_logic_cluster/lc_6/out
T_8_1_sp4_v_t_36
T_9_1_sp4_h_l_6
T_11_1_lc_trk_g3_3
T_11_1_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHMZ0Z_12
T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g0_3
T_3_15_wire_logic_cluster/lc_0/in_1

T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g0_3
T_3_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_regZ0Z_12
T_1_7_wire_logic_cluster/lc_6/out
T_0_7_sp12_h_l_16
T_3_7_sp12_v_t_23
T_3_15_lc_trk_g2_0
T_3_15_wire_logic_cluster/lc_3/in_3

T_1_7_wire_logic_cluster/lc_6/out
T_0_7_sp12_h_l_16
T_3_7_sp12_v_t_23
T_3_15_lc_trk_g3_0
T_3_15_wire_logic_cluster/lc_6/in_3

T_1_7_wire_logic_cluster/lc_6/out
T_0_7_sp12_h_l_16
T_3_7_sp12_v_t_23
T_3_15_lc_trk_g3_0
T_3_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_23
T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g3_5
T_17_25_input_2_0
T_17_25_wire_logic_cluster/lc_0/in_2

T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g3_5
T_17_25_input_2_2
T_17_25_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_20
T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counterZ0Z_17
T_12_4_wire_logic_cluster/lc_1/out
T_13_2_sp4_v_t_46
T_10_2_sp4_h_l_5
T_10_2_lc_trk_g0_0
T_10_2_wire_logic_cluster/lc_5/in_1

T_12_4_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_39
T_12_1_lc_trk_g2_7
T_12_1_input_2_3
T_12_1_wire_logic_cluster/lc_3/in_2

T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_51_c_RNOZ0
T_10_2_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g0_5
T_10_2_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_13
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.N_436
T_10_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.pulses2count_9_0_3_12
T_11_9_wire_logic_cluster/lc_7/out
T_11_4_sp12_v_t_22
T_11_6_lc_trk_g2_5
T_11_6_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_514
T_8_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_8
T_10_6_sp4_v_t_45
T_10_9_lc_trk_g0_5
T_10_9_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_37
T_5_2_sp4_h_l_6
T_4_2_lc_trk_g0_6
T_4_2_input_2_4
T_4_2_wire_logic_cluster/lc_4/in_2

T_8_6_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_41
T_10_3_sp4_h_l_4
T_11_3_lc_trk_g2_4
T_11_3_input_2_6
T_11_3_wire_logic_cluster/lc_6/in_2

T_8_6_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_37
T_5_2_sp4_h_l_6
T_4_2_sp4_v_t_43
T_4_4_lc_trk_g2_6
T_4_4_input_2_2
T_4_4_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_8
T_11_6_sp4_h_l_8
T_11_6_lc_trk_g0_5
T_11_6_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_0_12
T_5_5_wire_logic_cluster/lc_3/out
T_5_5_sp4_h_l_11
T_8_5_sp4_v_t_46
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g3_0
T_11_9_input_2_7
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.m21_e_0_cascade_
T_4_20_wire_logic_cluster/lc_1/ltout
T_4_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.m21_e_9
T_4_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g3_2
T_3_20_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_0
T_4_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_1/in_3

T_4_20_wire_logic_cluster/lc_3/out
T_2_20_sp4_h_l_3
T_2_20_lc_trk_g1_6
T_2_20_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.N_708_0
T_5_20_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_37
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_2
T_11_17_sp4_h_l_2
T_14_13_sp4_v_t_39
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_2/cen

T_5_20_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_40
T_3_18_sp4_h_l_11
T_7_18_sp4_h_l_11
T_10_14_sp4_v_t_46
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_0/cen

T_5_20_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_40
T_3_18_sp4_h_l_11
T_7_18_sp4_h_l_11
T_11_18_sp4_h_l_7
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_5_20_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_40
T_3_18_sp4_h_l_11
T_7_18_sp4_h_l_11
T_11_18_sp4_h_l_7
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_5_20_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_37
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_2
T_11_17_sp4_h_l_10
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/cen

T_5_20_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_37
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_2
T_11_17_sp4_h_l_10
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/cen

T_5_20_wire_logic_cluster/lc_6/out
T_6_17_sp4_v_t_37
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_2
T_11_17_sp4_h_l_10
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/cen

T_5_20_wire_logic_cluster/lc_6/out
T_4_20_sp12_h_l_0
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_5_20_wire_logic_cluster/lc_6/out
T_4_20_sp12_h_l_0
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

End 

Net : xy_ki_1_rep1
T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_22_14_sp4_h_l_2
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_14_14_lc_trk_g0_3
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_21_14_sp4_v_t_43
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_3/in_3

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_18_10_sp4_h_l_1
T_21_10_sp4_v_t_36
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_21_14_sp4_v_t_43
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_4/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_22_14_sp4_h_l_2
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_4/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_13_14_sp4_v_t_37
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_1/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_22_14_sp4_h_l_2
T_21_14_sp4_v_t_39
T_21_18_sp4_v_t_47
T_20_19_lc_trk_g3_7
T_20_19_input_2_2
T_20_19_wire_logic_cluster/lc_2/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_17_14_sp4_v_t_41
T_17_16_lc_trk_g2_4
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_14_12_sp4_v_t_37
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_5/in_1

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_21_14_sp4_v_t_43
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_4/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_5/in_1

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_17_14_sp4_v_t_37
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_1/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_14_12_sp4_v_t_37
T_13_14_lc_trk_g0_0
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_15_15_lc_trk_g2_7
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_21_14_sp4_v_t_43
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_5/in_3

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_17_14_sp4_v_t_41
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_1/in_1

T_16_12_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_40
T_16_14_lc_trk_g1_0
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_45
T_15_17_lc_trk_g2_0
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_15_12_sp4_h_l_0
T_14_12_sp4_v_t_37
T_14_16_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_40
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_47
T_20_19_lc_trk_g1_2
T_20_19_input_2_3
T_20_19_wire_logic_cluster/lc_3/in_2

T_16_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_36
T_14_14_sp4_h_l_6
T_18_14_sp4_h_l_6
T_21_10_sp4_v_t_37
T_21_12_lc_trk_g2_0
T_21_12_input_2_0
T_21_12_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_1
T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g0_0
T_4_20_wire_logic_cluster/lc_1/in_1

T_4_20_wire_logic_cluster/lc_0/out
T_1_20_sp12_h_l_0
T_2_20_lc_trk_g0_4
T_2_20_input_2_2
T_2_20_wire_logic_cluster/lc_2/in_2

End 

Net : alt_kp_2
T_5_19_wire_logic_cluster/lc_2/out
T_5_18_sp4_v_t_36
T_2_22_sp4_h_l_1
T_1_22_sp4_v_t_42
T_0_24_lc_trk_g0_7
T_0_24_wire_mult/lc_2/in_3

End 

Net : pid_front.error_d_reg_fast_esr_RNISQ181Z0Z_12_cascade_
T_15_28_wire_logic_cluster/lc_0/ltout
T_15_28_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_regZ0Z_25
T_15_12_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acumm_13_i_0_tz_7
T_13_7_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_44
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_0/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_44
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_1/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g0_6
T_14_7_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_486
T_11_3_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_36
T_9_1_sp4_h_l_7
T_5_1_sp4_h_l_10
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_2/in_0

T_11_3_wire_logic_cluster/lc_4/out
T_9_3_sp4_h_l_5
T_5_3_sp4_h_l_8
T_4_3_sp4_v_t_39
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_4/out
T_9_3_sp4_h_l_5
T_5_3_sp4_h_l_8
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.N_486_18
T_12_1_wire_logic_cluster/lc_2/out
T_12_1_sp4_h_l_9
T_11_1_sp4_v_t_38
T_11_3_lc_trk_g2_3
T_11_3_wire_logic_cluster/lc_4/in_1

T_12_1_wire_logic_cluster/lc_2/out
T_12_1_sp4_h_l_9
T_11_1_sp4_v_t_38
T_11_3_lc_trk_g2_3
T_11_3_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_a2_18_11
T_12_1_wire_logic_cluster/lc_4/out
T_12_1_lc_trk_g1_4
T_12_1_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_510_cascade_
T_13_19_wire_logic_cluster/lc_0/ltout
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_3
T_16_4_wire_logic_cluster/lc_4/cout
T_16_4_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_regZ0Z_17
T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_19_lc_trk_g2_7
T_1_19_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_44
T_2_8_sp4_v_t_44
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_206_cascade_
T_21_14_wire_logic_cluster/lc_2/ltout
T_21_14_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_10
T_8_14_wire_logic_cluster/lc_2/cout
T_8_14_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_reg_prevZ0Z_8
T_4_17_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_44
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_1/in_1

T_4_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g2_4
T_4_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHM_0Z0Z_12
T_3_15_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g2_6
T_3_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.pid_preregZ0Z_19
T_4_15_wire_logic_cluster/lc_4/out
T_5_11_sp4_v_t_44
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.N_868_0
T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_24_8_sp12_v_t_22
T_24_9_sp4_v_t_44
T_23_11_lc_trk_g0_2
T_23_11_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_15_8_sp4_h_l_2
T_19_8_sp4_h_l_10
T_23_8_sp4_h_l_6
T_23_8_lc_trk_g1_3
T_23_8_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_24_8_sp12_v_t_22
T_24_11_lc_trk_g2_2
T_24_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_24_8_sp12_v_t_22
T_24_11_lc_trk_g2_2
T_24_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_24_8_sp12_v_t_22
T_24_11_lc_trk_g2_2
T_24_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_24_8_sp12_v_t_22
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_24_8_sp12_v_t_22
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_2
T_24_9_lc_trk_g2_2
T_24_9_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_2
T_24_9_lc_trk_g2_2
T_24_9_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_2
T_24_9_lc_trk_g2_2
T_24_9_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_2
T_24_9_lc_trk_g2_2
T_24_9_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_23_9_sp4_h_l_2
T_24_9_lc_trk_g2_2
T_24_9_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_23_8_sp4_h_l_10
T_22_8_lc_trk_g0_2
T_22_8_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_23_8_sp4_h_l_10
T_22_8_lc_trk_g0_2
T_22_8_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_10_sp4_v_t_38
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_10_sp4_v_t_38
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_10_sp4_v_t_38
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_10_sp4_v_t_38
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_10_sp4_v_t_38
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_10_sp4_v_t_38
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_25_6_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_22_9_sp4_v_t_39
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_42
T_21_11_lc_trk_g2_2
T_21_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_42
T_21_11_lc_trk_g2_2
T_21_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_42
T_21_11_lc_trk_g2_2
T_21_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_42
T_21_11_lc_trk_g2_2
T_21_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_42
T_21_11_lc_trk_g2_2
T_21_11_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_42
T_21_9_lc_trk_g0_2
T_21_9_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_42
T_21_9_lc_trk_g0_2
T_21_9_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_42
T_21_7_lc_trk_g2_2
T_21_7_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_42
T_21_7_lc_trk_g2_2
T_21_7_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_42
T_21_7_lc_trk_g2_2
T_21_7_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_21_6_sp4_v_t_42
T_21_7_lc_trk_g2_2
T_21_7_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_22_10_sp4_h_l_3
T_23_10_lc_trk_g3_3
T_23_10_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_0
T_23_13_sp4_h_l_3
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_6
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_0
T_23_13_sp4_h_l_3
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_18_10_lc_trk_g0_2
T_18_10_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_18_10_sp4_h_l_7
T_18_10_lc_trk_g0_2
T_18_10_wire_logic_cluster/lc_3/cen

End 

Net : pid_side.state_RNIL5IFZ0Z_0
T_14_13_wire_logic_cluster/lc_5/out
T_14_11_sp4_v_t_39
T_15_11_sp4_h_l_2
T_18_7_sp4_v_t_39
T_18_8_lc_trk_g3_7
T_18_8_wire_logic_cluster/lc_3/in_1

End 

Net : xy_ki_3_rep1
T_22_14_wire_logic_cluster/lc_3/out
T_16_14_sp12_h_l_1
T_4_14_sp12_h_l_1
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_16_14_sp12_h_l_1
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_15_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_6
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_15_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_22_17_sp4_v_t_38
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_15_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_18_17_sp4_v_t_44
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_18_13_sp4_v_t_39
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_6
T_16_13_lc_trk_g2_6
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_22_17_sp4_v_t_38
T_21_18_lc_trk_g2_6
T_21_18_input_2_4
T_21_18_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_18_13_sp4_v_t_39
T_18_16_lc_trk_g0_7
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_17_sp4_h_l_8
T_18_17_sp4_v_t_39
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_5/in_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_17_sp4_h_l_8
T_18_17_sp4_v_t_39
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_6
T_14_13_sp4_v_t_43
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_6
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_9
T_15_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_3/out
T_16_14_sp12_h_l_1
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_6
T_14_13_sp4_v_t_43
T_14_16_lc_trk_g1_3
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_13_sp4_h_l_3
T_15_13_sp4_h_l_6
T_18_13_sp4_v_t_46
T_18_16_lc_trk_g0_6
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_38
T_19_17_sp4_h_l_8
T_18_17_sp4_v_t_39
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_536_1
T_14_14_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_38
T_12_16_sp4_h_l_8
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_reset_i_a2_3_4_cascade_
T_14_5_wire_logic_cluster/lc_3/ltout
T_14_5_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_13
T_8_19_wire_logic_cluster/lc_5/cout
T_8_19_wire_logic_cluster/lc_6/in_3

Net : pid_side.N_593
T_14_5_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g3_4
T_14_5_input_2_1
T_14_5_wire_logic_cluster/lc_1/in_2

T_14_5_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g3_4
T_13_4_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_631
T_14_5_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g3_1
T_13_4_wire_logic_cluster/lc_3/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g1_1
T_14_5_wire_logic_cluster/lc_7/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g3_1
T_13_4_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g3_1
T_13_4_input_2_6
T_13_4_wire_logic_cluster/lc_6/in_2

T_14_5_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g3_1
T_13_4_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_7
T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g0_4
T_5_14_input_2_6
T_5_14_wire_logic_cluster/lc_6/in_2

T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g0_4
T_5_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.N_549_cascade_
T_17_14_wire_logic_cluster/lc_1/ltout
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : xy_kd_0
T_22_21_wire_logic_cluster/lc_4/out
T_23_20_sp4_v_t_41
T_24_24_sp4_h_l_4
T_25_24_lc_trk_g3_4
T_25_24_wire_mult/lc_0/in_3

T_22_21_wire_logic_cluster/lc_4/out
T_23_20_sp4_v_t_41
T_23_16_sp4_v_t_41
T_24_16_sp4_h_l_4
T_25_16_lc_trk_g3_4
T_25_16_wire_mult/lc_0/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_4
T_8_18_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_41
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/in_3

T_8_18_wire_logic_cluster/lc_4/out
T_8_18_lc_trk_g3_4
T_8_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_regZ0Z_16
T_1_10_wire_logic_cluster/lc_2/out
T_0_10_sp4_h_l_12
T_2_10_sp4_v_t_43
T_2_14_sp4_v_t_44
T_2_18_lc_trk_g0_1
T_2_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611Z0Z_9_cascade_
T_1_18_wire_logic_cluster/lc_4/ltout
T_1_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_0_3_cascade_
T_5_12_wire_logic_cluster/lc_0/ltout
T_5_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_15
T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g2_1
T_17_23_wire_logic_cluster/lc_0/in_3

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g2_1
T_17_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_regZ0Z_14
T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_12_sp4_v_t_41
T_2_16_sp4_h_l_10
T_3_16_lc_trk_g3_2
T_3_16_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_12_sp4_v_t_41
T_2_16_sp4_h_l_10
T_3_16_lc_trk_g3_2
T_3_16_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_12_sp4_v_t_41
T_2_16_sp4_h_l_10
T_3_16_lc_trk_g3_2
T_3_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHM_0Z0Z_15
T_3_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHMZ0Z_14
T_3_16_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g0_3
T_3_16_wire_logic_cluster/lc_0/in_1

T_3_16_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g0_3
T_3_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_reg_9_sn_sn_15
T_15_12_wire_logic_cluster/lc_6/out
T_14_12_sp12_h_l_0
T_20_12_lc_trk_g1_7
T_20_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHM_0Z0Z_16
T_1_19_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_regZ0Z_16
T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_11_sp12_v_t_23
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_11_sp12_v_t_23
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_11_sp12_v_t_23
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_374_cascade_
T_11_3_wire_logic_cluster/lc_6/ltout
T_11_3_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_19
T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_0/in_3

T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_2/in_3

End 

Net : xy_ki_0_rep2
T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_2/in_1

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_4/in_1

T_16_12_wire_logic_cluster/lc_2/out
T_14_12_sp4_h_l_1
T_13_12_sp4_v_t_36
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_37
T_18_15_sp4_h_l_6
T_22_15_sp4_h_l_2
T_21_15_lc_trk_g0_2
T_21_15_wire_logic_cluster/lc_6/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_17_13_sp4_h_l_9
T_21_13_sp4_h_l_0
T_20_13_lc_trk_g0_0
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_3/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_7/in_3

T_16_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_3/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_14_12_sp4_h_l_1
T_13_12_sp4_v_t_36
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_1/in_1

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_3/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_13_17_sp4_h_l_3
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_2/in_1

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_17_13_sp4_h_l_9
T_20_9_sp4_v_t_44
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_5/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_3/in_3

T_16_12_wire_logic_cluster/lc_2/out
T_14_12_sp4_h_l_1
T_13_12_sp4_v_t_36
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_17_13_sp4_h_l_9
T_21_13_sp4_h_l_0
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_4/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_7/in_1

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_20_14_sp4_h_l_9
T_23_10_sp4_v_t_38
T_22_12_lc_trk_g0_3
T_22_12_wire_logic_cluster/lc_1/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_17_13_sp4_h_l_9
T_21_13_sp4_h_l_0
T_21_13_lc_trk_g0_5
T_21_13_wire_logic_cluster/lc_3/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_2_sp12_v_t_23
T_17_14_sp12_h_l_0
T_16_14_sp4_h_l_1
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_3

T_16_12_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_37
T_18_15_sp4_h_l_6
T_21_11_sp4_v_t_37
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.counterZ0Z_16
T_12_4_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_45
T_9_2_sp4_h_l_2
T_10_2_lc_trk_g2_2
T_10_2_wire_logic_cluster/lc_5/in_3

T_12_4_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_45
T_12_0_span4_vert_17
T_12_1_lc_trk_g0_1
T_12_1_wire_logic_cluster/lc_3/in_0

T_12_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_p_regZ0Z_12
T_1_23_wire_logic_cluster/lc_3/out
T_1_19_sp4_v_t_43
T_1_15_sp4_v_t_39
T_2_15_sp4_h_l_7
T_3_15_lc_trk_g2_7
T_3_15_wire_logic_cluster/lc_3/in_0

T_1_23_wire_logic_cluster/lc_3/out
T_1_19_sp4_v_t_43
T_1_15_sp4_v_t_39
T_2_15_sp4_h_l_7
T_3_15_lc_trk_g2_7
T_3_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_i_acumm7lto12
T_3_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_4/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g1_3
T_3_20_wire_logic_cluster/lc_3/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g2_3
T_2_19_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.m21_e_2_cascade_
T_3_19_wire_logic_cluster/lc_4/ltout
T_3_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_2
T_16_4_wire_logic_cluster/lc_3/cout
T_16_4_wire_logic_cluster/lc_4/in_3

Net : pid_side.N_601
T_14_8_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_37
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_37
T_14_7_lc_trk_g2_5
T_14_7_input_2_1
T_14_7_wire_logic_cluster/lc_1/in_2

T_14_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g2_4
T_13_8_wire_logic_cluster/lc_3/in_3

T_14_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g2_4
T_13_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_10
T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g3_2
T_3_19_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g3_2
T_3_19_wire_logic_cluster/lc_0/in_3

T_3_19_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_11
T_1_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_1/in_1

T_1_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_16
T_15_4_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g1_7
T_15_4_wire_logic_cluster/lc_5/in_1

T_15_4_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g1_7
T_15_3_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_9
T_8_14_wire_logic_cluster/lc_1/cout
T_8_14_wire_logic_cluster/lc_2/in_3

Net : pid_alt.N_9_0
T_3_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g3_5
T_2_20_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g3_5
T_2_20_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g2_5
T_3_20_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g3_5
T_2_19_input_2_6
T_2_19_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.N_159
T_2_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_3/in_0

T_2_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_2/in_1

T_2_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acumm_prereg_esr_RNICB6L2Z0Z_5
T_2_20_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g3_1
T_2_20_wire_logic_cluster/lc_5/in_3

End 

Net : xy_kd_6
T_22_21_wire_logic_cluster/lc_2/out
T_23_20_sp4_v_t_37
T_24_24_sp4_h_l_6
T_25_24_lc_trk_g3_6
T_25_24_wire_mult/lc_6/in_3

T_22_21_wire_logic_cluster/lc_2/out
T_23_20_sp4_v_t_37
T_23_16_sp4_v_t_37
T_24_16_sp4_h_l_5
T_25_16_lc_trk_g2_5
T_25_16_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHMZ0Z_10_cascade_
T_1_17_wire_logic_cluster/lc_3/ltout
T_1_17_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_8
T_8_19_wire_logic_cluster/lc_0/out
T_8_20_lc_trk_g1_0
T_8_20_wire_logic_cluster/lc_3/in_0

T_8_19_wire_logic_cluster/lc_0/out
T_8_19_lc_trk_g3_0
T_8_19_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_254_i_i
T_8_3_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_input_2_7
T_9_3_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_285
T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_14_6_sp4_v_t_43
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_5/in_1

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_14_6_sp4_v_t_43
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_1/in_3

T_13_3_wire_logic_cluster/lc_5/out
T_14_2_sp4_v_t_43
T_14_6_sp4_v_t_43
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_i_reg_9_sn_sn_15
T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_45
T_19_17_sp4_v_t_45
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_15
T_7_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_12
T_8_19_wire_logic_cluster/lc_4/cout
T_8_19_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_a2_18_10
T_12_1_wire_logic_cluster/lc_3/out
T_12_1_lc_trk_g2_3
T_12_1_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_17
T_4_15_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_45
T_5_13_lc_trk_g2_5
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.un1_sink_data_valid_2_0_0
T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_6_15_sp4_h_l_7
T_5_15_sp4_v_t_42
T_5_19_sp4_v_t_38
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_1/cen

T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_6_15_sp4_h_l_7
T_5_15_sp4_v_t_42
T_5_18_lc_trk_g0_2
T_5_18_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_6_15_sp4_h_l_7
T_5_15_sp4_v_t_42
T_5_18_lc_trk_g0_2
T_5_18_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_6_15_sp4_h_l_7
T_5_15_sp4_v_t_42
T_5_18_lc_trk_g0_2
T_5_18_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_p_regZ0Z_14
T_1_23_wire_logic_cluster/lc_5/out
T_1_16_sp12_v_t_22
T_2_16_sp12_h_l_1
T_3_16_lc_trk_g1_5
T_3_16_wire_logic_cluster/lc_3/in_3

T_1_23_wire_logic_cluster/lc_5/out
T_1_16_sp12_v_t_22
T_2_16_sp12_h_l_1
T_3_16_lc_trk_g1_5
T_3_16_wire_logic_cluster/lc_4/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_9
T_8_19_wire_logic_cluster/lc_1/out
T_8_20_lc_trk_g0_1
T_8_20_input_2_3
T_8_20_wire_logic_cluster/lc_3/in_2

T_8_19_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g3_1
T_8_19_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIJMMDZ0_cascade_
T_11_3_wire_logic_cluster/lc_2/ltout
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_1_4_cascade_
T_4_11_wire_logic_cluster/lc_1/ltout
T_4_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.pid_preregZ0Z_8
T_4_14_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_39
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_1/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_11_sp4_v_t_43
T_5_12_lc_trk_g2_3
T_5_12_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_39
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.pid_preregZ0Z_7
T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_37
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_41
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_37
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_5/in_3

End 

Net : debug_CH1_0A_c
T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g1_6
T_9_21_wire_logic_cluster/lc_7/in_0

T_9_21_wire_logic_cluster/lc_6/out
T_8_21_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_12_13_sp4_h_l_5
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_3/in_0

T_9_21_wire_logic_cluster/lc_6/out
T_8_21_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_12_13_sp4_h_l_5
T_14_13_lc_trk_g2_0
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_44
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_45
T_10_12_sp4_h_l_1
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_3/in_3

T_9_21_wire_logic_cluster/lc_6/out
T_8_21_sp4_h_l_4
T_12_21_sp4_h_l_7
T_15_17_sp4_v_t_36
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_6/out
T_8_21_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_12_13_sp4_h_l_5
T_12_13_lc_trk_g0_0
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_44
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_45
T_10_12_sp4_h_l_1
T_14_12_sp4_h_l_4
T_17_12_sp4_v_t_41
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_6/out
T_8_21_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_13_sp4_v_t_37
T_12_13_sp4_h_l_5
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_37
T_11_22_sp4_h_l_6
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_4/in_3

T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g1_6
T_9_21_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_44
T_9_16_sp4_v_t_40
T_9_12_sp4_v_t_45
T_6_12_sp4_h_l_2
T_5_8_sp4_v_t_39
T_5_4_sp4_v_t_39
T_5_0_span4_vert_40
T_5_0_lc_trk_g0_0
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : ppm_encoder_1.N_295_i_0
T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_sp4_v_t_47
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_sp4_v_t_47
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_sp4_v_t_47
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_sp4_v_t_47
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_19
T_8_0_span4_vert_43
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_7_1_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_19
T_8_0_span4_vert_43
T_9_4_sp4_h_l_6
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_19
T_8_0_span4_vert_43
T_9_4_sp4_h_l_6
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_8_0_span4_vert_19
T_8_0_span4_vert_43
T_9_4_sp4_h_l_6
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_1/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_1
T_11_2_sp4_v_t_43
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_0/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_1
T_11_2_sp4_v_t_43
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_0/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_1
T_11_2_sp4_v_t_43
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_0/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_lc_trk_g0_2
T_11_2_wire_logic_cluster/lc_7/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_lc_trk_g0_2
T_11_2_wire_logic_cluster/lc_7/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_lc_trk_g0_2
T_11_2_wire_logic_cluster/lc_7/cen

T_7_1_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_18
T_8_2_sp4_h_l_7
T_12_2_sp4_h_l_10
T_11_2_lc_trk_g0_2
T_11_2_wire_logic_cluster/lc_7/cen

T_7_1_wire_logic_cluster/lc_1/out
T_3_1_sp12_h_l_1
T_11_1_lc_trk_g0_2
T_11_1_wire_logic_cluster/lc_3/cen

T_7_1_wire_logic_cluster/lc_1/out
T_3_1_sp12_h_l_1
T_11_1_lc_trk_g0_2
T_11_1_wire_logic_cluster/lc_3/cen

T_7_1_wire_logic_cluster/lc_1/out
T_3_1_sp12_h_l_1
T_11_1_lc_trk_g0_2
T_11_1_wire_logic_cluster/lc_3/cen

T_7_1_wire_logic_cluster/lc_1/out
T_3_1_sp12_h_l_1
T_11_1_lc_trk_g0_2
T_11_1_wire_logic_cluster/lc_3/cen

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa_0
T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_13_18_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_i_regZ0Z_17
T_1_11_wire_logic_cluster/lc_5/out
T_1_10_sp4_v_t_42
T_1_14_sp4_v_t_38
T_2_18_sp4_h_l_3
T_2_18_lc_trk_g0_6
T_2_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.state_ns_0
T_14_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_3
T_11_9_sp4_v_t_45
T_11_5_sp4_v_t_45
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_1/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_3
T_11_9_sp4_v_t_45
T_11_5_sp4_v_t_45
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_17_9_sp4_v_t_46
T_16_11_lc_trk_g2_3
T_16_11_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_17_9_sp4_v_t_46
T_16_11_lc_trk_g2_3
T_16_11_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_i_acumm_13_i_o2_0_10_3
T_15_26_wire_logic_cluster/lc_2/out
T_15_26_sp4_h_l_9
T_18_22_sp4_v_t_38
T_17_24_lc_trk_g0_3
T_17_24_input_2_1
T_17_24_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_227
T_17_24_wire_logic_cluster/lc_1/out
T_17_22_sp4_v_t_47
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_1/in_3

T_17_24_wire_logic_cluster/lc_1/out
T_17_22_sp4_v_t_47
T_17_18_sp4_v_t_36
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_7/in_3

T_17_24_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_38
T_15_20_sp4_h_l_3
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_3/in_3

T_17_24_wire_logic_cluster/lc_1/out
T_17_22_sp4_v_t_47
T_17_18_sp4_v_t_36
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_0/in_0

T_17_24_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_38
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_6/in_3

T_17_24_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_38
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_0/in_3

T_17_24_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_38
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_i_acumm_13_i_o2_0_8_3
T_15_4_wire_logic_cluster/lc_0/out
T_15_4_sp4_h_l_5
T_14_0_span4_vert_47
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IM_0Z0Z_17
T_1_19_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g3_1
T_1_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511Z0Z_5_cascade_
T_3_14_wire_logic_cluster/lc_1/ltout
T_3_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_600_cascade_
T_16_19_wire_logic_cluster/lc_1/ltout
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_21
T_15_4_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g1_3
T_15_4_wire_logic_cluster/lc_0/in_0

T_15_4_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g1_3
T_15_3_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.pid_preregZ0Z_9
T_4_14_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_41
T_4_11_lc_trk_g2_1
T_4_11_input_2_1
T_4_11_wire_logic_cluster/lc_1/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_45
T_5_12_lc_trk_g2_5
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_41
T_4_11_lc_trk_g2_1
T_4_11_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_20
T_3_21_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.N_431
T_7_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_11
T_9_6_lc_trk_g3_6
T_9_6_input_2_5
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_3_11
T_9_6_wire_logic_cluster/lc_5/out
T_10_4_sp4_v_t_38
T_11_4_sp4_h_l_3
T_11_4_lc_trk_g0_6
T_11_4_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_8
T_8_14_wire_logic_cluster/lc_0/cout
T_8_14_wire_logic_cluster/lc_1/in_3

Net : alt_kp_1
T_2_23_wire_logic_cluster/lc_2/out
T_2_20_sp4_v_t_44
T_0_24_sp4_h_l_20
T_0_24_lc_trk_g3_1
T_0_24_wire_mult/mult/B_1

End 

Net : pid_side_N_174
T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g0_1
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_6/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_2
T_19_13_sp4_v_t_39
T_20_17_sp4_h_l_8
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_15_15_sp4_v_t_43
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_15_15_sp4_v_t_47
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_15_15_sp4_v_t_43
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_7/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_2
T_19_13_sp4_v_t_39
T_20_17_sp4_h_l_8
T_21_17_lc_trk_g2_0
T_21_17_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_2
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_23
T_15_4_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g0_4
T_15_4_input_2_0
T_15_4_wire_logic_cluster/lc_0/in_2

T_15_4_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g0_4
T_15_3_input_2_2
T_15_3_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_13
T_2_15_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_7/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g0_0
T_3_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_19
T_15_4_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g0_1
T_15_4_wire_logic_cluster/lc_0/in_1

T_15_4_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g0_1
T_15_3_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_15
T_15_4_wire_logic_cluster/lc_6/out
T_15_4_lc_trk_g2_6
T_15_4_wire_logic_cluster/lc_5/in_3

T_15_4_wire_logic_cluster/lc_6/out
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611_0Z0Z_9_cascade_
T_4_17_wire_logic_cluster/lc_1/ltout
T_4_17_wire_logic_cluster/lc_2/in_2

End 

Net : alt_kp_5
T_3_22_wire_logic_cluster/lc_4/out
T_3_20_sp4_v_t_37
T_0_24_sp4_h_l_0
T_0_24_lc_trk_g1_5
T_0_24_wire_mult/lc_5/in_3

End 

Net : pid_front.N_483
T_16_21_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_43
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_43
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_43
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_11
T_8_19_wire_logic_cluster/lc_3/cout
T_8_19_wire_logic_cluster/lc_4/in_3

Net : alt_ki_4
T_3_10_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_36
T_1_8_sp4_h_l_1
T_0_8_sp4_v_t_42
T_0_11_lc_trk_g1_2
T_0_11_wire_mult/lc_4/in_3

End 

Net : alt_kp_3
T_2_23_wire_logic_cluster/lc_3/out
T_2_20_sp4_v_t_46
T_0_24_sp4_h_l_22
T_0_24_lc_trk_g3_3
T_0_24_wire_mult/lc_3/in_3

End 

Net : ppm_encoder_1.counterZ0Z_18
T_12_4_wire_logic_cluster/lc_2/out
T_12_1_sp4_v_t_44
T_11_2_lc_trk_g3_4
T_11_2_wire_logic_cluster/lc_4/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_4/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_0/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNOZ0
T_11_2_wire_logic_cluster/lc_4/out
T_10_2_lc_trk_g2_4
T_10_2_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.stateZ0Z_0
T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_13_10_sp12_v_t_23
T_13_8_sp4_v_t_47
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_41
T_14_17_sp4_v_t_41
T_14_13_sp4_v_t_41
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_1/in_0

T_13_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_41
T_11_25_sp4_h_l_4
T_7_25_sp4_h_l_7
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_41
T_11_21_sp4_h_l_10
T_15_21_sp4_h_l_1
T_17_21_lc_trk_g3_4
T_17_21_input_2_5
T_17_21_wire_logic_cluster/lc_5/in_2

T_13_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_41
T_11_21_sp4_h_l_10
T_15_21_sp4_h_l_1
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_14_22_sp4_h_l_8
T_13_22_sp4_v_t_39
T_12_24_lc_trk_g0_2
T_12_24_input_2_4
T_12_24_wire_logic_cluster/lc_4/in_2

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_3/in_0

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.state_RNIVIRQZ0Z_0
T_12_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_5
T_4_13_wire_logic_cluster/lc_6/cout
T_4_13_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_i_regZ0Z_18
T_1_10_wire_logic_cluster/lc_6/out
T_0_10_sp4_h_l_4
T_3_10_sp4_v_t_44
T_3_14_sp4_v_t_44
T_2_18_lc_trk_g2_1
T_2_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.pid_preregZ0Z_6
T_4_13_wire_logic_cluster/lc_7/out
T_4_10_sp4_v_t_38
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_1/in_3

T_4_13_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_5/in_3

T_4_13_wire_logic_cluster/lc_7/out
T_4_10_sp4_v_t_38
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_d_regZ0Z_18
T_1_5_wire_logic_cluster/lc_5/out
T_0_5_sp12_h_l_14
T_4_5_sp12_v_t_22
T_0_17_sp12_h_l_14
T_3_17_lc_trk_g0_6
T_3_17_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_5/out
T_0_5_sp12_h_l_14
T_4_5_sp12_v_t_22
T_0_17_sp12_h_l_14
T_3_17_lc_trk_g0_6
T_3_17_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_43
T_2_8_sp4_v_t_43
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IM_0Z0Z_18
T_3_17_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g2_6
T_3_17_input_2_0
T_3_17_wire_logic_cluster/lc_0/in_2

End 

Net : alt_kp_0
T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_1_24_sp4_h_l_11
T_0_24_lc_trk_g0_3
T_0_24_wire_mult/lc_0/in_3

End 

Net : pid_front.error_p_regZ0Z_0
T_16_27_wire_logic_cluster/lc_1/out
T_16_23_sp4_v_t_39
T_13_23_sp4_h_l_2
T_13_23_lc_trk_g0_7
T_13_23_wire_logic_cluster/lc_0/in_1

T_16_27_wire_logic_cluster/lc_1/out
T_16_23_sp4_v_t_39
T_13_23_sp4_h_l_8
T_13_23_lc_trk_g1_5
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGDHM_0Z0Z_11_cascade_
T_1_17_wire_logic_cluster/lc_1/ltout
T_1_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611_0Z0Z_8_cascade_
T_5_14_wire_logic_cluster/lc_1/ltout
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_7
T_4_20_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_2/in_0

T_4_20_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/in_1

T_4_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_41
T_2_19_sp4_h_l_10
T_2_19_lc_trk_g0_7
T_2_19_input_2_3
T_2_19_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_0_11
T_7_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_1
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHMZ0Z_16
T_1_19_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_2/in_3

T_1_19_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_0/in_3

End 

Net : alt_kp_7
T_3_22_wire_logic_cluster/lc_5/out
T_3_20_sp4_v_t_39
T_0_24_sp4_h_l_7
T_0_24_lc_trk_g0_2
T_0_24_wire_mult/mult/B_7

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_16
T_10_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g3_3
T_9_4_input_2_0
T_9_4_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_acumm_13_i_o2_0_7_3
T_16_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_45
T_17_22_sp4_v_t_41
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.state_1_0_0
T_5_16_wire_logic_cluster/lc_7/out
T_5_11_sp12_v_t_22
T_5_0_span12_vert_21
T_5_10_lc_trk_g2_2
T_5_10_wire_logic_cluster/lc_0/cen

End 

Net : dron_frame_decoder_1.N_716_0
T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_i_acumm7lto5
T_4_20_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_2/in_1

T_4_20_wire_logic_cluster/lc_7/out
T_3_20_sp4_h_l_6
T_2_16_sp4_v_t_46
T_2_20_lc_trk_g0_3
T_2_20_input_2_1
T_2_20_wire_logic_cluster/lc_1/in_2

T_4_20_wire_logic_cluster/lc_7/out
T_3_20_sp4_h_l_6
T_2_20_lc_trk_g0_6
T_2_20_input_2_4
T_2_20_wire_logic_cluster/lc_4/in_2

T_4_20_wire_logic_cluster/lc_7/out
T_3_20_sp4_h_l_6
T_2_16_sp4_v_t_43
T_2_19_lc_trk_g0_3
T_2_19_input_2_7
T_2_19_wire_logic_cluster/lc_7/in_2

T_4_20_wire_logic_cluster/lc_7/out
T_3_20_sp4_h_l_6
T_2_20_sp4_v_t_43
T_2_21_lc_trk_g2_3
T_2_21_input_2_5
T_2_21_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_8_14_0_
T_8_14_wire_logic_cluster/carry_in_mux/cout
T_8_14_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_17
T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_15
T_5_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_0/in_1

T_5_20_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_39
T_2_16_sp4_h_l_2
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IM_0Z0Z_19
T_3_17_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g0_4
T_3_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_p_regZ0Z_19
T_1_22_wire_logic_cluster/lc_1/out
T_0_22_sp4_h_l_10
T_4_22_sp4_h_l_6
T_0_22_sp4_h_l_2
T_3_18_sp4_v_t_39
T_3_14_sp4_v_t_40
T_3_17_lc_trk_g0_0
T_3_17_wire_logic_cluster/lc_4/in_0

T_1_22_wire_logic_cluster/lc_1/out
T_0_22_sp4_h_l_10
T_4_22_sp4_h_l_6
T_0_22_sp4_h_l_2
T_3_18_sp4_v_t_39
T_4_18_sp4_h_l_2
T_3_18_lc_trk_g0_2
T_3_18_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_0
T_9_4_wire_logic_cluster/lc_5/out
T_10_3_sp4_v_t_43
T_11_3_sp4_h_l_6
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_7/in_1

End 

Net : alt_kd_5
T_2_9_wire_logic_cluster/lc_5/out
T_1_9_sp4_h_l_2
T_0_5_sp4_v_t_42
T_0_6_lc_trk_g2_2
T_0_6_wire_mult/lc_5/in_3

End 

Net : pid_side_N_496_cascade_
T_21_14_wire_logic_cluster/lc_5/ltout
T_21_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHM_0Z0Z_14
T_3_16_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g0_4
T_3_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.N_633_cascade_
T_16_20_wire_logic_cluster/lc_3/ltout
T_16_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_251
T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_14
T_4_16_wire_logic_cluster/lc_2/out
T_5_16_sp4_h_l_4
T_4_16_sp4_v_t_41
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_4/in_3

T_4_16_wire_logic_cluster/lc_2/out
T_5_16_sp4_h_l_4
T_4_16_sp4_v_t_41
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_regZ0Z_27
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_20
T_15_4_wire_logic_cluster/lc_2/out
T_15_4_lc_trk_g3_2
T_15_4_wire_logic_cluster/lc_0/in_3

T_15_4_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g1_2
T_15_3_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_i_acumm_prereg_esr_RNIFJA3Z0Z_14_cascade_
T_3_20_wire_logic_cluster/lc_4/ltout
T_3_20_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_10
T_8_19_wire_logic_cluster/lc_2/cout
T_8_19_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_a2_18_9
T_12_1_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g3_5
T_12_1_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_17
T_12_4_wire_logic_cluster/lc_1/cout
T_12_4_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_reset_0_i
T_5_12_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_43
T_5_12_sp4_v_t_44
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_43
T_5_12_sp4_v_t_44
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_43
T_5_12_sp4_v_t_44
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_39
T_3_11_sp4_h_l_8
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_0_12_sp12_h_l_2
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_0_12_sp12_h_l_2
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_0_12_sp12_h_l_2
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/s_r

T_5_12_wire_logic_cluster/lc_3/out
T_0_12_sp12_h_l_2
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/s_r

End 

Net : xy_ki_2_rep1
T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_5/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_13_13_sp12_v_t_22
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_1/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_2/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_4/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_2/in_3

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_23_13_sp4_v_t_46
T_23_14_lc_trk_g3_6
T_23_14_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g2_7
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_6/in_3

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_17_sp4_v_t_43
T_18_19_lc_trk_g1_6
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_17_sp4_v_t_43
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_4/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_5/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_43
T_17_11_sp4_h_l_11
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_5/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_47
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_5/in_3

T_16_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_17_19_lc_trk_g1_4
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_16_13_wire_logic_cluster/lc_7/out
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_15_17_sp4_v_t_40
T_14_19_lc_trk_g0_5
T_14_19_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_16_13_lc_trk_g0_6
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

T_16_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g1_4
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_p_regZ0Z_18
T_1_22_wire_logic_cluster/lc_0/out
T_1_22_sp4_h_l_5
T_0_18_sp4_v_t_40
T_1_18_sp4_h_l_5
T_4_14_sp4_v_t_40
T_3_17_lc_trk_g3_0
T_3_17_wire_logic_cluster/lc_6/in_1

T_1_22_wire_logic_cluster/lc_0/out
T_1_22_sp4_h_l_5
T_0_18_sp4_v_t_40
T_1_18_sp4_h_l_5
T_4_14_sp4_v_t_40
T_3_17_lc_trk_g3_0
T_3_17_input_2_1
T_3_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_16
T_11_1_wire_logic_cluster/lc_6/out
T_10_2_lc_trk_g1_6
T_10_2_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_386
T_13_5_wire_logic_cluster/lc_4/out
T_12_5_sp4_h_l_0
T_14_5_lc_trk_g2_5
T_14_5_wire_logic_cluster/lc_7/in_0

T_13_5_wire_logic_cluster/lc_4/out
T_12_5_sp4_h_l_0
T_14_5_lc_trk_g2_5
T_14_5_wire_logic_cluster/lc_5/in_0

T_13_5_wire_logic_cluster/lc_4/out
T_12_5_sp4_h_l_0
T_14_5_lc_trk_g2_5
T_14_5_wire_logic_cluster/lc_2/in_3

T_13_5_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g1_4
T_13_4_wire_logic_cluster/lc_5/in_0

T_13_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_1/in_0

T_13_5_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g1_4
T_13_4_input_2_7
T_13_4_wire_logic_cluster/lc_7/in_2

T_13_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_input_2_3
T_12_6_wire_logic_cluster/lc_3/in_2

T_13_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_input_2_5
T_12_6_wire_logic_cluster/lc_5/in_2

T_13_5_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g1_4
T_13_4_wire_logic_cluster/lc_6/in_3

T_13_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_0/in_3

T_13_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_2/in_3

T_13_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_4
T_4_13_wire_logic_cluster/lc_5/cout
T_4_13_wire_logic_cluster/lc_6/in_3

Net : scaler_4.debug_CH3_20A_c_0
T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_4_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_7_10_sp4_v_t_38
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_0/cen

T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_7_10_sp4_v_t_38
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_0/cen

T_10_14_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_46
T_7_15_sp4_h_l_11
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_1/cen

End 

Net : pid_alt.error_i_regZ0Z_19
T_1_10_wire_logic_cluster/lc_5/out
T_0_10_sp4_h_l_2
T_3_10_sp4_v_t_42
T_3_14_sp4_v_t_42
T_2_18_lc_trk_g1_7
T_2_18_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_17
T_7_3_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_41
T_9_4_sp4_h_l_10
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : alt_ki_1
T_3_10_wire_logic_cluster/lc_1/out
T_3_7_sp4_v_t_42
T_0_11_sp4_h_l_0
T_0_11_lc_trk_g1_5
T_0_11_wire_mult/mult/B_1

End 

Net : alt_ki_5
T_2_11_wire_logic_cluster/lc_3/out
T_0_11_sp12_h_l_9
T_0_11_lc_trk_g0_2
T_0_11_wire_mult/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_10
T_8_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_1
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g0_0
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_11
T_8_14_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDT_RNIHV6PZ0Z_11_cascade_
T_7_13_wire_logic_cluster/lc_4/ltout
T_7_13_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_i_acumm_13_0_tz_1_0_cascade_
T_16_19_wire_logic_cluster/lc_2/ltout
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_17
T_11_1_wire_logic_cluster/lc_7/out
T_10_2_lc_trk_g0_7
T_10_2_input_2_5
T_10_2_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_5
T_13_23_wire_logic_cluster/lc_6/cout
T_13_23_wire_logic_cluster/lc_7/in_3

Net : Commands_frame_decoder.WDTZ0Z_12
T_8_14_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_input_2_1
T_7_14_wire_logic_cluster/lc_1/in_2

T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.source_pid_9_i_0_o3_0_11
T_12_24_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_14
T_4_10_wire_logic_cluster/lc_6/out
T_4_10_sp4_h_l_1
T_7_6_sp4_v_t_36
T_8_6_sp4_h_l_6
T_9_6_lc_trk_g2_6
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_4_10_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_41
T_5_8_sp4_h_l_9
T_9_8_sp4_h_l_5
T_12_4_sp4_v_t_46
T_12_5_lc_trk_g2_6
T_12_5_input_2_2
T_12_5_wire_logic_cluster/lc_2/in_2

End 

Net : alt_kd_1
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_42
T_0_6_sp4_h_l_18
T_0_6_lc_trk_g3_7
T_0_6_wire_mult/mult/B_1

End 

Net : alt_ki_3
T_3_10_wire_logic_cluster/lc_3/out
T_3_7_sp4_v_t_46
T_0_11_sp4_h_l_11
T_0_11_lc_trk_g0_6
T_0_11_wire_mult/lc_3/in_3

End 

Net : pid_side_error_i_reg_9_sn_rn_1_15
T_18_6_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_46
T_19_8_sp4_v_t_39
T_20_12_sp4_h_l_8
T_20_12_lc_trk_g1_5
T_20_12_input_2_0
T_20_12_wire_logic_cluster/lc_0/in_2

T_18_6_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_46
T_19_8_sp4_v_t_39
T_19_12_sp4_v_t_39
T_19_16_sp4_v_t_47
T_18_18_lc_trk_g0_1
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : xy_ki_3
T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_24_14_sp4_h_l_0
T_20_14_sp4_h_l_8
T_19_10_sp4_v_t_36
T_19_6_sp4_v_t_41
T_16_6_sp4_h_l_10
T_18_6_lc_trk_g3_7
T_18_6_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_24_14_sp4_h_l_0
T_20_14_sp4_h_l_8
T_19_10_sp4_v_t_36
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_43
T_17_9_sp4_v_t_39
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_22_18_lc_trk_g3_2
T_22_18_input_2_7
T_22_18_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_43
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_43
T_17_9_sp4_v_t_39
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_16_18_sp4_h_l_3
T_12_18_sp4_h_l_6
T_15_18_sp4_v_t_43
T_14_19_lc_trk_g3_3
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_16_18_sp4_h_l_3
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_24_14_sp4_h_l_0
T_20_14_sp4_h_l_8
T_19_10_sp4_v_t_36
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_42
T_19_17_sp4_h_l_7
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_43
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_3
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_3
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_24_14_sp4_h_l_0
T_20_14_sp4_h_l_8
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_16_18_sp4_h_l_3
T_12_18_sp4_h_l_3
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_18_17_sp4_h_l_1
T_17_13_sp4_v_t_43
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_16_16_sp4_h_l_3
T_15_12_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_24_14_sp4_h_l_0
T_20_14_sp4_h_l_8
T_16_14_sp4_h_l_4
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_22_14_sp12_h_l_1
T_21_14_sp12_v_t_22
T_21_17_sp4_v_t_42
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_42
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_7
T_16_17_lc_trk_g3_7
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_16_16_sp4_h_l_3
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_42
T_19_17_sp4_h_l_7
T_18_17_sp4_v_t_42
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_16_18_sp4_h_l_3
T_12_18_sp4_h_l_6
T_15_18_sp4_v_t_43
T_14_20_lc_trk_g1_6
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_22_14_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_42
T_19_17_sp4_h_l_7
T_18_17_sp4_v_t_42
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_20_14_sp4_h_l_7
T_23_14_sp4_v_t_42
T_20_18_sp4_h_l_7
T_16_18_sp4_h_l_3
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_42
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_7
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_3
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_2/in_0

End 

Net : dron_frame_decoder_1.N_724_0
T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_9_15_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_39
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_3/cen

End 

Net : alt_ki_7
T_3_10_wire_logic_cluster/lc_7/out
T_1_10_sp4_h_l_11
T_0_10_sp4_v_t_46
T_0_11_lc_trk_g2_6
T_0_11_wire_mult/mult/B_7

End 

Net : alt_kd_3
T_2_9_wire_logic_cluster/lc_3/out
T_2_6_sp4_v_t_46
T_0_6_sp4_h_l_16
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/lc_3/in_3

End 

Net : alt_kp_6
T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_0_24_sp4_h_l_12
T_0_24_lc_trk_g2_1
T_0_24_wire_mult/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_0
T_8_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_4
T_12_1_sp4_v_t_41
T_11_3_lc_trk_g0_4
T_11_3_wire_logic_cluster/lc_7/in_3

End 

Net : alt_kd_4
T_2_9_wire_logic_cluster/lc_4/out
T_1_9_sp4_h_l_0
T_0_5_sp4_v_t_40
T_0_6_lc_trk_g3_0
T_0_6_wire_mult/lc_4/in_3

End 

Net : alt_ki_2
T_3_10_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_44
T_0_11_sp4_h_l_9
T_0_11_lc_trk_g1_4
T_0_11_wire_mult/lc_2/in_3

End 

Net : pid_front_N_474_1
T_16_14_wire_logic_cluster/lc_0/out
T_16_14_sp4_h_l_5
T_15_14_sp4_v_t_46
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_45
T_13_16_sp4_h_l_1
T_17_16_sp4_h_l_1
T_20_12_sp4_v_t_36
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_0/out
T_16_14_sp4_h_l_5
T_12_14_sp4_h_l_1
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_16_14_sp4_h_l_5
T_19_10_sp4_v_t_46
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_3
T_3_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g1_7
T_3_19_wire_logic_cluster/lc_5/in_1

T_3_19_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g1_7
T_2_20_input_2_0
T_2_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_acumm7lto4
T_3_21_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_2/in_3

T_3_21_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_6/in_0

T_3_21_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_2/in_0

T_3_21_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_0/in_0

T_3_21_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g2_0
T_2_21_wire_logic_cluster/lc_5/in_3

T_3_21_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_16
T_1_23_wire_logic_cluster/lc_7/out
T_1_18_sp12_v_t_22
T_1_19_lc_trk_g2_6
T_1_19_wire_logic_cluster/lc_4/in_0

T_1_23_wire_logic_cluster/lc_7/out
T_1_18_sp12_v_t_22
T_1_19_lc_trk_g2_6
T_1_19_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_9
T_8_19_wire_logic_cluster/lc_1/cout
T_8_19_wire_logic_cluster/lc_2/in_3

Net : alt_kd_2
T_2_9_wire_logic_cluster/lc_2/out
T_2_6_sp4_v_t_44
T_0_6_sp4_h_l_20
T_0_6_lc_trk_g2_1
T_0_6_wire_mult/lc_2/in_3

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa_0
T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp12_h_l_0
T_22_15_sp12_h_l_0
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/cen

End 

Net : ppm_encoder_1.un1_counter_13_cry_16
T_12_4_wire_logic_cluster/lc_0/cout
T_12_4_wire_logic_cluster/lc_1/in_3

Net : pid_side.stateZ0Z_1
T_14_13_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_46
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_43
T_14_7_sp4_v_t_39
T_14_3_sp4_v_t_39
T_14_4_lc_trk_g3_7
T_14_4_input_2_4
T_14_4_wire_logic_cluster/lc_4/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_43
T_14_7_sp4_v_t_39
T_14_3_sp4_v_t_39
T_13_4_lc_trk_g2_7
T_13_4_input_2_1
T_13_4_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_12_13_sp12_h_l_1
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_43
T_14_7_sp4_v_t_39
T_14_3_sp4_v_t_39
T_13_4_lc_trk_g2_7
T_13_4_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_14_6_sp4_v_t_46
T_11_6_sp4_h_l_5
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_14_6_sp4_v_t_46
T_11_6_sp4_h_l_5
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_5/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_14_6_sp4_v_t_46
T_11_6_sp4_h_l_5
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_14_6_sp4_v_t_46
T_11_6_sp4_h_l_5
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_14_6_sp4_v_t_46
T_11_6_sp4_h_l_5
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_14_6_sp4_v_t_46
T_11_6_sp4_h_l_5
T_12_6_lc_trk_g2_5
T_12_6_input_2_1
T_12_6_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_205
T_12_12_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_36
T_12_7_sp4_v_t_41
T_13_7_sp4_h_l_9
T_14_7_lc_trk_g3_1
T_14_7_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_11_8_sp4_v_t_44
T_12_8_sp4_h_l_9
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_36
T_12_7_sp4_v_t_41
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_45
T_13_5_sp4_v_t_41
T_13_6_lc_trk_g3_1
T_13_6_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_11_8_sp4_v_t_44
T_12_8_sp4_h_l_9
T_13_8_lc_trk_g2_1
T_13_8_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_11_8_sp4_v_t_44
T_12_8_sp4_h_l_9
T_14_8_lc_trk_g2_4
T_14_8_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_11_8_sp4_v_t_44
T_12_8_sp4_h_l_9
T_13_8_lc_trk_g2_1
T_13_8_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_15_8_sp4_v_t_44
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_15_8_sp4_v_t_44
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_15_8_sp4_v_t_38
T_14_9_lc_trk_g2_6
T_14_9_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acumm_13_0_a2_2_4_2
T_14_7_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g0_3
T_14_8_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_3
T_4_13_wire_logic_cluster/lc_4/cout
T_4_13_wire_logic_cluster/lc_5/in_3

Net : dron_frame_decoder_1.WDT10_0_i_1
T_8_20_wire_logic_cluster/lc_2/out
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_11
T_8_19_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g1_3
T_8_20_wire_logic_cluster/lc_2/in_0

T_8_19_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g1_3
T_8_20_wire_logic_cluster/lc_4/in_0

T_8_19_wire_logic_cluster/lc_3/out
T_8_19_lc_trk_g1_3
T_8_19_wire_logic_cluster/lc_3/in_1

End 

Net : alt_kd_7
T_2_9_wire_logic_cluster/lc_7/out
T_3_6_sp4_v_t_39
T_0_6_sp4_h_l_8
T_0_6_lc_trk_g1_5
T_0_6_wire_mult/mult/B_7

End 

Net : pid_alt.error_i_regZ0Z_20
T_1_10_wire_logic_cluster/lc_7/out
T_0_10_sp4_h_l_6
T_3_10_sp4_v_t_43
T_3_14_sp4_v_t_43
T_2_18_lc_trk_g1_6
T_2_18_wire_logic_cluster/lc_4/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_0_10_sp4_h_l_6
T_3_10_sp4_v_t_43
T_3_14_sp4_v_t_43
T_2_18_lc_trk_g1_6
T_2_18_wire_logic_cluster/lc_5/in_0

End 

Net : dron_frame_decoder_1.WDT10lt12_0
T_8_20_wire_logic_cluster/lc_0/out
T_8_20_lc_trk_g3_0
T_8_20_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.N_218
T_8_20_wire_logic_cluster/lc_5/out
T_9_18_sp4_v_t_38
T_10_18_sp4_h_l_8
T_14_18_sp4_h_l_4
T_17_14_sp4_v_t_47
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_5/out
T_7_20_sp4_h_l_2
T_10_20_sp4_v_t_39
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_6/in_0

T_8_20_wire_logic_cluster/lc_5/out
T_7_20_sp4_h_l_2
T_10_20_sp4_v_t_39
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_5/in_3

T_8_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_3/in_0

T_8_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_2/in_3

T_8_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g3_5
T_9_21_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g3_5
T_9_21_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.WDT10lt14_0_cascade_
T_8_20_wire_logic_cluster/lc_4/ltout
T_8_20_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_18
T_11_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g0_3
T_11_2_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_4
T_13_23_wire_logic_cluster/lc_5/cout
T_13_23_wire_logic_cluster/lc_6/in_3

Net : alt_ki_0
T_3_10_wire_logic_cluster/lc_0/out
T_3_7_sp4_v_t_40
T_0_11_sp4_h_l_5
T_0_11_lc_trk_g1_0
T_0_11_wire_mult/lc_0/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_14
T_8_19_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g0_6
T_8_20_input_2_2
T_8_20_wire_logic_cluster/lc_2/in_2

T_8_19_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g0_6
T_8_20_wire_logic_cluster/lc_5/in_1

T_8_19_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g1_6
T_8_19_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_13
T_8_19_wire_logic_cluster/lc_5/out
T_8_20_lc_trk_g0_5
T_8_20_wire_logic_cluster/lc_2/in_1

T_8_19_wire_logic_cluster/lc_5/out
T_8_20_lc_trk_g0_5
T_8_20_wire_logic_cluster/lc_1/in_0

T_8_19_wire_logic_cluster/lc_5/out
T_8_20_lc_trk_g1_5
T_8_20_input_2_4
T_8_20_wire_logic_cluster/lc_4/in_2

T_8_19_wire_logic_cluster/lc_5/out
T_8_19_lc_trk_g1_5
T_8_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.pid_preregZ0Z_11
T_4_14_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_44
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_44
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_44
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.m0_2_03
T_22_13_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_39
T_23_15_sp4_h_l_2
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.WDT_RNI2VDI1Z0Z_10
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.N_403
T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_11_17_sp4_v_t_42
T_8_21_sp4_h_l_0
T_8_21_lc_trk_g1_5
T_8_21_wire_logic_cluster/lc_5/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_11_17_sp4_v_t_42
T_8_21_sp4_h_l_0
T_8_21_lc_trk_g1_5
T_8_21_wire_logic_cluster/lc_7/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g1_4
T_7_17_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_11_15_sp4_h_l_2
T_15_15_sp4_h_l_5
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_0/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_5/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_0/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.WDT8lt14_0
T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_8
T_11_14_sp4_v_t_45
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_1/in_1

End 

Net : xy_ki_3_rep2
T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_18_16_lc_trk_g1_1
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_16_16_sp4_h_l_6
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_18_15_lc_trk_g2_4
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g1_4
T_21_15_input_2_1
T_21_15_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g0_5
T_20_13_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g0_5
T_20_13_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_40
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_36
T_16_20_sp4_h_l_1
T_18_20_lc_trk_g2_4
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g0_5
T_20_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_40
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g0_4
T_21_15_input_2_6
T_21_15_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_16_16_sp4_h_l_6
T_15_16_sp4_v_t_43
T_15_18_lc_trk_g2_6
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_15_12_sp4_v_t_41
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_40
T_23_17_sp4_h_l_11
T_19_17_sp4_h_l_2
T_15_17_sp4_h_l_10
T_14_17_lc_trk_g0_2
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g0_4
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_40
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_40
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_sp4_v_t_40
T_22_9_sp4_v_t_36
T_22_12_lc_trk_g1_4
T_22_12_input_2_5
T_22_12_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_20_14_sp4_h_l_5
T_19_14_sp4_v_t_46
T_16_18_sp4_h_l_4
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_5/in_3

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_16_16_sp4_h_l_6
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_15_14_sp12_h_l_0
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_20_14_sp4_h_l_5
T_19_14_sp4_v_t_46
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : alt_kd_0
T_2_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_40
T_0_6_sp4_h_l_22
T_0_6_lc_trk_g2_3
T_0_6_wire_mult/lc_0/in_3

End 

Net : pid_side_m27_2_03_0_a2_0_0
T_18_11_wire_logic_cluster/lc_0/out
T_18_11_sp4_h_l_5
T_14_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_5/in_1

T_18_11_wire_logic_cluster/lc_0/out
T_18_11_sp4_h_l_5
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_2_5_cascade_
T_5_13_wire_logic_cluster/lc_1/ltout
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.pid_preregZ0Z_21
T_4_15_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_10
T_5_13_lc_trk_g1_2
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side_m22_2_03_0_a2_0
T_21_18_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g2_3
T_22_17_input_2_7
T_22_17_wire_logic_cluster/lc_7/in_2

T_21_18_wire_logic_cluster/lc_3/out
T_22_15_sp4_v_t_47
T_19_19_sp4_h_l_10
T_18_19_lc_trk_g1_2
T_18_19_input_2_3
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_13
T_8_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDT_RNITK4L_0Z0Z_8
T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.N_56
T_10_5_wire_logic_cluster/lc_7/out
T_10_0_span12_vert_22
T_10_5_sp4_v_t_40
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_38
T_6_1_sp4_v_t_43
T_5_4_lc_trk_g3_3
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_10_5_wire_logic_cluster/lc_7/out
T_10_0_span12_vert_22
T_10_5_sp4_v_t_40
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_38
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_7/in_1

T_10_5_wire_logic_cluster/lc_7/out
T_10_0_span12_vert_22
T_10_5_sp4_v_t_40
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_1

T_10_5_wire_logic_cluster/lc_7/out
T_9_5_sp4_h_l_6
T_8_5_sp4_v_t_43
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_14
T_10_11_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_41
T_10_5_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_0/in_0

T_10_11_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_41
T_10_5_sp4_v_t_41
T_11_5_sp4_h_l_4
T_12_5_lc_trk_g3_4
T_12_5_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_486_cascade_
T_11_3_wire_logic_cluster/lc_4/ltout
T_11_3_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IMZ0Z_18
T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g3_1
T_3_17_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_8
T_8_19_wire_logic_cluster/lc_0/cout
T_8_19_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_i_acumm_preregZ0Z_2
T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g0_6
T_3_19_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_6/out
T_3_18_sp4_v_t_44
T_2_20_lc_trk_g0_2
T_2_20_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_12_4_0_
T_12_4_wire_logic_cluster/carry_in_mux/cout
T_12_4_wire_logic_cluster/lc_0/in_3

Net : pid_alt.source_pid_1_sqmuxa_0_o2_3_cascade_
T_5_12_wire_logic_cluster/lc_5/ltout
T_5_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.N_51
T_5_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.N_732_0
T_10_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_0/cen

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_0
T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_44
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

End 

Net : pid_front.un1_reset_i_a2_5
T_13_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHM_0Z0Z_14_cascade_
T_3_16_wire_logic_cluster/lc_4/ltout
T_3_16_wire_logic_cluster/lc_5/in_2

End 

Net : alt_kd_6
T_2_9_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_37
T_0_6_sp4_h_l_6
T_0_6_lc_trk_g0_3
T_0_6_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_d_regZ0Z_19
T_3_5_wire_logic_cluster/lc_5/out
T_3_0_span12_vert_18
T_3_10_sp12_v_t_22
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_4/in_3

T_3_5_wire_logic_cluster/lc_5/out
T_3_0_span12_vert_18
T_3_10_sp12_v_t_22
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_2/in_3

T_3_5_wire_logic_cluster/lc_5/out
T_3_0_span12_vert_18
T_3_10_sp12_v_t_22
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side_N_306
T_20_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_8
T_15_13_sp4_h_l_4
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : front_order_5
T_11_24_wire_logic_cluster/lc_3/out
T_11_23_sp12_v_t_22
T_11_11_sp12_v_t_22
T_11_0_span12_vert_21
T_11_6_sp4_v_t_38
T_10_7_lc_trk_g2_6
T_10_7_wire_logic_cluster/lc_5/in_1

T_11_24_wire_logic_cluster/lc_3/out
T_11_23_sp12_v_t_22
T_11_11_sp12_v_t_22
T_11_0_span12_vert_21
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g2_3
T_11_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_11_THRU_CO
T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_7_8_sp4_h_l_4
T_6_4_sp4_v_t_44
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.pid_preregZ0Z_2
T_4_13_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_7/in_0

T_4_13_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_0_2
T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_input_2_7
T_5_12_wire_logic_cluster/lc_7/in_2

T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_11
T_10_8_wire_logic_cluster/lc_3/cout
T_10_8_wire_logic_cluster/lc_4/in_3

Net : pid_front.stateZ0Z_1
T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_12_12_lc_trk_g2_7
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_5/in_1

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g3_3
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_43
T_13_14_sp4_v_t_44
T_14_14_sp4_h_l_9
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_6
T_17_18_sp4_v_t_37
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g2_3
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_6
T_17_18_sp4_v_t_37
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_1/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_6
T_17_18_sp4_v_t_37
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g2_3
T_12_22_wire_logic_cluster/lc_5/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_1/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_3/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_5/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_11_sp4_v_t_39
T_13_7_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_4/in_1

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_4/in_0

End 

Net : alt_ki_6
T_2_11_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_45
T_0_11_sp4_h_l_21
T_0_11_lc_trk_g3_0
T_0_11_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IMZ0Z_19
T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g3_2
T_3_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_3
T_13_23_wire_logic_cluster/lc_4/cout
T_13_23_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_i_acumm_13_i_o2_0_8_12
T_15_3_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g3_2
T_15_3_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.N_205
T_12_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_10
T_17_13_sp4_h_l_6
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_10
T_17_13_sp4_h_l_6
T_16_13_sp4_v_t_37
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_46
T_17_21_sp4_h_l_11
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_1/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_10
T_17_13_sp4_h_l_6
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_14_13_sp4_v_t_42
T_14_17_sp4_v_t_47
T_15_21_sp4_h_l_4
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_1/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_14_13_sp4_v_t_42
T_14_17_sp4_v_t_47
T_15_21_sp4_h_l_4
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_14_13_sp4_v_t_42
T_14_17_sp4_v_t_47
T_15_21_sp4_h_l_4
T_18_21_sp4_v_t_44
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_10
T_17_13_sp4_h_l_6
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_1/in_0

End 

Net : xy_ki_1_rep2
T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_sp4_v_t_40
T_18_17_lc_trk_g3_5
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_39
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_39
T_15_13_lc_trk_g3_7
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_7
T_15_15_sp4_h_l_7
T_14_15_sp4_v_t_36
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_22_15_sp4_v_t_36
T_22_18_lc_trk_g0_4
T_22_18_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_21_14_lc_trk_g0_5
T_21_14_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_39
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_18_14_sp4_h_l_0
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_41
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_41
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_18_14_sp4_h_l_0
T_17_10_sp4_v_t_37
T_17_12_lc_trk_g2_0
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_18_14_sp4_h_l_8
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_4
T_14_18_sp4_h_l_7
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_sp4_v_t_40
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_4
T_14_18_sp4_h_l_7
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_18_14_sp4_h_l_8
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_18_14_sp4_h_l_0
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_18_14_sp4_h_l_8
T_14_14_sp4_h_l_11
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_18_14_sp4_h_l_8
T_14_14_sp4_h_l_11
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_21_14_sp4_v_t_41
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_0/out
T_22_14_sp4_h_l_5
T_25_14_sp4_h_r_1
T_22_14_sp4_h_l_4
T_18_14_sp4_h_l_0
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_38
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_38
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_44
T_20_16_sp4_h_l_9
T_19_16_sp4_v_t_38
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_19_15_sp4_h_l_5
T_18_15_sp4_v_t_40
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_19_11_sp4_h_l_5
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.pulses2count_9_i_3_1_2_cascade_
T_4_2_wire_logic_cluster/lc_4/ltout
T_4_2_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_3_2
T_4_2_wire_logic_cluster/lc_5/out
T_5_2_sp4_h_l_10
T_9_2_sp4_h_l_1
T_12_2_sp4_v_t_36
T_11_6_lc_trk_g1_1
T_11_6_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.pid_preregZ0Z_3
T_4_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g1_4
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

T_4_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g0_4
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.pid_preregZ0Z_1
T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_7/in_1

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.N_632
T_17_21_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_45
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_45
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_5/in_1

T_17_21_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_45
T_16_19_lc_trk_g2_0
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_0
T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_9_15_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.error_d_regZ0Z_20
T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_1_18_sp4_h_l_7
T_2_18_lc_trk_g3_7
T_2_18_wire_logic_cluster/lc_7/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_1_18_sp4_h_l_7
T_1_18_lc_trk_g1_2
T_1_18_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_1_18_sp4_h_l_7
T_1_18_lc_trk_g1_2
T_1_18_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_7/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_1_18_sp4_h_l_7
T_1_18_lc_trk_g1_2
T_1_18_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_0_6_sp12_h_l_8
T_7_6_sp12_v_t_23
T_0_18_sp12_h_l_8
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_12
T_8_19_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g1_4
T_8_20_wire_logic_cluster/lc_2/in_3

T_8_19_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g1_4
T_8_20_wire_logic_cluster/lc_4/in_1

T_8_19_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g3_4
T_8_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.un1_pid_prereg_236_1
T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g3_5
T_3_18_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g3_5
T_3_18_input_2_4
T_3_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.pid_preregZ0Z_10
T_4_14_wire_logic_cluster/lc_3/out
T_4_10_sp4_v_t_43
T_4_11_lc_trk_g2_3
T_4_11_wire_logic_cluster/lc_2/in_3

T_4_14_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_47
T_5_12_lc_trk_g2_7
T_5_12_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_3/out
T_4_10_sp4_v_t_43
T_4_11_lc_trk_g2_3
T_4_11_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_acumm_13_i_o2_0_9_3
T_17_23_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_21
T_2_15_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_41
T_3_18_sp4_v_t_37
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_41
T_3_18_sp4_v_t_37
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_41
T_3_18_sp4_v_t_37
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_4/out
T_3_15_sp12_h_l_0
T_14_15_sp12_v_t_23
T_14_19_sp4_v_t_41
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.N_255
T_17_21_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_6/in_0

T_17_21_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_6
T_8_13_wire_logic_cluster/lc_6/cout
T_8_13_wire_logic_cluster/lc_7/in_3

Net : frame_decoder_CH4data_7
T_8_10_wire_logic_cluster/lc_7/out
T_0_10_sp12_h_l_5
T_9_10_sp12_v_t_22
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_46
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_4.un3_source_data_0_cry_8
T_8_12_wire_logic_cluster/lc_0/cout
T_8_12_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.N_2928_i_l_ofxZ0
T_9_18_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_12_lc_trk_g3_0
T_8_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_acumm_13_i_o2_0_8_3
T_17_25_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_4.un3_source_data_0_cry_8_c_RNIS918
T_8_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g3_1
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4.un2_source_data_0_cry_9
T_7_12_wire_logic_cluster/lc_0/cout
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.N_545_cascade_
T_3_20_wire_logic_cluster/lc_2/ltout
T_3_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.N_158
T_3_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_5/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g2_3
T_3_20_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g0_3
T_2_21_wire_logic_cluster/lc_5/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_wire_logic_cluster/lc_3/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_input_2_0
T_2_19_wire_logic_cluster/lc_0/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_input_2_2
T_2_19_wire_logic_cluster/lc_2/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_input_2_4
T_2_19_wire_logic_cluster/lc_4/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : uart_drone.stateZ0Z_4
T_11_10_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_40
T_8_11_sp4_h_l_5
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g0_0
T_11_10_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_40
T_8_11_sp4_h_l_5
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_6/in_3

T_11_10_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.WDT_RNIHV6P_0Z0Z_11
T_7_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_10
T_8_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.data_rdyc_1
T_9_11_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_39
T_9_13_sp4_v_t_40
T_9_17_sp4_v_t_40
T_9_20_lc_trk_g1_0
T_9_20_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2
T_10_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_5/s_r

End 

Net : uart_drone.data_rdyc_1_0
T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_42
T_7_11_sp4_h_l_7
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

End 

Net : bfn_8_19_0_
T_8_19_wire_logic_cluster/carry_in_mux/cout
T_8_19_wire_logic_cluster/lc_0/in_3

Net : pid_front.un1_reset_i_a2_4
T_13_22_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_44
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_23
T_4_16_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_36
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.pid_preregZ0Z_18
T_4_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_47
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_12_THRU_CO
T_10_8_wire_logic_cluster/lc_5/out
T_9_8_sp4_h_l_2
T_8_8_sp4_v_t_45
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_12
T_10_8_wire_logic_cluster/lc_4/cout
T_10_8_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIJGHM_0Z0Z_12_cascade_
T_3_15_wire_logic_cluster/lc_6/ltout
T_3_15_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.N_740_0
T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_37
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/cen

End 

Net : scaler_4.un3_source_data_0_cry_7_c_RNIP0PN
T_8_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side_N_382_4_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_382_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_64
T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_5_sp4_v_t_38
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_5_sp4_v_t_38
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_5_sp4_v_t_38
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_11_9_sp4_h_l_6
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_11_9_sp4_h_l_6
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_10_sp4_v_t_44
T_11_14_sp4_h_l_9
T_10_14_sp4_v_t_38
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_4/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_3_sp12_v_t_23
T_14_5_sp4_v_t_43
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_6/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_3_sp12_v_t_23
T_14_5_sp4_v_t_43
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_6/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_3_sp12_v_t_23
T_14_5_sp4_v_t_43
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_6/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_3_sp12_v_t_23
T_14_5_sp4_v_t_43
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_5/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_3_sp12_v_t_23
T_14_5_sp4_v_t_43
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_5/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_0/cen

End 

Net : xy_ki_0
T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_23_17_sp4_h_l_1
T_22_13_sp4_v_t_36
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_6_sp12_v_t_22
T_20_7_sp4_v_t_44
T_17_11_sp4_h_l_9
T_18_11_lc_trk_g2_1
T_18_11_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_23_17_sp4_h_l_1
T_22_17_sp4_v_t_36
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_14_17_sp4_v_t_42
T_13_18_lc_trk_g3_2
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_15_13_sp4_h_l_7
T_18_9_sp4_v_t_36
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_7/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_6_sp12_v_t_22
T_20_7_sp4_v_t_44
T_17_11_sp4_h_l_9
T_17_11_lc_trk_g1_4
T_17_11_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_18_16_lc_trk_g1_2
T_18_16_input_2_7
T_18_16_wire_logic_cluster/lc_7/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_39
T_20_14_lc_trk_g2_7
T_20_14_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_46
T_21_11_sp4_v_t_42
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g1_1
T_20_17_input_2_2
T_20_17_wire_logic_cluster/lc_2/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_20_6_sp12_v_t_22
T_9_18_sp12_h_l_1
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_15_13_sp4_h_l_7
T_18_9_sp4_v_t_36
T_18_12_lc_trk_g0_4
T_18_12_input_2_4
T_18_12_wire_logic_cluster/lc_4/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_39
T_17_13_sp4_h_l_2
T_16_13_sp4_v_t_39
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_4/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_16_13_lc_trk_g2_3
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_18_9_sp4_v_t_47
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_39
T_21_13_sp4_h_l_7
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_18_13_sp4_v_t_45
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp12_v_t_22
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_23_17_sp4_h_l_1
T_22_13_sp4_v_t_43
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_46
T_22_15_sp4_h_l_4
T_21_11_sp4_v_t_44
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_39
T_21_13_sp4_h_l_7
T_20_13_lc_trk_g0_7
T_20_13_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g1_1
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_18_13_sp4_v_t_42
T_15_13_sp4_h_l_7
T_17_13_lc_trk_g3_2
T_17_13_wire_logic_cluster/lc_4/in_3

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_10
T_15_17_sp4_h_l_1
T_17_17_lc_trk_g3_4
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_2
T_13_23_wire_logic_cluster/lc_3/cout
T_13_23_wire_logic_cluster/lc_4/in_3

Net : pid_front_N_463_1
T_22_18_wire_logic_cluster/lc_7/out
T_20_18_sp4_h_l_11
T_16_18_sp4_h_l_11
T_12_18_sp4_h_l_2
T_15_18_sp4_v_t_39
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_40
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.N_62_mux
T_3_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g3_0
T_2_20_wire_logic_cluster/lc_6/in_1

T_3_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g3_0
T_2_20_wire_logic_cluster/lc_0/in_1

T_3_20_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g2_0
T_2_19_wire_logic_cluster/lc_7/in_1

T_3_20_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g0_0
T_2_21_wire_logic_cluster/lc_5/in_1

T_3_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g3_0
T_2_20_input_2_3
T_2_20_wire_logic_cluster/lc_3/in_2

T_3_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g3_0
T_2_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_27
T_15_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g2_7
T_15_3_wire_logic_cluster/lc_1/in_0

T_15_3_wire_logic_cluster/lc_7/out
T_14_3_sp4_h_l_6
T_13_3_lc_trk_g0_6
T_13_3_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_acumm_13_i_o2_0_7_12
T_15_3_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g2_1
T_15_3_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_14
T_15_3_wire_logic_cluster/lc_0/out
T_15_3_lc_trk_g2_0
T_15_3_wire_logic_cluster/lc_1/in_3

T_15_3_wire_logic_cluster/lc_0/out
T_14_3_sp4_h_l_8
T_13_3_lc_trk_g1_0
T_13_3_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_0
T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_7/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_5
T_8_13_wire_logic_cluster/lc_5/cout
T_8_13_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_acumm_preregZ0Z_22
T_15_3_wire_logic_cluster/lc_6/out
T_15_3_lc_trk_g0_6
T_15_3_wire_logic_cluster/lc_1/in_1

T_15_3_wire_logic_cluster/lc_6/out
T_14_3_sp4_h_l_4
T_13_3_lc_trk_g1_4
T_13_3_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_633
T_16_20_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_12
T_3_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g0_4
T_3_15_wire_logic_cluster/lc_3/in_1

T_3_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g0_4
T_3_15_wire_logic_cluster/lc_6/in_0

End 

Net : xy_ki_2_rep2
T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_21_17_lc_trk_g1_7
T_21_17_input_2_2
T_21_17_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_22_18_lc_trk_g0_2
T_22_18_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_23_11_sp4_h_l_7
T_19_11_sp4_h_l_10
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_lc_trk_g0_2
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_19_15_sp4_h_l_1
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_16_lc_trk_g3_6
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_19_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_21_17_lc_trk_g1_7
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_21_15_lc_trk_g3_7
T_21_15_input_2_2
T_21_15_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_19_15_sp4_h_l_1
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_23_11_sp4_h_l_7
T_19_11_sp4_h_l_10
T_18_11_sp4_v_t_41
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_19_15_sp4_h_l_1
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_18_16_sp4_v_t_47
T_17_18_lc_trk_g0_1
T_17_18_input_2_5
T_17_18_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_23_11_sp4_h_l_7
T_19_11_sp4_h_l_10
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_18_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_18_16_sp4_v_t_47
T_19_20_sp4_h_l_10
T_20_20_lc_trk_g2_2
T_20_20_input_2_4
T_20_20_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_18_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_18_16_sp4_v_t_47
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_19_16_sp4_h_l_4
T_15_16_sp4_h_l_0
T_16_16_lc_trk_g2_0
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_19_15_sp4_h_l_1
T_15_15_sp4_h_l_9
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_19_19_sp4_h_l_0
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_sp4_v_t_36
T_19_20_sp4_h_l_1
T_18_20_lc_trk_g1_1
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_42
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_i_acumm_prereg_esr_RNICB6L2_0Z0Z_5_cascade_
T_2_20_wire_logic_cluster/lc_4/ltout
T_2_20_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.pid_preregZ0Z_15
T_4_15_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_41
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_18
T_2_12_wire_logic_cluster/lc_2/out
T_3_9_sp4_v_t_45
T_3_13_sp4_v_t_41
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_6/in_3

T_2_12_wire_logic_cluster/lc_2/out
T_3_9_sp4_v_t_45
T_3_13_sp4_v_t_41
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.m35_e_2
T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_lc_trk_g1_2
T_2_20_wire_logic_cluster/lc_1/in_0

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_lc_trk_g1_2
T_2_20_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.pid_preregZ0Z_16
T_4_15_wire_logic_cluster/lc_1/out
T_4_13_sp4_v_t_47
T_5_13_sp4_h_l_10
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.N_62_i_1_cascade_
T_16_21_wire_logic_cluster/lc_0/ltout
T_16_21_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_17
T_3_21_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g1_1
T_3_20_wire_logic_cluster/lc_4/in_0

T_3_21_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g1_1
T_3_20_input_2_2
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_7_12_0_
T_7_12_wire_logic_cluster/carry_in_mux/cout
T_7_12_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_i_acumm_preregZ0Z_15
T_3_21_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g1_2
T_3_20_wire_logic_cluster/lc_4/in_1

T_3_21_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g1_2
T_3_20_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_500
T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.N_251_cascade_
T_13_8_wire_logic_cluster/lc_6/ltout
T_13_8_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acumm_13_i_0_1_3_cascade_
T_13_8_wire_logic_cluster/lc_1/ltout
T_13_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_acumm_13_i_0_3_cascade_
T_13_8_wire_logic_cluster/lc_2/ltout
T_13_8_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side_m78_0_a2_0_0
T_15_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_3
T_17_12_sp4_h_l_3
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_1/in_0

T_15_12_wire_logic_cluster/lc_3/out
T_15_11_sp12_v_t_22
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_4
T_8_13_wire_logic_cluster/lc_4/cout
T_8_13_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_reg_prevZ0Z_16
T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_4/in_1

T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_14
T_12_3_wire_logic_cluster/lc_6/cout
T_12_3_wire_logic_cluster/lc_7/in_3

Net : pid_side_N_607
T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_14_16_sp4_h_l_5
T_13_12_sp4_v_t_47
T_13_8_sp4_v_t_43
T_10_8_sp4_h_l_6
T_11_8_lc_trk_g3_6
T_11_8_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_14_16_sp4_h_l_5
T_17_12_sp4_v_t_40
T_18_12_sp4_h_l_5
T_21_8_sp4_v_t_46
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_14_16_sp4_h_l_5
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_11
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_15_sp12_v_t_22
T_16_14_sp4_v_t_46
T_13_14_sp4_h_l_5
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_18_20_sp4_h_l_5
T_21_16_sp4_v_t_46
T_21_19_lc_trk_g1_6
T_21_19_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_16_18_lc_trk_g0_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHM_0Z0Z_13_cascade_
T_3_15_wire_logic_cluster/lc_1/ltout
T_3_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_484_cascade_
T_14_8_wire_logic_cluster/lc_5/ltout
T_14_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_acumm_13_i_o2_0_9_12_cascade_
T_15_3_wire_logic_cluster/lc_3/ltout
T_15_3_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.N_378
T_10_3_wire_logic_cluster/lc_7/out
T_10_0_span12_vert_18
T_10_6_lc_trk_g3_1
T_10_6_input_2_0
T_10_6_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_0_2_10
T_10_6_wire_logic_cluster/lc_0/out
T_10_4_sp4_v_t_45
T_11_4_sp4_h_l_8
T_11_4_lc_trk_g0_5
T_11_4_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side_m20_2_03_0_a2_0_0
T_21_18_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_2/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_20_18_sp4_h_l_0
T_19_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_6
T_8_18_wire_logic_cluster/lc_6/out
T_8_17_sp4_v_t_44
T_8_20_lc_trk_g0_4
T_8_20_wire_logic_cluster/lc_0/in_0

T_8_18_wire_logic_cluster/lc_6/out
T_8_18_lc_trk_g1_6
T_8_18_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_7
T_8_18_wire_logic_cluster/lc_7/out
T_8_17_sp4_v_t_46
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_0/in_1

T_8_18_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g3_7
T_8_18_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_10
T_10_8_wire_logic_cluster/lc_2/cout
T_10_8_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_elevator_cry_10_THRU_CO
T_10_8_wire_logic_cluster/lc_3/out
T_4_8_sp12_h_l_1
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_2/in_1

End 

Net : side_order_0
T_14_5_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_46
T_11_8_sp4_h_l_4
T_10_8_sp4_v_t_41
T_10_10_lc_trk_g3_4
T_10_10_wire_logic_cluster/lc_0/in_1

T_14_5_wire_logic_cluster/lc_7/out
T_12_5_sp4_h_l_11
T_8_5_sp4_h_l_2
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_242_cascade_
T_14_9_wire_logic_cluster/lc_2/ltout
T_14_9_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_11_THRU_CO
T_10_11_wire_logic_cluster/lc_4/out
T_11_7_sp4_v_t_44
T_8_7_sp4_h_l_3
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : front_order_0
T_14_10_wire_logic_cluster/lc_0/out
T_14_7_sp4_v_t_40
T_11_7_sp4_h_l_11
T_10_7_lc_trk_g0_3
T_10_7_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_0/out
T_14_7_sp4_v_t_40
T_11_7_sp4_h_l_11
T_10_3_sp4_v_t_46
T_10_5_lc_trk_g2_3
T_10_5_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_11
T_10_11_wire_logic_cluster/lc_3/cout
T_10_11_wire_logic_cluster/lc_4/in_3

Net : xy_ki_2
T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_18_10_sp4_v_t_37
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_22_12_sp12_v_t_23
T_11_12_sp12_h_l_0
T_15_12_lc_trk_g1_3
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_3
T_14_10_sp4_v_t_45
T_13_12_lc_trk_g2_0
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_45
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_1
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_3
T_15_14_lc_trk_g0_6
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g0_2
T_22_13_input_2_0
T_22_13_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_18_14_sp4_v_t_40
T_18_10_sp4_v_t_36
T_18_11_lc_trk_g3_4
T_18_11_input_2_7
T_18_11_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_45
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_1
T_16_15_lc_trk_g1_4
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_12_sp12_v_t_23
T_11_12_sp12_h_l_0
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_18_14_sp4_v_t_40
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_45
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_44
T_12_19_sp4_h_l_9
T_15_19_sp4_v_t_39
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_45
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_44
T_15_18_lc_trk_g0_4
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_21_14_sp4_v_t_38
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_45
T_20_15_sp4_h_l_1
T_19_15_sp4_v_t_36
T_16_15_sp4_h_l_7
T_18_15_lc_trk_g2_2
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_18_14_sp4_v_t_40
T_17_16_lc_trk_g0_5
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_18_10_sp4_v_t_37
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_15_18_sp4_h_l_8
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_20_14_lc_trk_g3_0
T_20_14_input_2_7
T_20_14_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_5
T_15_18_sp4_h_l_1
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_15_18_sp4_h_l_8
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_23_14_sp4_h_l_4
T_19_14_sp4_h_l_0
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_15_18_sp4_h_l_8
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_22_12_sp12_v_t_23
T_11_12_sp12_h_l_0
T_15_12_lc_trk_g1_3
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_21_12_lc_trk_g3_2
T_21_12_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_2/out
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_42
T_16_18_sp4_h_l_0
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_21_10_sp4_v_t_39
T_21_12_lc_trk_g3_2
T_21_12_input_2_5
T_21_12_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IM_0Z0Z_18_cascade_
T_3_17_wire_logic_cluster/lc_6/ltout
T_3_17_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_a2_18_8_cascade_
T_12_1_wire_logic_cluster/lc_1/ltout
T_12_1_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_3
T_8_13_wire_logic_cluster/lc_3/cout
T_8_13_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prevZ0Z_14
T_3_16_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g3_6
T_3_16_input_2_3
T_3_16_wire_logic_cluster/lc_3/in_2

T_3_16_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g3_6
T_3_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.N_285
T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g0_2
T_18_22_wire_logic_cluster/lc_1/in_3

T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g0_2
T_18_22_wire_logic_cluster/lc_5/in_3

T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g0_2
T_18_22_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_6
T_8_18_wire_logic_cluster/lc_6/cout
T_8_18_wire_logic_cluster/lc_7/in_3

Net : side_order_2
T_13_4_wire_logic_cluster/lc_6/out
T_13_0_span12_vert_19
T_2_10_sp12_h_l_0
T_10_10_lc_trk_g0_3
T_10_10_wire_logic_cluster/lc_2/in_1

T_13_4_wire_logic_cluster/lc_6/out
T_13_3_sp4_v_t_44
T_10_7_sp4_h_l_9
T_6_7_sp4_h_l_5
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_13
T_12_3_wire_logic_cluster/lc_5/cout
T_12_3_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIVSHM_0Z0Z_16_cascade_
T_1_19_wire_logic_cluster/lc_4/ltout
T_1_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side_N_174_cascade_
T_15_13_wire_logic_cluster/lc_1/ltout
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_2_9
T_10_6_wire_logic_cluster/lc_4/out
T_9_6_sp4_h_l_0
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_38
T_4_4_lc_trk_g3_3
T_4_4_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_301
T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_10_5_sp4_v_t_39
T_10_6_lc_trk_g3_7
T_10_6_wire_logic_cluster/lc_4/in_0

T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_10_5_sp4_v_t_39
T_10_6_lc_trk_g3_7
T_10_6_wire_logic_cluster/lc_0/in_0

T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_10_5_sp4_v_t_39
T_10_6_lc_trk_g3_7
T_10_6_wire_logic_cluster/lc_3/in_1

T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_10_5_sp4_v_t_39
T_10_6_lc_trk_g3_7
T_10_6_wire_logic_cluster/lc_1/in_1

T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_3/in_3

T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_7/in_3

T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_4/in_0

T_12_5_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_42
T_11_6_lc_trk_g0_7
T_11_6_wire_logic_cluster/lc_1/in_0

T_12_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g3_5
T_11_5_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_7_THRU_CO
T_10_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_5
T_6_8_sp4_h_l_1
T_5_4_sp4_v_t_36
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_276
T_17_21_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_43
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_2/in_0

T_17_21_wire_logic_cluster/lc_3/out
T_11_21_sp12_h_l_1
T_11_21_lc_trk_g1_2
T_11_21_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_10_8_0_
T_10_8_wire_logic_cluster/carry_in_mux/cout
T_10_8_wire_logic_cluster/lc_0/in_3

Net : pid_side_m24_2_03_0_a2_0
T_23_14_wire_logic_cluster/lc_4/out
T_22_14_sp4_h_l_0
T_21_10_sp4_v_t_40
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_4/out
T_23_13_sp4_v_t_40
T_20_17_sp4_h_l_5
T_16_17_sp4_h_l_8
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_10_11_0_
T_10_11_wire_logic_cluster/carry_in_mux/cout
T_10_11_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_aileron_cry_7_THRU_CO
T_10_11_wire_logic_cluster/lc_0/out
T_10_7_sp12_v_t_23
T_0_7_sp12_h_l_3
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.m35_e_3
T_3_19_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g0_0
T_2_20_wire_logic_cluster/lc_1/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g0_0
T_3_20_input_2_0
T_3_20_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_12_THRU_CO
T_10_11_wire_logic_cluster/lc_5/out
T_11_7_sp4_v_t_46
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_12
T_10_11_wire_logic_cluster/lc_4/cout
T_10_11_wire_logic_cluster/lc_5/in_3

Net : pid_side.un1_reset_i_a2_5
T_14_4_wire_logic_cluster/lc_3/out
T_13_4_lc_trk_g3_3
T_13_4_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.N_355_cascade_
T_14_9_wire_logic_cluster/lc_0/ltout
T_14_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_353_cascade_
T_14_9_wire_logic_cluster/lc_4/ltout
T_14_9_wire_logic_cluster/lc_5/in_2

End 

Net : side_order_1
T_13_4_wire_logic_cluster/lc_5/out
T_13_2_sp4_v_t_39
T_13_6_sp4_v_t_47
T_10_10_sp4_h_l_3
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_1/in_1

T_13_4_wire_logic_cluster/lc_5/out
T_13_2_sp4_v_t_39
T_13_6_sp4_v_t_47
T_10_10_sp4_h_l_3
T_9_6_sp4_v_t_45
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_6/in_0

End 

Net : front_order_1
T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_37
T_9_7_sp4_h_l_0
T_10_7_lc_trk_g2_0
T_10_7_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_37
T_9_7_sp4_h_l_0
T_8_7_sp4_v_t_37
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_10_THRU_CO
T_10_11_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_43
T_7_7_sp4_h_l_0
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_10
T_10_11_wire_logic_cluster/lc_2/cout
T_10_11_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_OFF4data_7
T_9_13_wire_logic_cluster/lc_7/out
T_9_8_sp12_v_t_22
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.timer_CountZ1Z_3
T_10_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_39
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_39
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_39
T_12_9_sp4_h_l_2
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_10_9_lc_trk_g3_5
T_10_9_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_39
T_11_10_lc_trk_g3_7
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_2
T_8_13_wire_logic_cluster/lc_2/cout
T_8_13_wire_logic_cluster/lc_3/in_3

Net : pid_alt.N_159_cascade_
T_2_20_wire_logic_cluster/lc_5/ltout
T_2_20_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_9
T_14_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g2_7
T_13_6_wire_logic_cluster/lc_1/in_0

T_14_6_wire_logic_cluster/lc_7/out
T_14_5_sp4_v_t_46
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_3/in_0

T_14_6_wire_logic_cluster/lc_7/out
T_14_5_sp4_v_t_46
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_7
T_14_6_wire_logic_cluster/lc_5/out
T_13_6_lc_trk_g3_5
T_13_6_wire_logic_cluster/lc_1/in_3

T_14_6_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_42
T_14_8_lc_trk_g0_2
T_14_8_wire_logic_cluster/lc_3/in_3

T_14_6_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_177
T_13_6_wire_logic_cluster/lc_1/out
T_13_4_sp4_v_t_47
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_0/in_3

T_13_6_wire_logic_cluster/lc_1/out
T_13_4_sp4_v_t_47
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_181
T_13_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.timer_CountZ1Z_2
T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acumm_13_i_o2_0_7_3_cascade_
T_13_3_wire_logic_cluster/lc_2/ltout
T_13_3_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_5
T_8_18_wire_logic_cluster/lc_5/cout
T_8_18_wire_logic_cluster/lc_6/in_3

Net : pid_alt.un1_pid_prereg_0_cry_2
T_4_13_wire_logic_cluster/lc_3/cout
T_4_13_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_counter_13_cry_12
T_12_3_wire_logic_cluster/lc_4/cout
T_12_3_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_i_acumm_preregZ0Z_8
T_14_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g2_6
T_13_6_wire_logic_cluster/lc_1/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_15_4_sp4_v_t_40
T_14_8_lc_trk_g1_5
T_14_8_wire_logic_cluster/lc_3/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_14_6_sp4_h_l_1
T_13_6_sp4_v_t_42
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acumm7lto13
T_3_21_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g1_5
T_3_20_wire_logic_cluster/lc_5/in_1

T_3_21_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g1_5
T_3_20_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_5/out
T_3_21_sp12_h_l_1
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : scaler_4.un3_source_data_0_axb_7
T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_8_12_0_
T_8_12_wire_logic_cluster/carry_in_mux/cout
T_8_12_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_i_acumm_preregZ0Z_7
T_18_23_wire_logic_cluster/lc_4/out
T_18_21_sp4_v_t_37
T_15_21_sp4_h_l_0
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_4/out
T_18_21_sp4_v_t_37
T_15_21_sp4_h_l_0
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_4/in_3

T_18_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_0
T_16_19_sp4_v_t_40
T_16_20_lc_trk_g2_0
T_16_20_input_2_6
T_16_20_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_177
T_16_21_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.N_530
T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : side_order_3
T_13_4_wire_logic_cluster/lc_7/out
T_11_4_sp12_h_l_1
T_10_4_sp12_v_t_22
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_3/in_1

T_13_4_wire_logic_cluster/lc_7/out
T_12_4_sp4_h_l_6
T_11_4_sp4_v_t_43
T_8_8_sp4_h_l_6
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IM_0Z0Z_17_cascade_
T_1_19_wire_logic_cluster/lc_1/ltout
T_1_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side_m13_2_03_4_i_0_a2_3_0
T_15_14_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_38
T_15_15_sp4_v_t_38
T_15_17_lc_trk_g2_3
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_217
T_17_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_5/in_0

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_10
T_18_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_7/in_3

T_18_21_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_1/in_3

T_18_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_4
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_3/in_3

T_18_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_4
T_16_17_sp4_v_t_44
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_0/in_0

T_18_21_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_8
T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_15_21_sp4_h_l_2
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_15_21_sp4_h_l_2
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_16_19_sp4_v_t_39
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_9_THRU_CO
T_10_11_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_41
T_7_7_sp4_h_l_10
T_7_7_lc_trk_g0_7
T_7_7_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_9
T_10_11_wire_logic_cluster/lc_1/cout
T_10_11_wire_logic_cluster/lc_2/in_3

Net : front_order_2
T_14_10_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_44
T_11_7_sp4_h_l_9
T_10_7_lc_trk_g0_1
T_10_7_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_2/out
T_15_9_sp4_v_t_37
T_12_9_sp4_h_l_6
T_8_9_sp4_h_l_2
T_7_5_sp4_v_t_39
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_3/in_0

End 

Net : xy_ki_1
T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_22_6_sp4_v_t_44
T_19_6_sp4_h_l_3
T_18_6_lc_trk_g1_3
T_18_6_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_39
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_16_9_sp4_v_t_40
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_39
T_18_12_lc_trk_g0_7
T_18_12_input_2_7
T_18_12_wire_logic_cluster/lc_7/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_2_sp12_v_t_22
T_10_14_sp12_h_l_1
T_12_14_sp4_h_l_2
T_16_14_sp4_h_l_2
T_15_14_sp4_v_t_45
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_2_sp12_v_t_22
T_10_14_sp12_h_l_1
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g1_1
T_20_14_wire_logic_cluster/lc_5/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_2_sp12_v_t_22
T_10_14_sp12_h_l_1
T_12_14_sp4_h_l_2
T_16_14_sp4_h_l_2
T_15_14_sp4_v_t_45
T_14_18_lc_trk_g2_0
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_39
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_4/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_20_13_sp4_v_t_37
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_input_2_6
T_21_13_wire_logic_cluster/lc_6/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_18_13_lc_trk_g2_0
T_18_13_input_2_6
T_18_13_wire_logic_cluster/lc_6/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_22_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_20_13_sp4_v_t_37
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_7/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_5/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_46
T_19_15_sp4_h_l_11
T_18_15_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_22_14_sp4_v_t_44
T_19_14_sp4_h_l_9
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_22_14_sp4_v_t_44
T_22_16_lc_trk_g2_1
T_22_16_input_2_3
T_22_16_wire_logic_cluster/lc_3/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_46
T_19_15_sp4_h_l_11
T_18_11_sp4_v_t_46
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_7/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_20_13_sp4_v_t_37
T_17_17_sp4_h_l_0
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_20_13_sp4_v_t_37
T_17_17_sp4_h_l_0
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_21_12_lc_trk_g0_6
T_21_12_input_2_4
T_21_12_wire_logic_cluster/lc_4/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_7/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_19_13_sp4_h_l_2
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_2/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_22_14_sp4_v_t_44
T_19_18_sp4_h_l_2
T_18_14_sp4_v_t_42
T_17_16_lc_trk_g0_7
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_17_13_lc_trk_g1_5
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_43
T_22_6_sp4_v_t_44
T_19_6_sp4_h_l_3
T_18_6_lc_trk_g1_3
T_18_6_input_2_0
T_18_6_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_11
T_18_21_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g3_7
T_17_21_wire_logic_cluster/lc_7/in_1

T_18_21_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_6
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_7/out
T_19_20_sp4_v_t_47
T_16_20_sp4_h_l_10
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_3/in_0

T_18_21_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g3_7
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

T_18_21_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g0_7
T_18_22_wire_logic_cluster/lc_4/in_1

T_18_21_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g0_7
T_18_22_wire_logic_cluster/lc_5/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_1
T_8_13_wire_logic_cluster/lc_1/cout
T_8_13_wire_logic_cluster/lc_2/in_3

Net : dron_frame_decoder_1.state_RNI6P6KZ0Z_4
T_5_20_wire_logic_cluster/lc_7/out
T_5_15_sp12_v_t_22
T_6_15_sp12_h_l_1
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_7/in_1

T_5_20_wire_logic_cluster/lc_7/out
T_5_15_sp12_v_t_22
T_6_15_sp12_h_l_1
T_12_15_sp4_h_l_6
T_16_15_sp4_h_l_6
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone_data_rdy
T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_5_20_lc_trk_g1_0
T_5_20_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_7_20_lc_trk_g1_4
T_7_20_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_5_20_lc_trk_g1_0
T_5_20_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g3_4
T_8_20_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g2_4
T_8_20_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g2_4
T_8_20_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g0_4
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_4
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_sp4_h_l_9
T_5_20_sp4_h_l_9
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_input_2_7
T_9_20_wire_logic_cluster/lc_7/in_2

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_1
T_4_13_wire_logic_cluster/lc_2/cout
T_4_13_wire_logic_cluster/lc_3/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_4
T_8_18_wire_logic_cluster/lc_4/cout
T_8_18_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_counter_13_cry_11
T_12_3_wire_logic_cluster/lc_3/cout
T_12_3_wire_logic_cluster/lc_4/in_3

Net : dron_frame_decoder_1.WDTZ0Z_10
T_8_19_wire_logic_cluster/lc_2/out
T_8_20_lc_trk_g0_2
T_8_20_input_2_0
T_8_20_wire_logic_cluster/lc_0/in_2

T_8_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g1_2
T_8_19_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.timer_CountZ0Z_4
T_10_12_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_37
T_12_9_sp4_h_l_5
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_6/out
T_10_6_sp12_v_t_23
T_10_9_lc_trk_g3_3
T_10_9_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_37
T_12_9_sp4_h_l_5
T_12_9_lc_trk_g0_0
T_12_9_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_20
T_1_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_10
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_5/in_0

T_1_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_10
T_3_18_lc_trk_g1_2
T_3_18_input_2_7
T_3_18_wire_logic_cluster/lc_7/in_2

T_1_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g0_3
T_2_18_input_2_7
T_2_18_wire_logic_cluster/lc_7/in_2

T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_input_2_2
T_1_18_wire_logic_cluster/lc_2/in_2

T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_input_2_0
T_1_18_wire_logic_cluster/lc_0/in_2

T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_input_2_6
T_1_18_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_0_6
T_12_5_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_41
T_12_0_span4_vert_31
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_9_THRU_CO
T_10_8_wire_logic_cluster/lc_2/out
T_8_8_sp4_h_l_1
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_257_i_i_cascade_
T_8_5_wire_logic_cluster/lc_1/ltout
T_8_5_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_9
T_10_8_wire_logic_cluster/lc_1/cout
T_10_8_wire_logic_cluster/lc_2/in_3

Net : pid_alt.pid_preregZ0Z_14
T_4_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g2_7
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHM_0Z0Z_15_cascade_
T_3_16_wire_logic_cluster/lc_1/ltout
T_3_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IMZ0Z_18_cascade_
T_3_17_wire_logic_cluster/lc_1/ltout
T_3_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_28
T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_15_22_sp4_h_l_0
T_18_18_sp4_v_t_37
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_2/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_15_22_sp4_h_l_0
T_18_18_sp4_v_t_37
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_15_22_sp4_h_l_0
T_18_18_sp4_v_t_37
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_38
T_17_20_sp4_h_l_8
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_4/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_7/in_1

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_15_22_sp4_h_l_0
T_18_18_sp4_v_t_37
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_18_22_lc_trk_g1_1
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_18_22_lc_trk_g1_1
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_sp12_h_l_1
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_38
T_17_20_sp4_h_l_8
T_16_20_lc_trk_g0_0
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g3_5
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_6/in_1

T_15_22_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_16
T_8_4_wire_logic_cluster/lc_0/out
T_7_4_sp4_h_l_8
T_11_4_sp4_h_l_11
T_10_4_lc_trk_g0_3
T_10_4_wire_logic_cluster/lc_4/in_1

T_8_4_wire_logic_cluster/lc_0/out
T_7_4_sp4_h_l_8
T_11_4_sp4_h_l_11
T_10_4_lc_trk_g0_3
T_10_4_input_2_3
T_10_4_wire_logic_cluster/lc_3/in_2

T_8_4_wire_logic_cluster/lc_0/out
T_8_1_sp4_v_t_40
T_9_1_sp4_h_l_5
T_11_1_lc_trk_g3_0
T_11_1_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_i_acumm_13_0_a2_3_1_2
T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_2/in_1

End 

Net : front_order_3
T_14_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_46
T_11_7_sp4_h_l_5
T_10_7_lc_trk_g1_5
T_10_7_wire_logic_cluster/lc_3/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_46
T_11_7_sp4_h_l_5
T_7_7_sp4_h_l_1
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_8_THRU_CO
T_10_11_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_47
T_7_9_sp4_h_l_4
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_8
T_10_11_wire_logic_cluster/lc_0/cout
T_10_11_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.N_298
T_8_4_wire_logic_cluster/lc_1/out
T_8_1_sp4_v_t_42
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_42
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_3_4_sp4_h_l_6
T_6_0_span4_vert_37
T_5_2_lc_trk_g0_0
T_5_2_wire_logic_cluster/lc_2/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_3_4_sp4_h_l_6
T_6_0_span4_vert_37
T_5_2_lc_trk_g0_0
T_5_2_input_2_4
T_5_2_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_3_4_sp4_h_l_6
T_6_0_span4_vert_37
T_5_2_lc_trk_g0_0
T_5_2_input_2_6
T_5_2_wire_logic_cluster/lc_6/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_10_0_span4_vert_47
T_10_3_lc_trk_g0_7
T_10_3_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_10_0_span4_vert_47
T_10_3_lc_trk_g0_7
T_10_3_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_10_0_span4_vert_47
T_10_3_lc_trk_g1_7
T_10_3_input_2_0
T_10_3_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_10_0_span4_vert_47
T_10_3_lc_trk_g1_7
T_10_3_input_2_2
T_10_3_wire_logic_cluster/lc_2/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_10_0_span4_vert_47
T_10_3_lc_trk_g1_7
T_10_3_input_2_4
T_10_3_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_11_4_sp4_h_l_1
T_10_4_lc_trk_g1_1
T_10_4_input_2_6
T_10_4_wire_logic_cluster/lc_6/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_11_4_sp4_h_l_1
T_10_4_lc_trk_g0_1
T_10_4_input_2_7
T_10_4_wire_logic_cluster/lc_7/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_10
T_11_4_sp4_h_l_1
T_10_4_lc_trk_g0_1
T_10_4_input_2_5
T_10_4_wire_logic_cluster/lc_5/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_5/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_6/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.m10_2_03_3_i_0_a2_0
T_18_20_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_46
T_20_16_sp4_h_l_4
T_16_16_sp4_h_l_7
T_15_16_lc_trk_g0_7
T_15_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.source_pid_9_0_tz_6
T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_5/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_6/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_input_2_3
T_4_11_wire_logic_cluster/lc_3/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_0
T_8_13_wire_logic_cluster/lc_0/cout
T_8_13_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.pulses2count_9_i_2_4
T_10_6_wire_logic_cluster/lc_1/out
T_11_4_sp4_v_t_46
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.N_406
T_3_6_wire_logic_cluster/lc_4/out
T_4_6_sp12_h_l_0
T_10_6_lc_trk_g0_7
T_10_6_input_2_1
T_10_6_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.state_ns_0_cascade_
T_14_14_wire_logic_cluster/lc_1/ltout
T_14_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_251_cascade_
T_16_20_wire_logic_cluster/lc_4/ltout
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IM_0Z0Z_19_cascade_
T_3_17_wire_logic_cluster/lc_4/ltout
T_3_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IMZ0Z_19_cascade_
T_3_18_wire_logic_cluster/lc_2/ltout
T_3_18_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_3
T_8_18_wire_logic_cluster/lc_3/cout
T_8_18_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.pulses2count_9_i_2_8
T_10_6_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_42
T_11_0_span4_vert_23
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_5/in_0

End 

Net : side_order_5
T_14_5_wire_logic_cluster/lc_5/out
T_14_0_span12_vert_18
T_3_10_sp12_h_l_1
T_10_10_lc_trk_g1_1
T_10_10_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_5/out
T_14_0_span12_vert_18
T_3_10_sp12_h_l_1
T_5_10_sp4_h_l_2
T_4_6_sp4_v_t_42
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_420
T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_10_5_sp4_v_t_37
T_10_6_lc_trk_g2_5
T_10_6_input_2_3
T_10_6_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_10
T_12_3_wire_logic_cluster/lc_2/cout
T_12_3_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_i_reg_9_1_18
T_13_18_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_41
T_14_20_sp4_h_l_4
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_1
T_9_22_wire_logic_cluster/lc_4/out
T_9_21_sp4_v_t_40
T_6_21_sp4_h_l_5
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc_data_0
T_9_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_41
T_10_20_sp4_v_t_37
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_4_17_sp4_h_l_3
T_5_17_lc_trk_g3_3
T_5_17_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_9_sp12_v_t_23
T_10_21_sp12_h_l_0
T_17_21_sp4_h_l_9
T_20_17_sp4_v_t_44
T_20_13_sp4_v_t_40
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_9_sp12_v_t_23
T_10_21_sp12_h_l_0
T_19_21_sp4_h_l_11
T_22_17_sp4_v_t_40
T_22_13_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_9_sp12_v_t_23
T_10_21_sp12_h_l_0
T_19_21_sp4_h_l_11
T_22_17_sp4_v_t_40
T_22_13_sp4_v_t_45
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_9_sp12_v_t_23
T_10_21_sp12_h_l_0
T_17_21_sp4_h_l_9
T_20_17_sp4_v_t_44
T_21_17_sp4_h_l_2
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_9_sp12_v_t_23
T_10_21_sp12_h_l_0
T_19_21_sp4_h_l_11
T_22_17_sp4_v_t_40
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_4_17_sp4_h_l_3
T_3_13_sp4_v_t_45
T_3_9_sp4_v_t_41
T_3_10_lc_trk_g2_1
T_3_10_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_4_17_sp4_h_l_3
T_3_17_sp4_v_t_38
T_3_21_sp4_v_t_43
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_9_9_sp12_v_t_23
T_0_9_sp12_h_l_4
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_41
T_10_12_sp4_v_t_41
T_11_12_sp4_h_l_9
T_15_12_sp4_h_l_9
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_41
T_10_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_4_17_sp4_h_l_3
T_5_17_lc_trk_g3_3
T_5_17_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_46
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_41
T_11_20_sp4_h_l_4
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_45
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g0_4
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.state_ns_0_a3_3_1
T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp4_v_t_38
T_7_16_sp4_v_t_43
T_7_17_lc_trk_g3_3
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.N_393
T_8_6_wire_logic_cluster/lc_7/out
T_7_6_sp4_h_l_6
T_10_2_sp4_v_t_37
T_10_5_lc_trk_g0_5
T_10_5_input_2_5
T_10_5_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.N_508_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_2_0
T_10_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_9
T_16_24_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_39
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_2/in_0

T_16_24_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_39
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_4/in_0

T_16_24_wire_logic_cluster/lc_1/out
T_16_21_sp4_v_t_42
T_17_21_sp4_h_l_7
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_2/in_0

End 

Net : uart_pc_data_7
T_8_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_41
T_9_18_sp4_v_t_42
T_9_22_lc_trk_g0_7
T_9_22_wire_logic_cluster/lc_4/in_1

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_2/in_0

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_4_17_sp4_h_l_1
T_5_17_lc_trk_g3_1
T_5_17_input_2_2
T_5_17_wire_logic_cluster/lc_2/in_2

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_4_17_sp4_h_l_1
T_5_17_lc_trk_g3_1
T_5_17_input_2_6
T_5_17_wire_logic_cluster/lc_6/in_2

T_8_17_wire_logic_cluster/lc_0/out
T_5_17_sp12_h_l_0
T_4_5_sp12_v_t_23
T_4_5_sp4_v_t_45
T_1_9_sp4_h_l_8
T_4_9_sp4_v_t_45
T_3_10_lc_trk_g3_5
T_3_10_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_5_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_sp4_v_t_39
T_17_11_sp4_h_l_2
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_2/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_5_17_sp12_h_l_0
T_4_5_sp12_v_t_23
T_4_5_sp4_v_t_45
T_1_9_sp4_h_l_8
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_5_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_22_17_sp4_h_l_7
T_25_17_sp4_v_t_42
T_24_20_lc_trk_g3_2
T_24_20_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_5_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_24_17_sp4_h_l_9
T_23_13_sp4_v_t_44
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_41
T_9_18_sp4_v_t_42
T_10_18_sp4_h_l_0
T_13_18_sp4_v_t_40
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_21_sp4_h_l_5
T_3_21_sp4_v_t_46
T_3_22_lc_trk_g2_6
T_3_22_wire_logic_cluster/lc_5/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_7_17_sp4_v_t_40
T_4_21_sp4_h_l_5
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_0/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_41
T_10_14_sp4_h_l_4
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_6/in_1

T_8_17_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_41
T_9_10_sp4_v_t_41
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_8_5_sp12_v_t_23
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_8_17_lc_trk_g1_0
T_8_17_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_11_THRU_CO
T_4_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_8
T_8_6_sp4_v_t_39
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : throttle_order_0
T_4_12_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_43
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_47
T_5_5_sp4_v_t_43
T_6_5_sp4_h_l_6
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_11
T_4_10_wire_logic_cluster/lc_3/cout
T_4_10_wire_logic_cluster/lc_4/in_3

Net : uart_pc_data_rdy
T_11_17_wire_logic_cluster/lc_1/out
T_7_17_sp12_h_l_1
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_7_17_sp4_h_l_7
T_8_17_lc_trk_g3_7
T_8_17_wire_logic_cluster/lc_4/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_10_17_sp4_v_t_36
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_8_18_sp4_h_l_7
T_7_18_lc_trk_g1_7
T_7_18_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_10_17_sp4_v_t_36
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_38
T_9_13_sp4_h_l_3
T_8_9_sp4_v_t_45
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_9_15_lc_trk_g0_7
T_9_15_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_10_17_sp4_v_t_36
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_11_13_sp4_h_l_7
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_6_sp12_v_t_22
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_8_14_sp4_h_l_1
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_8_14_sp4_h_l_1
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_6/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_38
T_9_13_sp4_h_l_3
T_8_9_sp4_v_t_45
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_7_17_sp12_h_l_1
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_8_18_sp4_h_l_7
T_7_18_sp4_v_t_36
T_7_20_lc_trk_g2_1
T_7_20_wire_logic_cluster/lc_6/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_38
T_9_13_sp4_h_l_3
T_8_9_sp4_v_t_45
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_7_17_sp12_h_l_1
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_6/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.WDT_RNIET8A1Z0Z_4_cascade_
T_7_14_wire_logic_cluster/lc_3/ltout
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.un1_sink_data_valid_2_0
T_7_17_wire_logic_cluster/lc_7/out
T_7_15_sp4_v_t_43
T_8_15_sp4_h_l_6
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_5_17_sp12_h_l_1
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_6
T_5_17_lc_trk_g0_6
T_5_17_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_6
T_5_17_lc_trk_g0_6
T_5_17_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_6
T_5_17_lc_trk_g0_6
T_5_17_input_2_4
T_5_17_wire_logic_cluster/lc_4/in_2

T_7_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_6
T_5_17_lc_trk_g0_6
T_5_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.N_545
T_3_20_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_44
T_4_21_sp4_h_l_3
T_8_21_sp4_h_l_3
T_12_21_sp4_h_l_6
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.state_RNI4N6KZ0Z_2
T_7_20_wire_logic_cluster/lc_5/out
T_6_20_sp4_h_l_2
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_10
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : side_order_4
T_14_5_wire_logic_cluster/lc_2/out
T_14_4_sp4_v_t_36
T_11_8_sp4_h_l_1
T_10_8_sp4_v_t_42
T_10_10_lc_trk_g2_7
T_10_10_wire_logic_cluster/lc_4/in_1

T_14_5_wire_logic_cluster/lc_2/out
T_14_4_sp4_v_t_36
T_11_8_sp4_h_l_1
T_10_8_sp4_v_t_42
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_6/in_1

End 

Net : front_order_4
T_12_11_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_47
T_9_7_sp4_h_l_4
T_10_7_lc_trk_g3_4
T_10_7_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_5/out
T_13_9_sp4_v_t_38
T_13_5_sp4_v_t_43
T_10_5_sp4_h_l_6
T_10_5_lc_trk_g0_3
T_10_5_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_177_cascade_
T_16_21_wire_logic_cluster/lc_2/ltout
T_16_21_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_181
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_14
T_8_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_9_15_sp4_h_l_1
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.preinit_RNIHOVZ0Z81_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_4
T_10_10_wire_logic_cluster/lc_4/cout
T_10_10_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_aileron_cry_4_THRU_CO
T_10_10_wire_logic_cluster/lc_5/out
T_2_10_sp12_h_l_1
T_2_10_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_19
T_3_18_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g1_6
T_3_17_wire_logic_cluster/lc_4/in_1

T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2count_9_i_0_7
T_12_8_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_43
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.pulses2count_9_i_1_7
T_12_5_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_38
T_12_0_span4_vert_14
T_11_2_lc_trk_g1_3
T_11_2_input_2_2
T_11_2_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.N_275
T_10_6_wire_logic_cluster/lc_5/out
T_10_4_sp4_v_t_39
T_7_4_sp4_h_l_2
T_3_4_sp4_h_l_5
T_5_4_lc_trk_g2_0
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

T_10_6_wire_logic_cluster/lc_5/out
T_2_6_sp12_h_l_1
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_1/in_1

T_10_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_43
T_8_5_sp4_h_l_6
T_7_5_lc_trk_g1_6
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

T_10_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_43
T_8_5_sp4_h_l_6
T_7_5_lc_trk_g1_6
T_7_5_input_2_5
T_7_5_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_2
T_8_18_wire_logic_cluster/lc_2/cout
T_8_18_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_counter_13_cry_9
T_12_3_wire_logic_cluster/lc_1/cout
T_12_3_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_15
T_8_4_wire_logic_cluster/lc_7/out
T_8_2_sp4_v_t_43
T_8_3_lc_trk_g2_3
T_8_3_input_2_5
T_8_3_wire_logic_cluster/lc_5/in_2

T_8_4_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_38
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_7/out
T_8_2_sp4_v_t_43
T_8_3_lc_trk_g2_3
T_8_3_wire_logic_cluster/lc_6/in_3

T_8_4_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_38
T_9_1_sp4_h_l_3
T_11_1_lc_trk_g2_6
T_11_1_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc_data_5
T_9_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_10_17_sp4_h_l_10
T_6_17_sp4_h_l_10
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_10_17_sp4_h_l_10
T_6_17_sp4_h_l_10
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_7_17_sp4_v_t_45
T_7_21_lc_trk_g0_0
T_7_21_wire_logic_cluster/lc_3/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_5
T_20_17_sp4_h_l_1
T_23_17_sp4_v_t_43
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_2/in_0

T_9_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_46
T_7_13_sp4_h_l_5
T_6_9_sp4_v_t_47
T_3_9_sp4_h_l_4
T_2_9_sp4_v_t_47
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_3/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_46
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_5
T_15_13_sp4_h_l_8
T_18_9_sp4_v_t_45
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_5
T_20_17_sp4_h_l_1
T_23_13_sp4_v_t_42
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_5/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_sp4_h_l_2
T_7_17_sp4_v_t_45
T_4_21_sp4_h_l_1
T_3_21_sp4_v_t_42
T_3_22_lc_trk_g3_2
T_3_22_wire_logic_cluster/lc_4/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_46
T_7_13_sp4_h_l_5
T_6_9_sp4_v_t_47
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_5/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_10_17_sp4_h_l_10
T_6_17_sp4_h_l_10
T_5_17_sp4_v_t_47
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_47
T_9_9_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_5/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_46
T_7_13_sp4_h_l_5
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_5/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_42
T_10_20_sp4_h_l_1
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_5/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_47
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_4/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g2_5
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc_data_2
T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_6/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_sp4_h_l_5
T_8_17_sp4_v_t_40
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_18_17_sp12_h_l_0
T_19_17_sp4_h_l_3
T_22_13_sp4_v_t_44
T_22_14_lc_trk_g3_4
T_22_14_wire_logic_cluster/lc_1/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_18_17_sp12_h_l_0
T_25_17_sp4_h_l_9
T_24_17_sp4_v_t_38
T_24_20_lc_trk_g0_6
T_24_20_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_18_17_sp12_h_l_0
T_19_17_sp4_h_l_3
T_22_13_sp4_v_t_44
T_22_14_lc_trk_g3_4
T_22_14_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_18_17_sp12_h_l_0
T_19_17_sp4_h_l_3
T_22_13_sp4_v_t_44
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_sp4_h_l_5
T_5_17_sp4_h_l_8
T_4_13_sp4_v_t_45
T_4_9_sp4_v_t_46
T_3_10_lc_trk_g3_6
T_3_10_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_6_13_sp4_h_l_0
T_5_9_sp4_v_t_37
T_2_9_sp4_h_l_0
T_2_9_lc_trk_g0_5
T_2_9_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_5_17_sp12_v_t_23
T_5_19_lc_trk_g3_4
T_5_19_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_5
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_sp4_h_l_5
T_12_13_sp4_v_t_40
T_12_17_sp4_v_t_36
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_10_13_sp4_h_l_5
T_9_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_10_13_sp4_h_l_5
T_14_13_sp4_h_l_5
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_6_17_sp12_h_l_0
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_5/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_10_13_sp4_h_l_5
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_1Z0Z_2_cascade_
T_9_17_wire_logic_cluster/lc_1/ltout
T_9_17_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.N_406
T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_7/in_1

T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.state_ns_i_0_0_cascade_
T_7_17_wire_logic_cluster/lc_2/ltout
T_7_17_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.N_371
T_5_17_wire_logic_cluster/lc_7/out
T_5_17_sp4_h_l_3
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_15
T_8_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_9_15_sp4_h_l_3
T_10_15_lc_trk_g2_3
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.preinitZ0
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_7/in_0

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.m58_0_o2_N_2LZ0Z1
T_18_17_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_40
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_2/in_0

End 

Net : throttle_order_1
T_4_12_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_45
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_4/out
T_4_4_sp12_v_t_23
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.state_RNIPKTDZ0Z_0_cascade_
T_13_22_wire_logic_cluster/lc_6/ltout
T_13_22_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.m78_0_a2_sx_cascade_
T_17_11_wire_logic_cluster/lc_6/ltout
T_17_11_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_12_THRU_CO
T_4_10_wire_logic_cluster/lc_5/out
T_5_6_sp4_v_t_46
T_4_8_lc_trk_g2_3
T_4_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_8_THRU_CO
T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_7_10_sp4_h_l_10
T_10_6_sp4_v_t_47
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.m0_0_03
T_21_18_wire_logic_cluster/lc_5/out
T_20_18_sp4_h_l_2
T_16_18_sp4_h_l_10
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_1/in_0

T_21_18_wire_logic_cluster/lc_5/out
T_20_18_sp4_h_l_2
T_16_18_sp4_h_l_10
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_12
T_4_10_wire_logic_cluster/lc_4/cout
T_4_10_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_throttle_cry_8
T_4_10_wire_logic_cluster/lc_0/cout
T_4_10_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.countZ0Z_10
T_11_14_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_39
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.reset6_17
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.reset6_3
T_11_11_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_7/in_3

End 

Net : reset_module_System.reset6_19
T_11_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_0/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_5/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.N_293
T_9_5_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_1/in_0

End 

Net : throttle_order_3
T_4_12_wire_logic_cluster/lc_6/out
T_4_6_sp12_v_t_23
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_3/in_1

T_4_12_wire_logic_cluster/lc_6/out
T_4_6_sp12_v_t_23
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_4
T_14_6_wire_logic_cluster/lc_4/out
T_13_6_sp4_h_l_0
T_12_6_sp4_v_t_37
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_14_0_span12_vert_19
T_14_7_lc_trk_g2_7
T_14_7_wire_logic_cluster/lc_2/in_3

T_14_6_wire_logic_cluster/lc_4/out
T_14_5_sp4_v_t_40
T_13_8_lc_trk_g3_0
T_13_8_wire_logic_cluster/lc_1/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_14_5_sp4_v_t_40
T_13_8_lc_trk_g3_0
T_13_8_wire_logic_cluster/lc_7/in_0

End 

Net : reset_module_System.countZ0Z_11
T_11_14_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_41
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_acumm_13_0_a2_3_0_2
T_12_7_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_40
T_12_9_lc_trk_g1_0
T_12_9_input_2_5
T_12_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_28
T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_12_7_sp4_h_l_10
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_12_7_sp4_h_l_4
T_14_7_lc_trk_g2_1
T_14_7_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_47
T_12_6_sp4_h_l_10
T_13_6_lc_trk_g3_2
T_13_6_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_47
T_14_8_lc_trk_g0_1
T_14_8_input_2_1
T_14_8_wire_logic_cluster/lc_1/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_12_7_sp4_h_l_10
T_13_7_lc_trk_g2_2
T_13_7_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_47
T_14_8_lc_trk_g0_1
T_14_8_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_14_11_sp4_h_l_2
T_13_7_sp4_v_t_42
T_13_8_lc_trk_g2_2
T_13_8_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_sp4_v_t_43
T_8_18_sp4_h_l_6
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_14_11_sp4_h_l_2
T_13_7_sp4_v_t_42
T_13_8_lc_trk_g2_2
T_13_8_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_14_9_lc_trk_g2_2
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_14_9_lc_trk_g2_2
T_14_9_input_2_4
T_14_9_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_14_11_sp4_h_l_2
T_13_7_sp4_v_t_42
T_13_8_lc_trk_g2_2
T_13_8_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_14_11_sp4_h_l_2
T_13_7_sp4_v_t_42
T_13_8_lc_trk_g2_2
T_13_8_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_47
T_14_7_lc_trk_g3_7
T_14_7_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_42
T_15_6_sp4_v_t_47
T_14_7_lc_trk_g3_7
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_acumm16lto3
T_14_6_wire_logic_cluster/lc_3/out
T_14_3_sp4_v_t_46
T_11_7_sp4_h_l_4
T_12_7_lc_trk_g3_4
T_12_7_wire_logic_cluster/lc_4/in_3

T_14_6_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g1_3
T_14_7_wire_logic_cluster/lc_2/in_0

T_14_6_wire_logic_cluster/lc_3/out
T_14_3_sp4_v_t_46
T_14_7_sp4_v_t_42
T_13_8_lc_trk_g3_2
T_13_8_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_14_3_sp4_v_t_46
T_14_7_sp4_v_t_42
T_13_8_lc_trk_g3_2
T_13_8_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.N_304
T_10_6_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_41
T_11_4_sp4_h_l_4
T_11_4_lc_trk_g0_1
T_11_4_wire_logic_cluster/lc_3/in_0

T_10_6_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_41
T_11_4_sp4_h_l_4
T_11_4_lc_trk_g1_1
T_11_4_wire_logic_cluster/lc_2/in_0

T_10_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_2/in_0

T_10_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_5/in_1

T_10_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_15
T_8_19_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g1_7
T_8_20_wire_logic_cluster/lc_1/in_1

T_8_19_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g1_7
T_8_20_wire_logic_cluster/lc_5/in_3

T_8_19_wire_logic_cluster/lc_7/out
T_8_19_lc_trk_g1_7
T_8_19_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_1
T_8_18_wire_logic_cluster/lc_1/cout
T_8_18_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_counter_13_cry_8
T_12_3_wire_logic_cluster/lc_0/cout
T_12_3_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.stateZ0Z_7
T_17_15_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_38
T_18_15_sp4_v_t_43
T_15_19_sp4_h_l_6
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_9_20_lc_trk_g3_3
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_38
T_18_15_sp4_v_t_43
T_15_19_sp4_h_l_6
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_37
T_9_21_lc_trk_g1_0
T_9_21_input_2_3
T_9_21_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_2
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.state_RNINK4UZ0Z_0_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.state_RNI3T3K1Z0Z_7
T_9_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g0_0
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.N_54
T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_6/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_OFF4data_0
T_9_13_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_37
T_8_11_lc_trk_g0_0
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_37
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_45
T_8_15_lc_trk_g2_0
T_8_15_wire_logic_cluster/lc_0/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_37
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_158_cascade_
T_16_21_wire_logic_cluster/lc_4/ltout
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : throttle_order_2
T_4_12_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_47
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_2/in_1

T_4_12_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_47
T_4_4_sp4_v_t_43
T_4_7_lc_trk_g1_3
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_7_THRU_CO
T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_7_10_sp4_h_l_11
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_4_10_0_
T_4_10_wire_logic_cluster/carry_in_mux/cout
T_4_10_wire_logic_cluster/lc_0/in_3

Net : throttle_order_4
T_5_13_wire_logic_cluster/lc_4/out
T_5_9_sp4_v_t_45
T_2_9_sp4_h_l_8
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_4/out
T_5_9_sp4_v_t_45
T_5_5_sp4_v_t_46
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_255_cascade_
T_17_21_wire_logic_cluster/lc_1/ltout
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_5
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_5_i_0
T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.N_52
T_4_12_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_42
T_5_13_sp4_h_l_1
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_4/in_0

T_4_12_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_42
T_5_13_sp4_h_l_1
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/in_3

End 

Net : front_order_6
T_12_10_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_44
T_9_7_sp4_h_l_3
T_10_7_lc_trk_g2_3
T_10_7_wire_logic_cluster/lc_6/in_1

T_12_10_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_40
T_10_6_sp4_h_l_11
T_9_2_sp4_v_t_41
T_9_0_span4_vert_17
T_9_1_lc_trk_g1_1
T_9_1_input_2_4
T_9_1_wire_logic_cluster/lc_4/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g2_2
T_12_10_input_2_2
T_12_10_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.pid_preregZ0Z_13
T_4_14_wire_logic_cluster/lc_6/out
T_4_12_sp4_v_t_41
T_5_12_sp4_h_l_4
T_5_12_lc_trk_g1_1
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_4_14_wire_logic_cluster/lc_6/out
T_4_12_sp4_v_t_41
T_5_12_sp4_h_l_4
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_3/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_11_sp4_v_t_36
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_1/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_11_sp4_v_t_36
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_11_sp4_v_t_36
T_5_11_sp4_h_l_6
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.N_277
T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_4
T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa
T_11_17_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_43
T_12_15_sp4_h_l_11
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_43
T_12_15_sp4_h_l_11
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_5_THRU_CO
T_10_7_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_36
T_10_0_span4_vert_41
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side_N_216_cascade_
T_18_12_wire_logic_cluster/lc_1/ltout
T_18_12_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_5
T_10_7_wire_logic_cluster/lc_5/cout
T_10_7_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_reg_9_1_rn_sx_16_cascade_
T_16_18_wire_logic_cluster/lc_5/ltout
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_3
T_11_17_wire_logic_cluster/lc_5/out
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_36
T_7_18_lc_trk_g2_4
T_7_18_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_5/in_0

End 

Net : side_order_6
T_12_6_wire_logic_cluster/lc_2/out
T_12_6_sp4_h_l_9
T_11_6_sp4_v_t_44
T_8_10_sp4_h_l_9
T_10_10_lc_trk_g2_4
T_10_10_input_2_6
T_10_10_wire_logic_cluster/lc_6/in_2

T_12_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_36
T_9_9_sp4_h_l_1
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_3/in_1

T_12_6_wire_logic_cluster/lc_2/out
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa
T_7_18_wire_logic_cluster/lc_1/out
T_7_15_sp4_v_t_42
T_8_15_sp4_h_l_0
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_1/out
T_7_15_sp4_v_t_42
T_8_15_sp4_h_l_0
T_11_15_sp4_v_t_37
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_4.un3_source_data_0_cry_6_c_RNIOUNN
T_8_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g2_7
T_7_11_input_2_7
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_208
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_6_THRU_CO
T_10_10_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_43
T_7_8_sp4_h_l_0
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_6
T_10_10_wire_logic_cluster/lc_6/cout
T_10_10_wire_logic_cluster/lc_7/in_3

Net : Commands_frame_decoder.N_410
T_8_17_wire_logic_cluster/lc_4/out
T_6_17_sp4_h_l_5
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g3_4
T_7_17_wire_logic_cluster/lc_0/in_3

T_8_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g3_4
T_7_17_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_0
T_8_18_wire_logic_cluster/lc_0/cout
T_8_18_wire_logic_cluster/lc_1/in_3

Net : bfn_12_3_0_
T_12_3_wire_logic_cluster/carry_in_mux/cout
T_12_3_wire_logic_cluster/lc_0/in_3

Net : Commands_frame_decoder.source_xy_ki_1_sqmuxa_cascade_
T_10_20_wire_logic_cluster/lc_6/ltout
T_10_20_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un2_throttle_0_0_2_5
T_4_3_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_40
T_6_5_sp4_h_l_11
T_10_5_sp4_h_l_2
T_12_5_lc_trk_g2_7
T_12_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_217
T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_3/in_3

T_14_7_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g3_4
T_13_6_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g1_4
T_14_8_input_2_3
T_14_8_wire_logic_cluster/lc_3/in_2

End 

Net : throttle_order_5
T_5_13_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_47
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_47
T_2_8_sp4_h_l_4
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_10
T_13_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g1_4
T_14_7_wire_logic_cluster/lc_4/in_3

T_13_7_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_0/in_0

T_13_7_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_5/in_3

T_13_7_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_41
T_14_9_lc_trk_g0_1
T_14_9_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_41
T_14_9_lc_trk_g0_1
T_14_9_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.pulses2count_9_i_0_5
T_12_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g2_4
T_11_5_input_2_6
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : frame_decoder_OFF4data_1
T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_42
T_8_11_lc_trk_g3_2
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_20
T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g3_1
T_3_18_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_sp4_h_l_7
T_0_18_sp4_h_l_23
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp4_v_t_42
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_sp4_h_l_7
T_0_18_sp4_h_l_23
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g0_1
T_3_18_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_sp4_h_l_7
T_0_18_sp4_h_l_23
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.un1_reset_i_a2_4_cascade_
T_13_4_wire_logic_cluster/lc_1/ltout
T_13_4_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone_data_3
T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_13_17_sp4_v_t_47
T_10_21_sp4_h_l_10
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_13_17_sp4_v_t_47
T_10_21_sp4_h_l_10
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_13_17_sp4_v_t_47
T_10_21_sp4_h_l_10
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_11_18_sp4_h_l_6
T_10_18_sp4_v_t_43
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_13_17_sp4_v_t_47
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_10_17_sp4_h_l_7
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_43
T_13_13_sp4_v_t_39
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_10_16_sp4_h_l_3
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_1
T_7_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_5
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_2/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_1/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g3_0
T_7_17_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_0/in_0

End 

Net : uart_drone_data_6
T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_12_17_sp4_v_t_38
T_9_21_sp4_h_l_3
T_10_21_lc_trk_g2_3
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_12_17_sp4_v_t_38
T_9_21_sp4_h_l_3
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_12_17_sp4_v_t_38
T_9_21_sp4_h_l_3
T_9_21_lc_trk_g0_6
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_12_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_12_17_sp4_v_t_38
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_12_17_sp4_v_t_38
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_13_17_sp4_h_l_7
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_9_17_sp4_h_l_0
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.state_ns_i_a2_0_2_0
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_2/in_0

End 

Net : dron_frame_decoder_1.N_198
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_242_cascade_
T_18_22_wire_logic_cluster/lc_6/ltout
T_18_22_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_11
T_13_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g0_3
T_14_7_wire_logic_cluster/lc_4/in_1

T_13_7_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g1_3
T_13_7_input_2_0
T_13_7_wire_logic_cluster/lc_0/in_2

T_13_7_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_5/in_1

T_13_7_wire_logic_cluster/lc_3/out
T_13_8_lc_trk_g1_3
T_13_8_wire_logic_cluster/lc_0/in_0

T_13_7_wire_logic_cluster/lc_3/out
T_14_6_sp4_v_t_39
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_4/in_0

T_13_7_wire_logic_cluster/lc_3/out
T_14_6_sp4_v_t_39
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_10_THRU_CO
T_4_10_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_42
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_10
T_4_10_wire_logic_cluster/lc_2/cout
T_4_10_wire_logic_cluster/lc_3/in_3

Net : Commands_frame_decoder.stateZ0Z_12
T_10_15_wire_logic_cluster/lc_0/out
T_10_11_sp12_v_t_23
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_0/in_0

End 

Net : front_order_7
T_12_10_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_46
T_9_7_sp4_h_l_11
T_10_7_lc_trk_g3_3
T_10_7_wire_logic_cluster/lc_7/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_46
T_9_7_sp4_h_l_11
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_6/in_0

T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g0_3
T_12_10_input_2_3
T_12_10_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side_N_495_cascade_
T_15_13_wire_logic_cluster/lc_6/ltout
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_8_THRU_CO
T_10_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_8
T_10_8_wire_logic_cluster/lc_0/cout
T_10_8_wire_logic_cluster/lc_1/in_3

Net : pid_side_m10_2_03_3_i_0_a2_1_0
T_16_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_15_16_sp4_h_l_2
T_14_16_sp4_v_t_45
T_15_16_sp4_h_l_1
T_15_16_lc_trk_g1_4
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

T_16_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_15_16_sp4_h_l_2
T_14_16_sp4_v_t_45
T_14_18_lc_trk_g3_0
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

T_16_12_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_43
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_7/in_0

T_16_12_wire_logic_cluster/lc_5/out
T_16_11_sp4_v_t_42
T_16_15_sp4_v_t_38
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_4/in_1

T_16_12_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_43
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.state_ns_i_a2_1_1Z0Z_0_cascade_
T_10_21_wire_logic_cluster/lc_3/ltout
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.N_220
T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un10lto12
T_18_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_44
T_16_21_sp4_h_l_9
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_16_19_sp4_v_t_36
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_16_19_sp4_v_t_36
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_44
T_16_21_sp4_h_l_9
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_16_19_sp4_v_t_36
T_16_20_lc_trk_g3_4
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.N_603
T_13_7_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_45
T_10_9_sp4_h_l_8
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_5/in_0

T_13_7_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g0_0
T_13_8_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.N_370_2
T_7_17_wire_logic_cluster/lc_1/out
T_3_17_sp12_h_l_1
T_5_17_lc_trk_g1_6
T_5_17_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_6
T_13_7_wire_logic_cluster/lc_1/out
T_13_7_lc_trk_g0_1
T_13_7_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g1_1
T_14_7_input_2_2
T_14_7_wire_logic_cluster/lc_2/in_2

T_13_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g1_1
T_14_7_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.state_ns_i_a2_2_1Z0Z_0_cascade_
T_8_17_wire_logic_cluster/lc_3/ltout
T_8_17_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc_data_3
T_8_17_wire_logic_cluster/lc_7/out
T_8_17_lc_trk_g1_7
T_8_17_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_0_17_sp12_h_l_5
T_10_17_sp12_h_l_1
T_21_17_sp12_v_t_22
T_21_20_sp4_v_t_42
T_22_20_sp4_h_l_0
T_24_20_lc_trk_g3_5
T_24_20_wire_logic_cluster/lc_3/in_1

T_8_17_wire_logic_cluster/lc_7/out
T_0_17_sp12_h_l_5
T_10_17_sp12_h_l_1
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_4/in_0

T_8_17_wire_logic_cluster/lc_7/out
T_0_17_sp12_h_l_5
T_10_17_sp12_h_l_1
T_9_5_sp12_v_t_22
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_3/in_0

T_8_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_11
T_5_17_lc_trk_g0_3
T_5_17_wire_logic_cluster/lc_0/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_0_17_sp12_h_l_5
T_10_17_sp12_h_l_1
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_41
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_0_17_sp12_h_l_5
T_10_17_sp12_h_l_1
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_0_17_sp12_h_l_5
T_10_17_sp12_h_l_1
T_20_17_sp4_h_l_10
T_23_13_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_5/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_12_sp12_v_t_22
T_8_19_sp4_v_t_38
T_5_23_sp4_h_l_8
T_1_23_sp4_h_l_4
T_2_23_lc_trk_g2_4
T_2_23_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_11
T_5_13_sp4_v_t_41
T_5_9_sp4_v_t_41
T_2_9_sp4_h_l_10
T_2_9_lc_trk_g1_7
T_2_9_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_38
T_5_14_sp4_h_l_9
T_4_10_sp4_v_t_44
T_1_10_sp4_h_l_9
T_3_10_lc_trk_g2_4
T_3_10_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_13_14_sp4_h_l_6
T_16_10_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_5/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_13_14_sp4_h_l_6
T_16_10_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_13_14_sp4_h_l_6
T_17_14_sp4_h_l_6
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_1/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_12_sp12_v_t_22
T_8_0_span12_vert_22
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_47
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_11
T_5_17_lc_trk_g0_3
T_5_17_wire_logic_cluster/lc_3/in_0

T_8_17_wire_logic_cluster/lc_7/out
T_8_17_lc_trk_g1_7
T_8_17_wire_logic_cluster/lc_7/in_3

End 

Net : uart_pc_data_6
T_8_17_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g1_5
T_8_17_wire_logic_cluster/lc_3/in_1

T_8_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_7
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_2/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_8_17_sp12_h_l_1
T_20_17_sp12_h_l_1
T_20_17_sp4_h_l_0
T_23_17_sp4_v_t_37
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_2/in_1

T_8_17_wire_logic_cluster/lc_5/out
T_8_17_sp12_h_l_1
T_20_17_sp12_h_l_1
T_20_17_sp4_h_l_0
T_23_13_sp4_v_t_37
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_6/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_7
T_10_17_sp4_h_l_3
T_13_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_17_9_sp4_v_t_44
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_7
T_5_13_sp4_v_t_42
T_5_9_sp4_v_t_42
T_2_9_sp4_h_l_7
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_6/in_1

T_8_17_wire_logic_cluster/lc_5/out
T_8_10_sp12_v_t_22
T_0_22_sp12_h_l_6
T_2_22_lc_trk_g1_5
T_2_22_wire_logic_cluster/lc_0/in_0

T_8_17_wire_logic_cluster/lc_5/out
T_8_15_sp4_v_t_39
T_5_15_sp4_h_l_2
T_4_11_sp4_v_t_39
T_1_11_sp4_h_l_2
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_7
T_10_17_sp4_h_l_3
T_13_13_sp4_v_t_44
T_10_13_sp4_h_l_3
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_8_10_sp12_v_t_22
T_8_0_span12_vert_18
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_6/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_7
T_10_17_sp4_h_l_3
T_9_13_sp4_v_t_38
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_5/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_7
T_5_17_sp4_v_t_36
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_2/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_43
T_10_20_sp4_h_l_0
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_6/in_3

T_8_17_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g2_5
T_8_17_input_2_5
T_8_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.pid_preregZ0Z_4
T_4_13_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_7/in_1

T_4_13_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g0_5
T_4_12_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_4/in_1

End 

Net : frame_decoder_CH4data_0
T_8_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_8_6_sp12_v_t_23
T_8_15_lc_trk_g2_7
T_8_15_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_14
T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_11_sp12_v_t_23
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g1_6
T_7_16_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_7_11_sp12_v_t_23
T_7_20_lc_trk_g2_7
T_7_20_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_5/in_3

End 

Net : frame_decoder_OFF4data_2
T_9_13_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_41
T_8_11_lc_trk_g0_4
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_5
T_8_11_wire_logic_cluster/lc_5/cout
T_8_11_wire_logic_cluster/lc_6/in_3

Net : scaler_4.un3_source_data_0_cry_1
T_8_11_wire_logic_cluster/lc_1/cout
T_8_11_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.stateZ0Z_2
T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g2_4
T_7_17_input_2_4
T_7_17_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un3_source_data_0_cry_3
T_8_11_wire_logic_cluster/lc_3/cout
T_8_11_wire_logic_cluster/lc_4/in_3

Net : scaler_4.un3_source_data_0_cry_0
T_8_11_wire_logic_cluster/lc_0/cout
T_8_11_wire_logic_cluster/lc_1/in_3

Net : scaler_4.un3_source_data_0_cry_1_c_RNI74CL
T_8_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_5_c_RNIJKGL
T_8_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g2_6
T_7_11_input_2_6
T_7_11_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_4.un3_source_data_0_cry_3_c_RNIDCEL
T_8_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g2_4
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.N_52_cascade_
T_4_12_wire_logic_cluster/lc_1/ltout
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_2
T_8_11_wire_logic_cluster/lc_2/cout
T_8_11_wire_logic_cluster/lc_3/in_3

Net : scaler_4.un3_source_data_0_cry_6
T_8_11_wire_logic_cluster/lc_6/cout
T_8_11_wire_logic_cluster/lc_7/in_3

Net : scaler_4.un3_source_data_0_cry_4
T_8_11_wire_logic_cluster/lc_4/cout
T_8_11_wire_logic_cluster/lc_5/in_3

Net : scaler_4.un3_source_data_0_cry_4_c_RNIGGFL
T_8_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_input_2_5
T_7_11_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un3_source_data_0_cry_2_c_RNIA8DL
T_8_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g2_3
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4.un2_source_data_0
T_8_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_input_2_1
T_7_11_wire_logic_cluster/lc_1/in_2

T_8_11_wire_logic_cluster/lc_1/out
T_8_8_sp12_v_t_22
T_8_15_lc_trk_g3_2
T_8_15_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_2
T_8_20_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g2_6
T_7_20_wire_logic_cluster/lc_5/in_3

T_8_20_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g2_6
T_8_20_wire_logic_cluster/lc_7/in_1

T_8_20_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g3_6
T_8_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_1
T_16_4_wire_logic_cluster/lc_2/cout
T_16_4_wire_logic_cluster/lc_3/in_3

Net : pid_front_N_335_cascade_
T_16_18_wire_logic_cluster/lc_4/ltout
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.m58_0_a2_1_sxZ0
T_22_13_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_37
T_22_12_lc_trk_g0_5
T_22_12_input_2_1
T_22_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_355_cascade_
T_18_22_wire_logic_cluster/lc_0/ltout
T_18_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_353_cascade_
T_18_22_wire_logic_cluster/lc_4/ltout
T_18_22_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.state_ns_0
T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_18_16_sp4_v_t_41
T_19_20_sp4_h_l_4
T_22_16_sp4_v_t_41
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_13_14_sp4_v_t_42
T_14_18_sp4_h_l_1
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_18_16_sp4_v_t_41
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_13_14_sp4_v_t_42
T_13_18_sp4_v_t_47
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_9_THRU_CO
T_4_10_wire_logic_cluster/lc_2/out
T_4_6_sp4_v_t_41
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_9
T_4_10_wire_logic_cluster/lc_1/cout
T_4_10_wire_logic_cluster/lc_2/in_3

Net : pid_front.N_603_cascade_
T_18_21_wire_logic_cluster/lc_1/ltout
T_18_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_5
T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_1/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_0/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_41
T_16_20_sp4_h_l_4
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : front_order_12
T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_45
T_11_14_sp4_v_t_46
T_11_10_sp4_v_t_46
T_11_6_sp4_v_t_46
T_10_8_lc_trk_g2_3
T_10_8_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_2_22_sp12_h_l_1
T_1_10_sp12_v_t_22
T_1_0_span12_vert_18
T_1_5_sp4_v_t_38
T_2_5_sp4_h_l_8
T_6_5_sp4_h_l_8
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_4/in_0

End 

Net : uart_drone_data_4
T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_11_17_sp4_v_t_44
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_7/in_0

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_11_17_sp4_v_t_44
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_11_17_sp4_v_t_43
T_11_21_sp4_v_t_39
T_8_21_sp4_h_l_8
T_9_21_lc_trk_g2_0
T_9_21_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_11_17_sp4_v_t_43
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_12_17_sp4_h_l_0
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_12_17_sp4_h_l_0
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_40
T_13_16_sp4_v_t_40
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_12_13_sp4_h_l_0
T_11_13_sp4_v_t_43
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.N_425
T_9_7_wire_logic_cluster/lc_7/out
T_10_6_lc_trk_g2_7
T_10_6_wire_logic_cluster/lc_4/in_3

End 

Net : frame_decoder_CH4data_1
T_8_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_6
T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g0_5
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_2
T_16_17_sp4_v_t_39
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_5
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g3_2
T_13_7_wire_logic_cluster/lc_0/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_2/in_1

T_13_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g0_2
T_14_7_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_6_THRU_CO
T_4_9_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_46
T_5_8_sp4_h_l_11
T_9_8_sp4_h_l_7
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_6
T_4_9_wire_logic_cluster/lc_6/cout
T_4_9_wire_logic_cluster/lc_7/in_3

Net : frame_decoder_OFF4data_3
T_9_13_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_1_14
T_12_5_wire_logic_cluster/lc_3/out
T_12_2_sp4_v_t_46
T_12_0_span4_vert_15
T_11_1_lc_trk_g2_7
T_11_1_input_2_5
T_11_1_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_0
T_16_4_wire_logic_cluster/lc_1/cout
T_16_4_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.WDT8lt14_0_cascade_
T_7_14_wire_logic_cluster/lc_4/ltout
T_7_14_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.N_365_0
T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_17_lc_trk_g0_7
T_7_17_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_17_lc_trk_g0_7
T_7_17_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone_data_7
T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_10_13_sp12_v_t_22
T_10_21_lc_trk_g3_1
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_10_13_sp12_v_t_22
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_10_13_sp12_v_t_22
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_10_13_sp12_v_t_22
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_46
T_10_16_sp4_h_l_4
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_8_sp12_v_t_22
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_46
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : side_order_7
T_12_6_wire_logic_cluster/lc_3/out
T_12_6_sp4_h_l_11
T_11_6_sp4_v_t_40
T_10_10_lc_trk_g1_5
T_10_10_wire_logic_cluster/lc_7/in_1

T_12_6_wire_logic_cluster/lc_3/out
T_10_6_sp4_h_l_3
T_9_6_sp4_v_t_38
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_6/in_1

T_12_6_wire_logic_cluster/lc_3/out
T_12_6_sp4_h_l_11
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.N_230_5
T_10_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.countZ0Z_1
T_11_12_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_1/in_3

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : reset_module_System.count_1_cry_20
T_11_15_wire_logic_cluster/lc_3/cout
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.state_ns_0_i_a2_0_3_3
T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_276_cascade_
T_17_21_wire_logic_cluster/lc_3/ltout
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone_data_1
T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_17_sp4_v_t_36
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_17_sp4_v_t_36
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_17_sp4_v_t_36
T_8_21_sp4_h_l_1
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_17_sp4_v_t_36
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_17_sp4_v_t_36
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_12_17_sp4_h_l_10
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_46
T_11_15_sp4_h_l_4
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_531_cascade_
T_13_6_wire_logic_cluster/lc_2/ltout
T_13_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.timer_CountZ1Z_3
T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_6/in_0

T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_13_sp4_v_t_43
T_7_16_lc_trk_g0_3
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_13_sp4_v_t_43
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_3/in_0

T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_13_sp4_v_t_43
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_13_sp4_v_t_43
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_7/in_0

T_7_19_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_2/in_1

T_7_19_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_43
T_7_13_sp4_v_t_43
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_1/in_0

End 

Net : Commands_frame_decoder.N_365_0_cascade_
T_7_14_wire_logic_cluster/lc_5/ltout
T_7_14_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.N_126_li
T_7_18_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_41
T_8_16_sp4_h_l_4
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.N_372
T_7_14_wire_logic_cluster/lc_6/out
T_7_13_sp4_v_t_44
T_7_17_lc_trk_g1_1
T_7_17_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.un1_state_2_0
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_7/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_6/in_3

T_9_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.N_403_cascade_
T_10_15_wire_logic_cluster/lc_1/ltout
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un2_source_data_0_cry_1_c_RNOZ0
T_9_11_wire_logic_cluster/lc_7/out
T_8_11_sp4_h_l_6
T_7_11_lc_trk_g0_6
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.timer_CountZ1Z_1
T_11_9_wire_logic_cluster/lc_0/out
T_11_9_sp4_h_l_5
T_10_9_sp4_v_t_40
T_10_12_lc_trk_g1_0
T_10_12_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_sp4_h_l_5
T_10_9_sp4_v_t_40
T_10_13_sp4_v_t_40
T_7_17_sp4_h_l_10
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone.un1_state_2_0
T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_1/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.un1_state_2_0_a3_0
T_10_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g2_0
T_11_11_input_2_6
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.N_529
T_4_4_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_40
T_6_6_sp4_h_l_11
T_10_6_sp4_h_l_2
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_40
T_6_6_sp4_h_l_11
T_10_6_sp4_h_l_2
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_3_4_sp12_h_l_0
T_10_4_sp4_h_l_9
T_11_4_lc_trk_g2_1
T_11_4_input_2_3
T_11_4_wire_logic_cluster/lc_3/in_2

T_4_4_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_40
T_6_6_sp4_h_l_11
T_10_6_sp4_h_l_2
T_11_6_lc_trk_g2_2
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

T_4_4_wire_logic_cluster/lc_6/out
T_3_4_sp12_h_l_0
T_10_4_sp4_h_l_9
T_11_4_lc_trk_g2_1
T_11_4_wire_logic_cluster/lc_2/in_3

End 

Net : side_order_9
T_12_6_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_21
T_1_11_sp12_h_l_1
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_1/in_1

T_12_6_wire_logic_cluster/lc_5/out
T_10_6_sp4_h_l_7
T_9_6_sp4_v_t_36
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_0/in_0

T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_6
T_12_2_wire_logic_cluster/lc_6/cout
T_12_2_wire_logic_cluster/lc_7/in_3

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa
T_11_15_wire_logic_cluster/lc_7/out
T_10_15_sp4_h_l_6
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_6/in_3

T_11_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_5
T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_12_15_sp4_h_l_4
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_41
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_0/in_0

End 

Net : frame_decoder_CH4data_2
T_8_10_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone_data_5
T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_17_sp4_v_t_45
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_12_17_sp4_h_l_2
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_17_sp4_v_t_45
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_17_sp4_v_t_45
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_5/out
T_14_12_sp4_v_t_43
T_14_16_sp4_v_t_43
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_5/out
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side_m10_2_03_3_i_0_a2_1_0_cascade_
T_16_12_wire_logic_cluster/lc_5/ltout
T_16_12_wire_logic_cluster/lc_6/in_2

End 

Net : frame_decoder_OFF4data_4
T_9_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_45
T_8_11_lc_trk_g2_0
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone_data_0
T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_2_21_sp12_h_l_0
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_8
T_11_13_sp4_v_t_39
T_11_17_sp4_v_t_39
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_8
T_11_13_sp4_v_t_39
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_8
T_11_13_sp4_v_t_39
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_13_9_sp12_v_t_23
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_603
T_18_21_wire_logic_cluster/lc_1/out
T_14_21_sp12_h_l_1
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_6/in_1

End 

Net : side_order_8
T_12_6_wire_logic_cluster/lc_4/out
T_11_6_sp4_h_l_0
T_10_6_sp4_v_t_37
T_10_10_sp4_v_t_45
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_0/in_1

T_12_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_5
T_6_6_sp4_h_l_8
T_5_6_sp4_v_t_45
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_2/in_0

T_12_6_wire_logic_cluster/lc_4/out
T_11_6_sp4_h_l_0
T_12_6_lc_trk_g2_0
T_12_6_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.N_488_cascade_
T_14_8_wire_logic_cluster/lc_3/ltout
T_14_8_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_17
T_8_4_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_0_span4_vert_40
T_11_1_lc_trk_g2_0
T_11_1_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_486_9
T_11_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g3_1
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

T_11_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g3_1
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone_data_2
T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_10_13_sp4_v_t_36
T_10_17_sp4_v_t_44
T_10_21_lc_trk_g0_1
T_10_21_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_44
T_12_17_sp4_v_t_37
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_10_13_sp4_v_t_36
T_10_17_sp4_v_t_44
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_13_11_sp12_v_t_23
T_13_13_sp4_v_t_43
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_6/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_1
T_10_13_sp4_v_t_36
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_sp4_h_l_9
T_12_13_sp4_v_t_44
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_13_11_sp12_v_t_23
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_6
T_10_7_wire_logic_cluster/lc_6/cout
T_10_7_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_elevator_cry_6_THRU_CO
T_10_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.count_1_cry_19
T_11_15_wire_logic_cluster/lc_2/cout
T_11_15_wire_logic_cluster/lc_3/in_3

Net : throttle_order_6
T_4_11_wire_logic_cluster/lc_4/out
T_4_7_sp4_v_t_45
T_4_9_lc_trk_g2_0
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

T_4_11_wire_logic_cluster/lc_4/out
T_4_3_sp12_v_t_23
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_0/in_1

T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_4/in_1

End 

Net : front_order_8
T_12_10_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_0
T_10_8_lc_trk_g3_0
T_10_8_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_4/out
T_5_10_sp12_h_l_0
T_4_0_span12_vert_19
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_5/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g1_4
T_12_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.m21_2_03_0_1_1_cascade_
T_20_14_wire_logic_cluster/lc_1/ltout
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side_N_491_cascade_
T_20_14_wire_logic_cluster/lc_0/ltout
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side_N_490_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_acumm_13_0_a2_2_2_2_cascade_
T_14_7_wire_logic_cluster/lc_2/ltout
T_14_7_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4.un2_source_data_0_cry_7
T_7_11_wire_logic_cluster/lc_6/cout
T_7_11_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_acumm_preregZ0Z_4
T_18_23_wire_logic_cluster/lc_3/out
T_19_19_sp4_v_t_42
T_18_21_lc_trk_g0_7
T_18_21_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_19_19_sp4_v_t_42
T_18_21_lc_trk_g0_7
T_18_21_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_2
T_17_19_sp4_v_t_45
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_2
T_17_19_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_5
T_12_2_wire_logic_cluster/lc_5/cout
T_12_2_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_CH4data_3
T_8_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_3/in_1

End 

Net : pid_altitude_dv
T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_10_3_sp4_v_t_37
T_10_5_lc_trk_g2_0
T_10_5_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_10_3_sp4_v_t_37
T_10_0_span4_vert_32
T_9_1_lc_trk_g0_3
T_9_1_input_2_5
T_9_1_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_10_3_sp4_v_t_37
T_10_5_lc_trk_g2_0
T_10_5_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_10_3_sp4_v_t_37
T_10_5_lc_trk_g2_0
T_10_5_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_10_3_sp4_v_t_37
T_10_0_span4_vert_32
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_11_6_sp4_v_t_41
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_2_sp4_v_t_37
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_2_sp4_v_t_37
T_8_5_lc_trk_g2_5
T_8_5_input_2_7
T_8_5_wire_logic_cluster/lc_7/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_11_6_sp4_v_t_41
T_11_7_lc_trk_g3_1
T_11_7_input_2_6
T_11_7_wire_logic_cluster/lc_6/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_6_3_sp4_v_t_47
T_5_5_lc_trk_g2_2
T_5_5_input_2_4
T_5_5_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_input_2_5
T_8_7_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_input_2_1
T_8_7_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_input_2_3
T_8_7_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_11_6_sp4_v_t_41
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_9_lc_trk_g0_5
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_9_lc_trk_g0_5
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_8_lc_trk_g3_0
T_9_8_input_2_7
T_9_8_wire_logic_cluster/lc_7/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_input_2_1
T_4_7_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_2_8_sp4_h_l_8
T_4_8_lc_trk_g2_5
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_2_8_sp4_h_l_8
T_4_8_lc_trk_g2_5
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_7/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_37
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_2_8_sp4_h_l_8
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_2_8_sp4_h_l_8
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_2_8_sp4_h_l_8
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : frame_decoder_OFF4data_5
T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_8_11_lc_trk_g0_1
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.countZ0Z_3
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc_data_4
T_8_17_wire_logic_cluster/lc_2/out
T_8_17_lc_trk_g3_2
T_8_17_wire_logic_cluster/lc_4/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_6_17_sp4_h_l_1
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_2/in_0

T_8_17_wire_logic_cluster/lc_2/out
T_8_7_sp12_v_t_23
T_9_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_21_19_sp12_h_l_0
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_2/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_8_7_sp12_v_t_23
T_9_7_sp12_h_l_0
T_14_7_sp4_h_l_7
T_17_7_sp4_v_t_37
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_1/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_21_15_sp12_h_l_0
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_41
T_5_13_sp4_h_l_4
T_4_9_sp4_v_t_44
T_1_9_sp4_h_l_9
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_4/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_41
T_5_13_sp4_h_l_4
T_4_9_sp4_v_t_44
T_3_10_lc_trk_g3_4
T_3_10_wire_logic_cluster/lc_4/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_6_17_sp4_h_l_1
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_2/in_0

T_8_17_wire_logic_cluster/lc_2/out
T_6_17_sp4_h_l_1
T_5_17_sp4_v_t_42
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_0/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_37
T_9_12_sp4_v_t_38
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_37
T_10_20_sp4_h_l_6
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_6_17_sp4_h_l_1
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_3/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_8_7_sp12_v_t_23
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_8_17_lc_trk_g3_2
T_8_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side_N_306_cascade_
T_20_13_wire_logic_cluster/lc_0/ltout
T_20_13_wire_logic_cluster/lc_1/in_2

End 

Net : throttle_order_7
T_4_11_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_46
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_7/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_9_7_sp4_v_t_46
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_7/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g2_5
T_4_11_input_2_5
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.countZ0Z_0
T_11_12_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_0/in_0

End 

Net : dron_frame_decoder_1.N_218_cascade_
T_8_20_wire_logic_cluster/lc_5/ltout
T_8_20_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.count_1_cry_18
T_11_15_wire_logic_cluster/lc_1/cout
T_11_15_wire_logic_cluster/lc_2/in_3

Net : front_order_9
T_12_10_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_39
T_9_8_sp4_h_l_8
T_10_8_lc_trk_g2_0
T_10_8_wire_logic_cluster/lc_1/in_1

T_12_10_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_39
T_9_8_sp4_h_l_8
T_9_8_lc_trk_g1_5
T_9_8_input_2_4
T_9_8_wire_logic_cluster/lc_4/in_2

T_12_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g2_5
T_12_10_input_2_5
T_12_10_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.N_144_1
T_7_16_wire_logic_cluster/lc_3/out
T_7_15_sp4_v_t_38
T_7_19_sp4_v_t_46
T_7_20_lc_trk_g3_6
T_7_20_wire_logic_cluster/lc_7/in_0

End 

Net : uart_pc.bit_CountZ0Z_2
T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_1/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_5/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_4/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_5/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_6/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_7/in_0

T_8_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_4/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_2/in_1

End 

Net : uart_pc.N_152
T_8_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g1_1
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

End 

Net : uart_pc.timer_CountZ1Z_2
T_7_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g1_5
T_7_18_input_2_6
T_7_18_wire_logic_cluster/lc_6/in_2

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g1_5
T_7_18_input_2_0
T_7_18_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.pid_preregZ0Z_24
T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_6_12_sp4_h_l_3
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_2_12_sp4_h_l_9
T_4_12_lc_trk_g2_4
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_3/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_2_12_sp4_h_l_9
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_6/in_0

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_2_12_sp4_h_l_9
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_3/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_2_12_sp4_h_l_9
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_5_8_sp4_v_t_38
T_5_11_lc_trk_g0_6
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_2_12_sp4_h_l_9
T_4_12_lc_trk_g2_4
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_6/in_0

T_4_16_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_38
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_i_acumm16lto3
T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_12_21_sp12_h_l_1
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.bit_CountZ0Z_0
T_8_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_1/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_5/in_0

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_4/in_3

T_8_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_6/in_0

T_8_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_5/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_4/in_0

T_8_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_7/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_1/in_0

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.un1_state_4_0
T_7_16_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_1/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone.N_126_li
T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_6/in_1

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.bit_CountZ0Z_1
T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_input_2_5
T_8_16_wire_logic_cluster/lc_5/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_4/in_1

T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_input_2_6
T_8_15_wire_logic_cluster/lc_6/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_5/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_input_2_4
T_8_15_wire_logic_cluster/lc_4/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_3/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_7/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_input_2_3
T_8_16_wire_logic_cluster/lc_3/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc.un1_state_7_0
T_8_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g0_2
T_8_16_wire_logic_cluster/lc_2/in_0

T_8_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g0_2
T_8_16_wire_logic_cluster/lc_3/in_1

End 

Net : uart_drone.timer_Count_RNO_0_0_1
T_9_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_6
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_10_9_sp4_h_l_6
T_11_9_lc_trk_g3_6
T_11_9_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.timer_CountZ0Z_0
T_7_19_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g3_5
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

T_7_19_wire_logic_cluster/lc_5/out
T_7_20_lc_trk_g1_5
T_7_20_wire_logic_cluster/lc_1/in_1

T_7_19_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_1
T_10_10_wire_logic_cluster/lc_1/cout
T_10_10_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_aileron_cry_5
T_10_10_wire_logic_cluster/lc_5/cout
T_10_10_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_aileron_cry_5_THRU_CO
T_10_10_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc.un1_state_2_0_a3_0
T_7_19_wire_logic_cluster/lc_0/out
T_7_16_sp4_v_t_40
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g2_2
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_1_THRU_CO
T_10_10_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_44
T_7_7_sp4_h_l_3
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_13
T_10_8_wire_logic_cluster/lc_5/cout
T_10_8_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_4
T_12_2_wire_logic_cluster/lc_4/cout
T_12_2_wire_logic_cluster/lc_5/in_3

Net : uart_pc.stateZ0Z_4
T_7_20_wire_logic_cluster/lc_7/out
T_7_15_sp12_v_t_22
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_5/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g3_6
T_7_18_wire_logic_cluster/lc_0/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_15_sp12_v_t_22
T_7_16_sp4_v_t_44
T_8_16_sp4_h_l_9
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_6/in_0

T_7_20_wire_logic_cluster/lc_7/out
T_7_15_sp12_v_t_22
T_7_16_sp4_v_t_44
T_8_16_sp4_h_l_9
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_0/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_7/in_3

T_7_20_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_38
T_7_18_lc_trk_g3_6
T_7_18_wire_logic_cluster/lc_4/in_1

End 

Net : frame_decoder_CH4data_4
T_8_10_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_4/in_1

End 

Net : frame_decoder_OFF4data_6
T_9_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_36
T_8_11_lc_trk_g2_4
T_8_11_input_2_6
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.timer_CountZ1Z_1
T_7_20_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g1_2
T_7_19_wire_logic_cluster/lc_0/in_1

T_7_20_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_1/in_3

End 

Net : debug_CH0_16A_c
T_11_11_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_4/in_0

T_11_11_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_46
T_11_12_sp4_v_t_42
T_11_16_sp4_v_t_42
T_8_20_sp4_h_l_7
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_39
T_12_6_sp4_v_t_47
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_39
T_12_6_sp4_v_t_47
T_11_10_lc_trk_g2_2
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_input_2_2
T_13_11_wire_logic_cluster/lc_2/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_3/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_5/in_3

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_46
T_12_8_sp4_h_l_4
T_15_4_sp4_v_t_47
T_15_0_span4_vert_43
T_15_0_lc_trk_g1_3
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : reset_module_System.countZ0Z_2
T_12_12_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_45
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : uart_pc_data_1
T_9_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g3_6
T_8_17_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_9
T_3_17_sp4_h_l_5
T_5_17_lc_trk_g2_0
T_5_17_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_6/out
T_8_17_sp12_h_l_0
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_5
T_22_13_sp4_v_t_46
T_19_13_sp4_h_l_5
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_8_17_sp12_h_l_0
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_5
T_22_13_sp4_v_t_46
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_8_17_sp12_h_l_0
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_5
T_22_13_sp4_v_t_46
T_22_14_lc_trk_g3_6
T_22_14_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_9
T_6_13_sp4_v_t_44
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_0_23_sp12_h_l_4
T_2_23_lc_trk_g0_3
T_2_23_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_6_14_sp4_h_l_1
T_5_10_sp4_v_t_43
T_2_10_sp4_h_l_6
T_3_10_lc_trk_g2_6
T_3_10_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_14_sp4_h_l_1
T_14_14_sp4_h_l_4
T_17_10_sp4_v_t_41
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_14_sp4_h_l_1
T_14_14_sp4_h_l_4
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_1/in_0

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_9_12_sp4_v_t_37
T_9_8_sp4_v_t_38
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_1/in_0

T_9_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_9
T_3_17_sp4_h_l_5
T_5_17_lc_trk_g2_0
T_5_17_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_10_20_sp4_h_l_3
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.reset6_13_cascade_
T_11_12_wire_logic_cluster/lc_6/ltout
T_11_12_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.countZ0Z_9
T_11_14_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_40
T_11_12_lc_trk_g2_0
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.count_1_cry_17
T_11_15_wire_logic_cluster/lc_0/cout
T_11_15_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_2_THRU_CO
T_10_10_wire_logic_cluster/lc_3/out
T_10_10_sp4_h_l_11
T_9_6_sp4_v_t_41
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_2
T_10_10_wire_logic_cluster/lc_2/cout
T_10_10_wire_logic_cluster/lc_3/in_3

Net : side_order_10
T_12_6_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_40
T_12_7_sp4_v_t_45
T_9_11_sp4_h_l_8
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_2/in_1

T_12_6_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_40
T_12_7_sp4_v_t_45
T_9_7_sp4_h_l_2
T_5_7_sp4_h_l_10
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_6/in_0

T_12_6_wire_logic_cluster/lc_0/out
T_12_6_lc_trk_g0_0
T_12_6_wire_logic_cluster/lc_0/in_0

End 

Net : front_order_10
T_12_10_wire_logic_cluster/lc_0/out
T_13_8_sp4_v_t_44
T_10_8_sp4_h_l_9
T_10_8_lc_trk_g1_4
T_10_8_wire_logic_cluster/lc_2/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_13_8_sp4_v_t_44
T_10_8_sp4_h_l_9
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g0_0
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.N_544
T_13_7_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.source_CH1data8lto7Z0Z_2
T_5_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g0_2
T_5_17_input_2_0
T_5_17_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.source_CH1data8
T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_4/in_1

T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_input_2_5
T_5_17_wire_logic_cluster/lc_5/in_2

T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g3_0
T_5_17_input_2_3
T_5_17_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_5
T_4_9_wire_logic_cluster/lc_5/cout
T_4_9_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_throttle_cry_5_THRU_CO
T_4_9_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_41
T_5_7_sp4_h_l_9
T_4_7_lc_trk_g1_1
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.state_RNITUI31Z0Z_13
T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_8_19_sp4_h_l_4
T_12_19_sp4_h_l_0
T_16_19_sp4_h_l_0
T_20_19_sp4_h_l_3
T_23_19_sp4_v_t_38
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_8_19_sp4_h_l_4
T_12_19_sp4_h_l_0
T_16_19_sp4_h_l_0
T_20_19_sp4_h_l_3
T_23_19_sp4_v_t_38
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp12_h_l_0
T_16_20_sp4_h_l_7
T_20_20_sp4_h_l_7
T_24_20_sp4_h_l_7
T_24_20_lc_trk_g0_2
T_24_20_wire_logic_cluster/lc_4/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp12_h_l_0
T_16_20_sp4_h_l_7
T_20_20_sp4_h_l_7
T_24_20_sp4_h_l_7
T_24_20_lc_trk_g0_2
T_24_20_wire_logic_cluster/lc_4/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp12_h_l_0
T_16_20_sp4_h_l_7
T_20_20_sp4_h_l_7
T_24_20_sp4_h_l_7
T_24_20_lc_trk_g0_2
T_24_20_wire_logic_cluster/lc_4/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp12_h_l_0
T_16_20_sp4_h_l_7
T_20_20_sp4_h_l_7
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_8_19_sp4_h_l_4
T_12_19_sp4_h_l_0
T_8_19_sp4_h_l_3
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp12_h_l_0
T_22_8_sp12_v_t_23
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

End 

Net : ppm_encoder_1.un1_counter_13_cry_3
T_12_2_wire_logic_cluster/lc_3/cout
T_12_2_wire_logic_cluster/lc_4/in_3

Net : frame_decoder_CH4data_5
T_8_10_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_3
T_10_7_wire_logic_cluster/lc_3/cout
T_10_7_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_elevator_cry_3_THRU_CO
T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_5_lc_trk_g2_4
T_10_5_input_2_2
T_10_5_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_13
T_10_11_wire_logic_cluster/lc_5/cout
T_10_11_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_4.un2_source_data_0_cry_6
T_7_11_wire_logic_cluster/lc_5/cout
T_7_11_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_0
T_10_5_wire_logic_cluster/lc_6/out
T_10_3_sp4_v_t_41
T_7_7_sp4_h_l_9
T_3_7_sp4_h_l_0
T_6_3_sp4_v_t_37
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_2/in_1

T_10_5_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_37
T_12_6_sp4_h_l_6
T_8_6_sp4_h_l_2
T_4_6_sp4_h_l_10
T_4_6_lc_trk_g1_7
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

T_10_5_wire_logic_cluster/lc_6/out
T_10_3_sp4_v_t_41
T_7_7_sp4_h_l_9
T_9_7_lc_trk_g2_4
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.source_pid_9_i_0_o3_0_11_cascade_
T_12_24_wire_logic_cluster/lc_5/ltout
T_12_24_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_2_THRU_CO
T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_2
T_10_7_wire_logic_cluster/lc_2/cout
T_10_7_wire_logic_cluster/lc_3/in_3

Net : side_order_11
T_12_6_wire_logic_cluster/lc_1/out
T_12_6_sp4_h_l_7
T_11_6_sp4_v_t_36
T_11_10_sp4_v_t_36
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_3/in_1

T_12_6_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_42
T_9_7_sp4_h_l_7
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_0/in_0

T_12_6_wire_logic_cluster/lc_1/out
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_1/in_3

End 

Net : front_order_11
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_11_6_sp4_v_t_37
T_10_8_lc_trk_g0_0
T_10_8_wire_logic_cluster/lc_3/in_1

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_sp4_h_l_7
T_8_10_sp4_h_l_10
T_7_6_sp4_v_t_47
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g0_1
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_11_15_0_
T_11_15_wire_logic_cluster/carry_in_mux/cout
T_11_15_wire_logic_cluster/lc_0/in_3

Net : uart_pc.timer_CountZ0Z_4
T_7_19_wire_logic_cluster/lc_6/out
T_7_13_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_7_13_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_3/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_7_13_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_41
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_13_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_7/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g2_6
T_7_19_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_13_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_1/in_3

T_7_19_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.pulses2count_9_i_0_14_cascade_
T_12_5_wire_logic_cluster/lc_2/ltout
T_12_5_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.un1_state_4_0
T_11_10_wire_logic_cluster/lc_7/out
T_10_9_lc_trk_g2_7
T_10_9_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_10_9_lc_trk_g2_7
T_10_9_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_46
T_8_9_sp4_h_l_5
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_46
T_8_9_sp4_h_l_5
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc.data_rdyc_1
T_7_18_wire_logic_cluster/lc_0/out
T_8_17_lc_trk_g2_0
T_8_17_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_0/out
T_8_17_lc_trk_g2_0
T_8_17_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_0/out
T_8_18_sp4_h_l_0
T_11_14_sp4_v_t_37
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_0/out
T_8_17_lc_trk_g2_0
T_8_17_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_0_THRU_CO
T_10_10_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_43
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_0
T_10_10_wire_logic_cluster/lc_0/cout
T_10_10_wire_logic_cluster/lc_1/in_3

Net : uart_drone.un1_state_7_0
T_10_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_6/in_0

T_10_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2
T_8_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g2_6
T_8_17_wire_logic_cluster/lc_0/in_0

T_8_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_5/in_0

T_8_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g2_6
T_8_17_wire_logic_cluster/lc_5/in_1

T_8_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_6/in_1

T_8_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_4/in_3

T_8_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un10lto12
T_13_7_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g1_7
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

T_13_7_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_39
T_14_0_span4_vert_40
T_13_3_lc_trk_g3_0
T_13_3_wire_logic_cluster/lc_5/in_0

T_13_7_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g0_7
T_13_6_wire_logic_cluster/lc_2/in_1

T_13_7_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_39
T_14_8_lc_trk_g1_2
T_14_8_wire_logic_cluster/lc_4/in_3

T_13_7_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g0_7
T_13_8_input_2_5
T_13_8_wire_logic_cluster/lc_5/in_2

T_13_7_wire_logic_cluster/lc_7/out
T_13_7_lc_trk_g2_7
T_13_7_wire_logic_cluster/lc_6/in_1

T_13_7_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_39
T_14_8_sp4_v_t_40
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_0/in_0

T_13_7_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_39
T_14_8_sp4_v_t_40
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_2/in_1

T_13_7_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_39
T_14_8_sp4_v_t_40
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_acumm_13_0_a2_2_2_2
T_18_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.reset6_19_cascade_
T_11_12_wire_logic_cluster/lc_4/ltout
T_11_12_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.countZ0Z_6
T_11_13_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_38
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.timer_CountZ0Z_0
T_9_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g1_1
T_10_12_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_9_sp12_v_t_22
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g1_1
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.timer_Count_RNILR1B2Z0Z_2
T_8_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_4/in_0

T_8_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_6/in_0

T_8_17_wire_logic_cluster/lc_1/out
T_8_17_lc_trk_g3_1
T_8_17_wire_logic_cluster/lc_7/in_1

T_8_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_5/in_1

T_8_17_wire_logic_cluster/lc_1/out
T_8_17_lc_trk_g3_1
T_8_17_input_2_0
T_8_17_wire_logic_cluster/lc_0/in_2

T_8_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g1_1
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

T_8_17_wire_logic_cluster/lc_1/out
T_8_17_lc_trk_g3_1
T_8_17_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.reset6_11
T_12_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_3
T_10_10_wire_logic_cluster/lc_3/cout
T_10_10_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_aileron_cry_3_THRU_CO
T_10_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_2
T_12_2_wire_logic_cluster/lc_2/cout
T_12_2_wire_logic_cluster/lc_3/in_3

Net : reset_module_System.countZ0Z_20
T_11_15_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_47
T_12_13_lc_trk_g3_7
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_CH4data_6
T_8_10_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_5
T_11_13_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.N_54_cascade_
T_4_12_wire_logic_cluster/lc_2/ltout
T_4_12_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.countZ0Z_8
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_4.un2_source_data_0_cry_5
T_7_11_wire_logic_cluster/lc_4/cout
T_7_11_wire_logic_cluster/lc_5/in_3

Net : reset_module_System.countZ0Z_4
T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_1_THRU_CO
T_10_7_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_44
T_7_8_sp4_h_l_2
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_1
T_10_7_wire_logic_cluster/lc_1/cout
T_10_7_wire_logic_cluster/lc_2/in_3

Net : dron_frame_decoder_1.N_230_5_cascade_
T_10_21_wire_logic_cluster/lc_0/ltout
T_10_21_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.N_224
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_sp4_h_l_7
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.countZ0Z_17
T_11_15_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4_data_6
T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_22
T_7_1_sp4_v_t_44
T_8_1_sp4_h_l_2
T_9_1_lc_trk_g3_2
T_9_1_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_12
T_7_9_wire_logic_cluster/lc_6/cout
T_7_9_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_rudder_cry_12_THRU_CO
T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_1
T_12_2_wire_logic_cluster/lc_1/cout
T_12_2_wire_logic_cluster/lc_2/in_3

Net : dron_frame_decoder_1.source_data_valid_2_sqmuxa_iZ0
T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_18_sp4_v_t_36
T_3_18_sp4_h_l_1
T_7_18_sp4_h_l_4
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_7_19_sp4_h_l_4
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_5/s_r

End 

Net : pid_alt.source_pid_9_0_0_4_cascade_
T_5_13_wire_logic_cluster/lc_3/ltout
T_5_13_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_13
T_8_21_wire_logic_cluster/lc_7/out
T_8_20_sp4_v_t_46
T_9_20_sp4_h_l_11
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_4/in_0

T_8_21_wire_logic_cluster/lc_7/out
T_8_20_sp4_v_t_46
T_8_16_sp4_v_t_39
T_7_17_lc_trk_g2_7
T_7_17_wire_logic_cluster/lc_6/in_1

T_8_21_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g2_7
T_8_21_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_0_THRU_CO
T_10_7_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_42
T_7_8_sp4_h_l_7
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_4
T_10_7_wire_logic_cluster/lc_4/cout
T_10_7_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_elevator_cry_4_THRU_CO
T_10_7_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_0
T_10_7_wire_logic_cluster/lc_0/cout
T_10_7_wire_logic_cluster/lc_1/in_3

Net : side_order_12
T_12_5_wire_logic_cluster/lc_0/out
T_12_5_sp4_h_l_5
T_11_5_sp4_v_t_40
T_11_9_sp4_v_t_36
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_4/in_1

T_12_5_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_45
T_9_7_sp4_h_l_1
T_8_7_lc_trk_g1_1
T_8_7_wire_logic_cluster/lc_4/in_0

End 

Net : dron_frame_decoder_1.N_224_cascade_
T_10_21_wire_logic_cluster/lc_1/ltout
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.countZ0Z_7
T_11_13_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_14
T_11_14_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_47
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_7/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.state_RNIF38SZ0Z_6
T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_10
T_0_22_sp4_h_l_6
T_3_22_sp4_v_t_43
T_3_23_lc_trk_g3_3
T_3_23_wire_logic_cluster/lc_2/cen

T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_10
T_0_22_sp4_h_l_6
T_3_22_sp4_v_t_43
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_10
T_0_22_sp4_h_l_6
T_3_22_sp4_v_t_43
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_10
T_0_22_sp4_h_l_6
T_2_22_lc_trk_g3_3
T_2_22_wire_logic_cluster/lc_2/cen

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_6_20_sp4_h_l_1
T_5_16_sp4_v_t_43
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_7/cen

T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_2
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_8_22_sp4_h_l_2
T_4_22_sp4_h_l_2
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

End 

Net : scaler_4.un2_source_data_0_cry_4
T_7_11_wire_logic_cluster/lc_3/cout
T_7_11_wire_logic_cluster/lc_4/in_3

Net : Commands_frame_decoder.state_RNIQRI31Z0Z_10
T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_4_12_sp4_h_l_3
T_3_8_sp4_v_t_38
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_4_12_sp4_h_l_3
T_3_8_sp4_v_t_38
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_4_12_sp4_h_l_3
T_3_8_sp4_v_t_38
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_4_12_sp4_h_l_3
T_3_8_sp4_v_t_38
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_4_12_sp4_h_l_3
T_3_8_sp4_v_t_38
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_4_12_sp4_h_l_3
T_3_8_sp4_v_t_38
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_2_0_span12_vert_23
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_2/cen

T_8_12_wire_logic_cluster/lc_2/out
T_3_12_sp12_h_l_0
T_2_0_span12_vert_23
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_2/cen

End 

Net : pid_side.source_pid_9_i_0_o3_0_11_cascade_
T_13_5_wire_logic_cluster/lc_3/ltout
T_13_5_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_10
T_8_21_wire_logic_cluster/lc_5/out
T_8_14_sp12_v_t_22
T_8_2_sp12_v_t_22
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_2/in_0

T_8_21_wire_logic_cluster/lc_5/out
T_8_19_sp4_v_t_39
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_2/in_1

T_8_21_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g2_5
T_8_21_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_0
T_4_13_wire_logic_cluster/lc_1/cout
T_4_13_wire_logic_cluster/lc_2/in_3

Net : uart_pc.state_RNIEAGSZ0Z_4
T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_6_15_sp4_h_l_2
T_10_15_sp4_h_l_5
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

T_8_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_45
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.state_ns_i_a2_0_2_0_cascade_
T_5_17_wire_logic_cluster/lc_6/ltout
T_5_17_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone.un4_timer_Count_1_cry_3
T_10_12_wire_logic_cluster/lc_2/cout
T_10_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone.timer_Count_RNO_0_0_4
T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_10_12_lc_trk_g0_6
T_10_12_input_2_6
T_10_12_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.CO0
T_10_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_301_cascade_
T_12_5_wire_logic_cluster/lc_5/ltout
T_12_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.bit_CountZ0Z_0
T_9_9_wire_logic_cluster/lc_4/out
T_10_9_lc_trk_g0_4
T_10_9_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_5/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_7/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_10_9_sp12_h_l_0
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_37
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_37
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_4/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_37
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_4/out
T_10_9_sp12_h_l_0
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_3/in_0

T_9_9_wire_logic_cluster/lc_4/out
T_10_9_lc_trk_g0_4
T_10_9_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_input_2_5
T_9_9_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.N_152
T_10_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_3/in_0

T_10_9_wire_logic_cluster/lc_2/out
T_10_9_sp4_h_l_9
T_13_9_sp4_v_t_39
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_7/in_3

T_10_9_wire_logic_cluster/lc_2/out
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.N_144_1
T_11_9_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_3
T_4_9_wire_logic_cluster/lc_3/cout
T_4_9_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_3_THRU_CO
T_4_9_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_44
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_pid_prereg_0_cry_1
T_13_23_wire_logic_cluster/lc_2/cout
T_13_23_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.N_516_cascade_
T_7_4_wire_logic_cluster/lc_4/ltout
T_7_4_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4_data_7
T_7_11_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_44
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_41
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.stateZ0Z_3
T_11_9_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_input_2_7
T_11_10_wire_logic_cluster/lc_7/in_2

T_11_9_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_40
T_11_11_lc_trk_g0_0
T_11_11_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_10_9_lc_trk_g2_4
T_10_9_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_4/out
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_7/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_0
T_9_9_lc_trk_g0_0
T_9_9_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_0/in_3

End 

Net : uart_drone.bit_CountZ0Z_2
T_9_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g1_6
T_10_9_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_5/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_13_9_lc_trk_g1_4
T_13_9_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_10
T_13_7_sp4_v_t_47
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_7/in_3

T_9_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_13_9_lc_trk_g1_4
T_13_9_input_2_3
T_13_9_wire_logic_cluster/lc_3/in_2

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.bit_CountZ0Z_1
T_9_9_wire_logic_cluster/lc_5/out
T_10_9_lc_trk_g1_5
T_10_9_input_2_2
T_10_9_wire_logic_cluster/lc_2/in_2

T_9_9_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_39
T_10_11_sp4_h_l_2
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_sp12_h_l_1
T_13_9_lc_trk_g0_2
T_13_9_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_39
T_10_11_sp4_h_l_2
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_39
T_10_11_sp4_h_l_2
T_13_7_sp4_v_t_39
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_39
T_10_11_sp4_h_l_2
T_13_7_sp4_v_t_39
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_39
T_10_11_sp4_h_l_2
T_13_7_sp4_v_t_39
T_13_10_lc_trk_g0_7
T_13_10_input_2_7
T_13_10_wire_logic_cluster/lc_7/in_2

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_sp12_h_l_1
T_13_9_lc_trk_g0_2
T_13_9_wire_logic_cluster/lc_3/in_3

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g3_5
T_9_9_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g3_5
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_0
T_12_2_wire_logic_cluster/lc_0/cout
T_12_2_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.pulses2count_9_i_1_8
T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_11_4_sp4_v_t_45
T_11_0_span4_vert_41
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.stateZ0Z_3
T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_input_2_2
T_7_16_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_8
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_7_8_sp12_v_t_23
T_7_20_lc_trk_g2_0
T_7_20_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.stateZ0Z_6
T_9_21_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_4/in_3

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_3/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_4.un2_source_data_0_cry_3
T_7_11_wire_logic_cluster/lc_2/cout
T_7_11_wire_logic_cluster/lc_3/in_3

Net : reset_module_System.count_1_cry_15
T_11_14_wire_logic_cluster/lc_6/cout
T_11_14_wire_logic_cluster/lc_7/in_3

Net : throttle_order_8
T_4_11_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_0/in_1

T_4_11_wire_logic_cluster/lc_6/out
T_4_9_sp4_v_t_41
T_5_9_sp4_h_l_4
T_9_9_sp4_h_l_0
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_0/in_0

T_4_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g0_6
T_4_11_input_2_6
T_4_11_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_11_THRU_CO
T_7_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_11
T_7_9_wire_logic_cluster/lc_5/cout
T_7_9_wire_logic_cluster/lc_6/in_3

Net : pid_side.m0_2_03_cascade_
T_17_13_wire_logic_cluster/lc_4/ltout
T_17_13_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4_data_8
T_7_11_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_46
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_10_THRU_CO
T_7_9_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g0_5
T_7_8_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_4
T_4_9_wire_logic_cluster/lc_4/cout
T_4_9_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_throttle_cry_4_THRU_CO
T_4_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g0_5
T_4_8_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_10
T_7_9_wire_logic_cluster/lc_4/cout
T_7_9_wire_logic_cluster/lc_5/in_3

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa
T_9_15_wire_logic_cluster/lc_2/out
T_9_13_sp12_v_t_23
T_9_19_sp4_v_t_39
T_8_21_lc_trk_g0_2
T_8_21_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_13
T_4_10_wire_logic_cluster/lc_5/cout
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_4.un2_source_data_0_cry_2
T_7_11_wire_logic_cluster/lc_1/cout
T_7_11_wire_logic_cluster/lc_2/in_3

Net : throttle_order_9
T_4_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g1_7
T_4_10_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_43
T_5_9_sp4_h_l_11
T_9_9_sp4_h_l_2
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_1/in_0

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.count_1_cry_14
T_11_14_wire_logic_cluster/lc_5/cout
T_11_14_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.stateZ0Z_6
T_10_15_wire_logic_cluster/lc_7/out
T_10_10_sp12_v_t_22
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_7/out
T_11_13_sp4_v_t_42
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_2/in_1

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_pid_prereg_un1_pid_prereg_0_cry_0_c_THRU_CO
T_4_13_wire_logic_cluster/lc_0/cout
T_4_13_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.stateZ0Z_0
T_10_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_4/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_input_2_4
T_9_21_wire_logic_cluster/lc_4/in_2

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.N_181_cascade_
T_13_8_wire_logic_cluster/lc_0/ltout
T_13_8_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.state_ns_i_a2_0_1_0
T_9_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_4_data_9
T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_9_THRU_CO
T_7_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_9
T_7_9_wire_logic_cluster/lc_3/cout
T_7_9_wire_logic_cluster/lc_4/in_3

Net : pid_side_N_607_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un2_source_data_0_cry_1
T_7_11_wire_logic_cluster/lc_0/cout
T_7_11_wire_logic_cluster/lc_1/in_3

Net : uart_pc.un1_state_2_0_cascade_
T_9_16_wire_logic_cluster/lc_0/ltout
T_9_16_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_0
T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_0
T_8_18_wire_logic_cluster/lc_0/out
T_8_18_lc_trk_g1_0
T_8_18_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_11
T_10_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_45
T_11_8_sp4_v_t_41
T_11_10_lc_trk_g2_4
T_11_10_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.state_RNIRSI31Z0Z_11
T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_11_10_wire_logic_cluster/lc_4/out
T_4_10_sp12_h_l_0
T_3_10_sp4_h_l_1
T_2_6_sp4_v_t_43
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

End 

Net : reset_module_System.count_1_cry_13
T_11_14_wire_logic_cluster/lc_4/cout
T_11_14_wire_logic_cluster/lc_5/in_3

Net : uart_drone.un4_timer_Count_1_cry_2
T_10_12_wire_logic_cluster/lc_1/cout
T_10_12_wire_logic_cluster/lc_2/in_3

Net : throttle_order_10
T_4_11_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_2/in_1

T_4_11_wire_logic_cluster/lc_0/out
T_4_0_span12_vert_20
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.timer_Count_RNO_0_0_3
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_298_cascade_
T_8_4_wire_logic_cluster/lc_1/ltout
T_8_4_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.data_Auxce_0_6
T_11_11_wire_logic_cluster/lc_5/out
T_11_7_sp4_v_t_47
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_2_THRU_CO
T_4_9_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_46
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_2
T_4_9_wire_logic_cluster/lc_2/cout
T_4_9_wire_logic_cluster/lc_3/in_3

Net : uart_drone.data_Auxce_0_0_4
T_11_11_wire_logic_cluster/lc_7/out
T_9_11_sp12_h_l_1
T_13_11_lc_trk_g0_2
T_13_11_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.N_539_cascade_
T_5_13_wire_logic_cluster/lc_2/ltout
T_5_13_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.data_Auxce_0_0_2
T_13_9_wire_logic_cluster/lc_2/out
T_13_7_sp12_v_t_23
T_13_11_lc_trk_g2_0
T_13_11_wire_logic_cluster/lc_2/in_0

End 

Net : scaler_4_data_10
T_7_11_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_46
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_46
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.un1_state57_iZ0
T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.N_631_cascade_
T_14_5_wire_logic_cluster/lc_1/ltout
T_14_5_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.timer_Count_0_sqmuxa
T_7_16_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_36
T_7_19_sp4_v_t_44
T_7_20_lc_trk_g3_4
T_7_20_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_36
T_7_18_lc_trk_g1_4
T_7_18_input_2_5
T_7_18_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_36
T_7_19_lc_trk_g0_1
T_7_19_input_2_5
T_7_19_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_36
T_7_19_lc_trk_g0_1
T_7_19_input_2_7
T_7_19_wire_logic_cluster/lc_7/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_36
T_7_19_lc_trk_g1_1
T_7_19_input_2_6
T_7_19_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_0_1_10
T_8_6_wire_logic_cluster/lc_5/out
T_0_6_sp12_h_l_1
T_11_0_span12_vert_10
T_11_4_lc_trk_g3_5
T_11_4_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.source_xy_ki_1_sqmuxa
T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_5
T_8_21_lc_trk_g0_0
T_8_21_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.N_143
T_7_18_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_46
T_7_20_lc_trk_g1_6
T_7_20_input_2_7
T_7_20_wire_logic_cluster/lc_7/in_2

T_7_18_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_46
T_7_20_lc_trk_g1_6
T_7_20_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_5/in_1

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_lc_trk_g3_7
T_7_18_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_1
T_8_18_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g3_1
T_8_18_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_1
T_8_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : throttle_order_11
T_4_11_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_3/in_1

T_4_11_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_43
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_2/in_0

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.count_1_cry_12
T_11_14_wire_logic_cluster/lc_3/cout
T_11_14_wire_logic_cluster/lc_4/in_3

Net : uart_drone.N_143
T_9_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_38
T_10_10_sp4_h_l_8
T_11_10_lc_trk_g2_0
T_11_10_input_2_0
T_11_10_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_12_7_sp4_v_t_40
T_11_9_lc_trk_g0_5
T_11_9_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_0
T_13_23_wire_logic_cluster/lc_1/cout
T_13_23_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.stateZ0Z_0
T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp12_v_t_22
T_7_21_lc_trk_g3_6
T_7_21_input_2_3
T_7_21_wire_logic_cluster/lc_3/in_2

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.N_531_cascade_
T_17_21_wire_logic_cluster/lc_0/ltout
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_8
T_7_9_wire_logic_cluster/lc_2/cout
T_7_9_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_rudder_cry_8_THRU_CO
T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_1_THRU_CO
T_4_9_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_40
T_4_7_lc_trk_g0_5
T_4_7_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_1
T_4_9_wire_logic_cluster/lc_1/cout
T_4_9_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_cascade_
T_9_15_wire_logic_cluster/lc_2/ltout
T_9_15_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_7
T_7_9_wire_logic_cluster/lc_1/cout
T_7_9_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_rudder_cry_7_THRU_CO
T_7_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_1/in_0

End 

Net : uart_drone.timer_Count_0_sqmuxa
T_11_10_wire_logic_cluster/lc_5/out
T_10_10_sp4_h_l_2
T_9_10_sp4_v_t_39
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_5/out
T_10_10_sp4_h_l_2
T_9_10_sp4_v_t_39
T_9_12_lc_trk_g3_2
T_9_12_input_2_1
T_9_12_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_38
T_11_9_lc_trk_g2_6
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_42
T_10_12_lc_trk_g3_2
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_42
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc.N_126_li_cascade_
T_7_18_wire_logic_cluster/lc_6/ltout
T_7_18_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_4_data_11
T_7_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_36
T_7_9_lc_trk_g3_4
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_6/out
T_7_5_sp12_v_t_23
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.countZ0Z_0
T_7_20_wire_logic_cluster/lc_6/out
T_7_14_sp12_v_t_23
T_7_2_sp12_v_t_23
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_6/in_3

T_7_20_wire_logic_cluster/lc_6/out
T_7_14_sp12_v_t_23
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_6/out
T_7_14_sp12_v_t_23
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_5/in_0

T_7_20_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_input_2_6
T_7_20_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_2
T_8_18_wire_logic_cluster/lc_2/out
T_8_18_lc_trk_g1_2
T_8_18_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_2
T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.count_1_cry_11
T_11_14_wire_logic_cluster/lc_2/cout
T_11_14_wire_logic_cluster/lc_3/in_3

Net : uart_drone.N_126_li_cascade_
T_9_11_wire_logic_cluster/lc_2/ltout
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_3
T_9_21_wire_logic_cluster/lc_1/out
T_8_20_lc_trk_g2_1
T_8_20_input_2_7
T_8_20_wire_logic_cluster/lc_7/in_2

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_1/in_0

T_9_21_wire_logic_cluster/lc_1/out
T_8_20_lc_trk_g2_1
T_8_20_wire_logic_cluster/lc_6/in_1

End 

Net : uart_pc.CO0_cascade_
T_8_16_wire_logic_cluster/lc_1/ltout
T_8_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.timer_Count_RNO_0_0_2
T_10_12_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone.un4_timer_Count_1_cry_1
T_10_12_wire_logic_cluster/lc_0/cout
T_10_12_wire_logic_cluster/lc_1/in_3

Net : Commands_frame_decoder.count_1_sqmuxa
T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_7/in_3

End 

Net : debug_CH3_20A_c
T_7_13_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_39
T_9_14_sp4_h_l_2
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_39
T_9_10_sp4_h_l_2
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g0_7
T_7_13_input_2_7
T_7_13_wire_logic_cluster/lc_7/in_2

T_7_13_wire_logic_cluster/lc_7/out
T_7_8_sp12_v_t_22
T_8_8_sp12_h_l_1
T_14_8_sp4_h_l_6
T_17_4_sp4_v_t_37
T_17_0_span4_vert_45
T_17_0_lc_trk_g1_5
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : scaler_4_data_12
T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_39
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_0_THRU_CO
T_4_9_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_6
T_7_9_wire_logic_cluster/lc_0/cout
T_7_9_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_rudder_cry_6_THRU_CO
T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_0
T_4_9_wire_logic_cluster/lc_0/cout
T_4_9_wire_logic_cluster/lc_1/in_3

Net : uart_drone.data_Auxce_0_1
T_13_10_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.data_Auxce_0_5
T_13_10_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.data_Auxce_0_0_0
T_13_10_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.data_Auxce_0_3
T_13_9_wire_logic_cluster/lc_3/out
T_13_8_sp4_v_t_38
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.source_CH1data8_cascade_
T_5_17_wire_logic_cluster/lc_0/ltout
T_5_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_1_9
T_9_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_3
T_6_4_sp4_v_t_45
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g2_2
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_3
T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_3
T_8_18_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_9
T_10_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_2/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_544_cascade_
T_13_7_wire_logic_cluster/lc_5/ltout
T_13_7_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.count_1_cry_10
T_11_14_wire_logic_cluster/lc_1/cout
T_11_14_wire_logic_cluster/lc_2/in_3

Net : throttle_order_12
T_5_11_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_0
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc.un4_timer_Count_1_cry_3
T_7_19_wire_logic_cluster/lc_2/cout
T_7_19_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_4
T_7_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_6/in_1

End 

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2_cascade_
T_8_17_wire_logic_cluster/lc_6/ltout
T_8_17_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.count_1_cry_9
T_11_14_wire_logic_cluster/lc_0/cout
T_11_14_wire_logic_cluster/lc_1/in_3

Net : debug_CH2_18A_c
T_10_13_wire_logic_cluster/lc_7/out
T_9_13_sp4_h_l_6
T_8_13_sp4_v_t_37
T_8_17_lc_trk_g0_0
T_8_17_wire_logic_cluster/lc_1/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_9_13_sp4_h_l_6
T_8_13_sp4_v_t_37
T_8_17_sp4_v_t_45
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_7/out
T_9_13_sp4_h_l_6
T_8_13_sp4_v_t_37
T_7_16_lc_trk_g2_5
T_7_16_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_7_16_sp4_h_l_11
T_3_16_sp4_h_l_7
T_5_16_lc_trk_g3_2
T_5_16_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_9_13_sp4_h_l_6
T_12_13_sp4_v_t_43
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_1/in_0

T_10_13_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_42
T_8_15_sp4_h_l_7
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_1/in_0

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_2/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_4/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_10_13_wire_logic_cluster/lc_7/out
T_10_12_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp12_h_l_1
T_19_1_sp12_v_t_22
T_19_2_sp4_v_t_44
T_19_0_span4_vert_13
T_15_0_span4_horz_r_2
T_16_0_lc_trk_g0_6
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_drone.stateZ0Z_2
T_11_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g2_3
T_10_9_input_2_7
T_10_9_wire_logic_cluster/lc_7/in_2

T_11_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.reset6_15
T_12_14_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_41
T_9_12_sp4_h_l_4
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_41
T_9_12_sp4_h_l_4
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_6/out
T_12_8_sp12_v_t_23
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_41
T_9_12_sp4_h_l_4
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_12_8_sp12_v_t_23
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.countZ0Z_19
T_11_15_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.state_RNIOU0NZ0Z_4
T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

T_12_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_41
T_13_10_sp4_v_t_37
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/s_r

End 

Net : uart_pc.un4_timer_Count_1_cry_2
T_7_19_wire_logic_cluster/lc_1/cout
T_7_19_wire_logic_cluster/lc_2/in_3

Net : uart_pc.timer_Count_RNO_0Z0Z_3
T_7_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.countZ0Z_21
T_11_15_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : uart_pc.timer_Count_RNILR1B2Z0Z_2_cascade_
T_8_17_wire_logic_cluster/lc_1/ltout
T_8_17_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.countZ0Z_15
T_11_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_6/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_0_0
T_8_6_wire_logic_cluster/lc_4/out
T_9_6_sp4_h_l_8
T_12_2_sp4_v_t_39
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side_N_235_cascade_
T_18_13_wire_logic_cluster/lc_0/ltout
T_18_13_wire_logic_cluster/lc_1/in_2

End 

Net : uart_pc.N_145
T_7_16_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g2_7
T_7_16_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.count_1_2
T_11_13_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : reset_module_System.count_1_cry_1
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

Net : uart_pc.stateZ0Z_2
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g0_1
T_7_16_input_2_7
T_7_16_wire_logic_cluster/lc_7/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_7_10_0_
T_7_10_wire_logic_cluster/carry_in_mux/cout
T_7_10_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2count_9_i_1_4
T_10_5_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g0_0
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_11_14_0_
T_11_14_wire_logic_cluster/carry_in_mux/cout
T_11_14_wire_logic_cluster/lc_0/in_3

Net : uart_pc.N_152_cascade_
T_8_15_wire_logic_cluster/lc_1/ltout
T_8_15_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_5_i_0_cascade_
T_9_20_wire_logic_cluster/lc_5/ltout
T_9_20_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.N_152_cascade_
T_10_9_wire_logic_cluster/lc_2/ltout
T_10_9_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.un4_timer_Count_1_cry_1
T_7_19_wire_logic_cluster/lc_0/cout
T_7_19_wire_logic_cluster/lc_1/in_3

Net : uart_pc.timer_Count_RNO_0Z0Z_2
T_7_19_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g1_1
T_7_18_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.countZ0Z_13
T_11_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_6/in_3

T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : front_order_13
T_12_22_wire_logic_cluster/lc_6/out
T_11_22_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_0_span12_vert_19
T_10_8_lc_trk_g2_4
T_10_8_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_41
T_9_20_sp4_h_l_4
T_8_16_sp4_v_t_41
T_8_12_sp4_v_t_41
T_8_8_sp4_v_t_37
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.N_220_cascade_
T_10_21_wire_logic_cluster/lc_4/ltout
T_10_21_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.data_Auxce_0_6
T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : reset_module_System.countZ0Z_12
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_46
T_11_12_lc_trk_g2_6
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.N_144_1_cascade_
T_11_9_wire_logic_cluster/lc_3/ltout
T_11_9_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.state_RNIG48SZ0Z_7
T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

End 

Net : uart_pc.N_144_1_cascade_
T_7_16_wire_logic_cluster/lc_3/ltout
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.N_145
T_10_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.countZ0Z_18
T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.countZ0Z_16
T_11_14_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_38
T_11_12_lc_trk_g3_6
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.reset6_14
T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_5/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_5/in_3

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_0_c_THRU_CO
T_16_4_wire_logic_cluster/lc_0/cout
T_16_4_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_cry_7
T_11_13_wire_logic_cluster/lc_6/cout
T_11_13_wire_logic_cluster/lc_7/in_3

Net : uart_pc.data_Auxce_0_3
T_8_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_4/in_0

End 

Net : uart_pc.data_Auxce_0_5
T_8_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : uart_pc.data_Auxce_0_0_2
T_8_15_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_18
T_8_4_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_2/in_1

T_8_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_2/in_1

T_8_4_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_36
T_9_0_span4_vert_12
T_10_2_sp4_h_l_7
T_11_2_lc_trk_g2_7
T_11_2_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.state_ns_0_i_a2_0_2_3_cascade_
T_9_21_wire_logic_cluster/lc_0/ltout
T_9_21_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_1
T_10_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_2/in_3

T_10_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_4/in_1

T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g2_5
T_10_21_wire_logic_cluster/lc_5/in_0

End 

Net : reset_module_System.count_1_cry_6
T_11_13_wire_logic_cluster/lc_5/cout
T_11_13_wire_logic_cluster/lc_6/in_3

Net : dron_frame_decoder_1.N_200
T_9_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : side_order_13
T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_12_7_sp4_v_t_43
T_9_11_sp4_h_l_6
T_10_11_lc_trk_g2_6
T_10_11_wire_logic_cluster/lc_5/in_1

T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_12_7_sp4_v_t_43
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.data_Auxce_0_1
T_8_15_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc.data_Auxce_0_0_4
T_8_15_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.data_Auxce_0_0_0
T_8_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_5
T_11_13_wire_logic_cluster/lc_4/cout
T_11_13_wire_logic_cluster/lc_5/in_3

Net : Commands_frame_decoder.stateZ0Z_7
T_10_15_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g0_5
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g2_6
T_10_15_input_2_6
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.state_srsts_0_0_0_cascade_
T_7_18_wire_logic_cluster/lc_3/ltout
T_7_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_593_cascade_
T_11_24_wire_logic_cluster/lc_2/ltout
T_11_24_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_0
T_13_16_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_37
T_13_8_sp4_v_t_37
T_10_8_sp4_h_l_0
T_14_8_sp4_h_l_3
T_14_8_lc_trk_g0_6
T_14_8_wire_logic_cluster/lc_6/in_0

End 

Net : reset_module_System.count_1_cry_4
T_11_13_wire_logic_cluster/lc_3/cout
T_11_13_wire_logic_cluster/lc_4/in_3

Net : pid_side.N_593_cascade_
T_14_5_wire_logic_cluster/lc_4/ltout
T_14_5_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.state_srsts_i_0_2_cascade_
T_7_16_wire_logic_cluster/lc_0/ltout
T_7_16_wire_logic_cluster/lc_1/in_2

End 

Net : scaler_4_data_13
T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_8_9_sp4_v_t_41
T_9_9_sp4_h_l_9
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_0_c_THRU_CO
T_13_23_wire_logic_cluster/lc_0/cout
T_13_23_wire_logic_cluster/lc_1/in_3

Net : throttle_order_13
T_5_13_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_36
T_2_10_sp4_h_l_1
T_4_10_lc_trk_g2_4
T_4_10_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_5_7_sp12_v_t_23
T_5_7_sp4_v_t_45
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_6/in_0

End 

Net : reset_module_System.count_1_cry_3
T_11_13_wire_logic_cluster/lc_2/cout
T_11_13_wire_logic_cluster/lc_3/in_3

Net : uart_drone_sync.aux_1__0__0_0
T_7_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_46
T_8_8_sp4_h_l_5
T_11_8_sp4_v_t_47
T_11_12_sp4_v_t_36
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4_data_5
T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_5_11_sp4_h_l_0
T_4_7_sp4_v_t_40
T_1_7_sp4_h_l_5
T_3_7_lc_trk_g3_0
T_3_7_wire_logic_cluster/lc_0/in_3

End 

Net : uart_drone.state_srsts_0_0_0_cascade_
T_12_9_wire_logic_cluster/lc_2/ltout
T_12_9_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.N_143_cascade_
T_9_11_wire_logic_cluster/lc_3/ltout
T_9_11_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.state_RNO_0Z0Z_14_cascade_
T_7_17_wire_logic_cluster/lc_5/ltout
T_7_17_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.state_srsts_i_0_2_cascade_
T_11_10_wire_logic_cluster/lc_2/ltout
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_cry_2
T_11_13_wire_logic_cluster/lc_1/cout
T_11_13_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_i_acumm_preregZ0Z_2
T_18_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_40
T_20_19_sp4_h_l_5
T_16_19_sp4_h_l_1
T_16_19_lc_trk_g1_4
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.N_370_2_cascade_
T_7_17_wire_logic_cluster/lc_1/ltout
T_7_17_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc_sync.aux_1__0_Z0Z_0
T_5_16_wire_logic_cluster/lc_4/out
T_4_16_sp4_h_l_0
T_8_16_sp4_h_l_0
T_11_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_0
T_11_19_wire_logic_cluster/lc_0/out
T_8_19_sp12_h_l_0
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc.stateZ0Z_1
T_5_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_5
T_7_16_lc_trk_g2_0
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

T_5_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_5
T_5_16_lc_trk_g0_0
T_5_16_wire_logic_cluster/lc_0/in_0

T_5_16_wire_logic_cluster/lc_0/out
T_5_16_sp4_h_l_5
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.data_AuxZ0Z_7
T_9_15_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_37
T_9_15_sp4_v_t_38
T_8_17_lc_trk_g0_3
T_8_17_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.stateZ0Z_0
T_12_9_wire_logic_cluster/lc_3/out
T_12_9_sp4_h_l_11
T_11_9_sp4_v_t_40
T_11_11_lc_trk_g3_5
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_12_9_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_1
T_18_23_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_39
T_15_19_sp4_h_l_8
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_4_data_4
T_9_10_wire_logic_cluster/lc_0/out
T_10_6_sp4_v_t_36
T_11_6_sp4_h_l_1
T_10_6_lc_trk_g0_1
T_10_6_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g0_0
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_2
T_14_6_wire_logic_cluster/lc_2/out
T_14_0_span12_vert_15
T_14_8_lc_trk_g2_0
T_14_8_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.stateZ0Z_0
T_7_18_wire_logic_cluster/lc_4/out
T_7_16_sp4_v_t_37
T_4_16_sp4_h_l_6
T_5_16_lc_trk_g2_6
T_5_16_input_2_0
T_5_16_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g0_4
T_7_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_1
T_14_6_wire_logic_cluster/lc_1/out
T_14_3_sp12_v_t_22
T_14_8_lc_trk_g2_6
T_14_8_input_2_0
T_14_8_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone_sync.aux_0__0__0_0
T_7_1_wire_logic_cluster/lc_5/out
T_7_0_span4_vert_10
T_7_1_sp4_v_t_36
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.stateZ0Z_1
T_11_11_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_36
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_3/in_0

End 

Net : uart_drone.data_AuxZ0Z_1
T_13_11_wire_logic_cluster/lc_1/out
T_13_9_sp4_v_t_47
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_1/in_0

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g0_1
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_1_cascade_
T_7_20_wire_logic_cluster/lc_1/ltout
T_7_20_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_1_cascade_
T_11_12_wire_logic_cluster/lc_2/ltout
T_11_12_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4_data_14
T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.data_AuxZ0Z_3
T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g2_0
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_8_17_lc_trk_g1_4
T_8_17_wire_logic_cluster/lc_7/in_0

End 

Net : uart_drone.data_AuxZ0Z_6
T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_6/in_3

T_13_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.data_AuxZ0Z_5
T_13_11_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_42
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_5/in_3

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.data_AuxZ0Z_4
T_13_11_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_40
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_4/in_3

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g1_4
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.data_AuxZ0Z_2
T_13_11_wire_logic_cluster/lc_2/out
T_14_10_sp4_v_t_37
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_2/in_3

T_13_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone_sync.aux_2__0__0_0
T_10_13_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_43
T_11_11_lc_trk_g2_3
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.data_AuxZ0Z_0
T_13_11_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_44
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_0/in_3

T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_0/in_0

End 

Net : uart_drone.data_AuxZ0Z_7
T_13_11_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_42
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g2_7
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone.data_AuxZ0Z_3
T_13_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_38
T_13_13_lc_trk_g0_6
T_13_13_wire_logic_cluster/lc_3/in_3

T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.data_AuxZ0Z_6
T_9_16_wire_logic_cluster/lc_7/out
T_8_17_lc_trk_g0_7
T_8_17_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.data_AuxZ1Z_1
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.data_AuxZ0Z_4
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart_pc.data_AuxZ1Z_2
T_9_16_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_output_c
T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g3_3
T_11_3_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_sp4_h_l_11
T_14_3_sp4_v_t_41
T_14_0_span4_vert_31
T_10_0_span4_horz_r_1
T_13_0_lc_trk_g0_5
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_pc.data_AuxZ1Z_0
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_8
T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.data_AuxZ0Z_5
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

T_9_16_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g0_6
T_9_17_wire_logic_cluster/lc_5/in_3

End 

Net : uart_drone_sync.aux_3__0__0_0
T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc_sync.aux_0__0_Z0Z_0
T_5_16_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g2_5
T_5_16_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc_sync.aux_2__0_Z0Z_0
T_10_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc_sync.aux_3__0_Z0Z_0
T_10_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_7/in_3

End 

Net : uart_input_drone_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/in_3

End 

Net : uart_input_pc_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_40
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_36
T_9_12_sp4_v_t_41
T_6_16_sp4_h_l_9
T_5_16_lc_trk_g0_1
T_5_16_wire_logic_cluster/lc_5/in_0

End 

Net : CONSTANT_ONE_NET
T_10_8_wire_logic_cluster/lc_7/out
T_10_8_lc_trk_g2_7
T_10_8_input_2_5
T_10_8_wire_logic_cluster/lc_5/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_42
T_10_7_lc_trk_g3_2
T_10_7_input_2_1
T_10_7_wire_logic_cluster/lc_1/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_42
T_10_7_lc_trk_g3_2
T_10_7_input_2_3
T_10_7_wire_logic_cluster/lc_3/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_lc_trk_g1_7
T_10_7_input_2_6
T_10_7_wire_logic_cluster/lc_6/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_10_10_lc_trk_g1_6
T_10_10_input_2_1
T_10_10_wire_logic_cluster/lc_1/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_10_10_lc_trk_g1_6
T_10_10_input_2_3
T_10_10_wire_logic_cluster/lc_3/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_10_10_lc_trk_g1_6
T_10_10_wire_logic_cluster/lc_6/in_1

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_10_11_lc_trk_g0_3
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_11
T_7_8_sp4_v_t_40
T_7_9_lc_trk_g3_0
T_7_9_input_2_7
T_7_9_wire_logic_cluster/lc_7/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_10_2_lc_trk_g3_3
T_10_2_input_2_0
T_10_2_wire_logic_cluster/lc_0/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_10_2_lc_trk_g2_3
T_10_2_input_2_1
T_10_2_wire_logic_cluster/lc_1/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_11
T_7_8_sp4_v_t_40
T_8_12_sp4_h_l_11
T_8_12_lc_trk_g0_6
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g0_6
T_10_1_input_2_2
T_10_1_wire_logic_cluster/lc_2/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g1_6
T_10_1_input_2_3
T_10_1_wire_logic_cluster/lc_3/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g0_6
T_10_1_input_2_4
T_10_1_wire_logic_cluster/lc_4/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g1_6
T_10_1_input_2_5
T_10_1_wire_logic_cluster/lc_5/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g0_6
T_10_1_input_2_6
T_10_1_wire_logic_cluster/lc_6/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g1_6
T_10_1_input_2_7
T_10_1_wire_logic_cluster/lc_7/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_10_1_sp4_v_t_43
T_11_1_sp4_h_l_6
T_10_1_lc_trk_g1_6
T_10_1_input_2_1
T_10_1_wire_logic_cluster/lc_1/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_7_9_sp4_h_l_3
T_3_9_sp4_h_l_6
T_4_9_lc_trk_g3_6
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_7_9_sp4_h_l_3
T_3_9_sp4_h_l_6
T_4_9_lc_trk_g3_6
T_4_9_input_2_3
T_4_9_wire_logic_cluster/lc_3/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_38
T_7_9_sp4_h_l_3
T_3_9_sp4_h_l_6
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_6/in_1

T_10_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_42
T_8_10_sp4_h_l_7
T_4_10_sp4_h_l_10
T_4_10_lc_trk_g0_7
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

T_10_8_wire_logic_cluster/lc_7/out
T_9_8_sp4_h_l_6
T_12_8_sp4_v_t_46
T_13_12_sp4_h_l_11
T_16_8_sp4_v_t_40
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_1/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_8_8_sp4_h_l_11
T_7_4_sp4_v_t_41
T_4_4_sp4_h_l_10
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_6/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_10_11_sp4_v_t_39
T_10_15_sp4_v_t_39
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_7/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_0_11_lc_trk_g3_5
T_0_11_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_0_12_sp4_h_l_32
T_0_12_lc_trk_g3_5
T_0_12_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_4_sp4_v_t_39
T_0_6_lc_trk_g0_2
T_0_6_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_2_8_sp4_h_l_1
T_1_4_sp4_v_t_43
T_0_7_lc_trk_g3_3
T_0_7_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_1_12_sp4_v_t_45
T_0_16_lc_trk_g2_0
T_0_16_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_1_12_sp4_v_t_45
T_0_16_sp4_h_l_32
T_1_16_sp4_v_t_36
T_0_17_lc_trk_g2_4
T_0_17_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_18_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_23_11_sp4_h_l_8
T_25_11_lc_trk_g3_5
T_25_11_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_9_8_sp4_h_l_6
T_12_8_sp4_v_t_46
T_13_12_sp4_h_l_11
T_16_8_sp4_v_t_40
T_17_12_sp4_h_l_5
T_21_12_sp4_h_l_8
T_25_12_sp4_h_l_4
T_25_12_lc_trk_g1_1
T_25_12_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_9_8_sp4_h_l_6
T_12_8_sp4_v_t_46
T_13_12_sp4_h_l_11
T_16_8_sp4_v_t_40
T_17_12_sp4_h_l_5
T_21_12_sp4_h_l_8
T_24_12_sp4_v_t_36
T_25_16_sp4_h_l_1
T_25_16_lc_trk_g0_4
T_25_16_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_11_8_sp12_v_t_22
T_12_20_sp12_h_l_1
T_22_20_sp4_h_l_10
T_25_16_sp4_v_t_47
T_25_17_lc_trk_g3_7
T_25_17_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_1_12_sp4_v_t_45
T_1_16_sp4_v_t_46
T_1_20_sp4_v_t_42
T_0_24_lc_trk_g1_7
T_0_24_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_2_8_sp4_h_l_2
T_1_8_sp4_v_t_45
T_1_12_sp4_v_t_45
T_1_16_sp4_v_t_46
T_1_20_sp4_v_t_42
T_1_24_sp4_v_t_38
T_0_25_lc_trk_g2_6
T_0_25_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_11_8_sp12_v_t_22
T_11_20_sp12_v_t_22
T_11_23_sp4_v_t_42
T_11_27_sp4_v_t_42
T_11_31_span4_horz_r_1
T_15_31_span4_horz_r_1
T_16_31_lc_trk_g0_5
T_12_31_wire_pll/RESET

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_11_8_sp12_v_t_22
T_12_20_sp12_h_l_1
T_22_20_sp4_h_l_10
T_25_16_sp4_v_t_47
T_25_20_sp4_v_t_43
T_25_24_lc_trk_g0_6
T_25_24_wire_mult/lc_0/in_0

T_10_8_wire_logic_cluster/lc_7/out
T_0_8_sp12_h_l_1
T_11_8_sp12_v_t_22
T_12_20_sp12_h_l_1
T_22_20_sp4_h_l_10
T_25_16_sp4_v_t_47
T_25_20_sp4_v_t_43
T_25_24_sp4_v_t_43
T_25_25_lc_trk_g3_3
T_25_25_wire_mult/lc_0/in_0

End 

Net : pid_side.error_p_reg_esr_RNIG7MC2_0Z0Z_5_cascade_
T_20_8_wire_logic_cluster/lc_4/ltout
T_20_8_wire_logic_cluster/lc_5/in_2

End 

Net : Pc2drone_pll_inst.clk_system_pll
T_12_31_wire_io_cluster/io_1/D_IN_0
T_12_21_sp12_v_t_23
T_12_9_sp12_v_t_23
T_12_0_span12_vert_16
T_12_3_sp4_v_t_39
T_13_3_sp4_h_l_7
T_16_0_span4_vert_25
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_13_0_wire_gbuf/in

End 

Net : clk_system_pll_g
T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_28_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_28_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_28_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_28_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_28_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_26_wire_logic_cluster/lc_3/clk

End 

