INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/add_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/axi_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/div_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/input_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'math'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in0_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:209]
ERROR: [VRFC 10-3354] formal port 'input_in_ready' of mode in cannot be associated with actual port 'math_in0_ready' of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:209]
ERROR: [VRFC 10-3031] 'math_in0_ready' with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:209]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in1_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:238]
ERROR: [VRFC 10-3354] formal port 'input_in_ready' of mode in cannot be associated with actual port 'math_in1_ready' of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:238]
ERROR: [VRFC 10-3031] 'math_in1_ready' with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:238]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in2_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:267]
ERROR: [VRFC 10-3354] formal port 'input_in_ready' of mode in cannot be associated with actual port 'math_in2_ready' of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:267]
ERROR: [VRFC 10-3031] 'math_in2_ready' with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:267]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in3_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:296]
ERROR: [VRFC 10-3354] formal port 'input_in_ready' of mode in cannot be associated with actual port 'math_in3_ready' of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:296]
ERROR: [VRFC 10-3031] 'math_in3_ready' with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:296]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in4_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:325]
ERROR: [VRFC 10-3354] formal port 'input_in_ready' of mode in cannot be associated with actual port 'math_in4_ready' of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:325]
ERROR: [VRFC 10-3031] 'math_in4_ready' with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:325]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in5_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:354]
ERROR: [VRFC 10-3354] formal port 'input_in_ready' of mode in cannot be associated with actual port 'math_in5_ready' of mode out [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:354]
ERROR: [VRFC 10-3031] 'math_in5_ready' with mode 'out' cannot be read [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:354]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'math_in6_ready' ; use 'buffer' or 'inout' [/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl:383]
INFO: [#UNDEF] Sorry, too many errors..
