Timing Analyzer report for Memory
Fri Mar 22 21:20:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk'
 13. Slow 1200mV 85C Model Hold: 'Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'Clk'
 22. Slow 1200mV 0C Model Hold: 'Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'Clk'
 30. Fast 1200mV 0C Model Hold: 'Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Memory                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processors 3-6         ;   2.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }      ;
; Clk_View   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_View } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 258.13 MHz ; 250.0 MHz       ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clk   ; -2.874 ; -958.046           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 0.362 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; Clk      ; -3.000 ; -1082.087                     ;
; Clk_View ; -3.000 ; -1040.967                     ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.874 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.253      ; 4.165      ;
; -2.874 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.253      ; 4.165      ;
; -2.872 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.259      ; 4.169      ;
; -2.860 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.274      ; 4.172      ;
; -2.860 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.274      ; 4.172      ;
; -2.859 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.248      ; 4.145      ;
; -2.859 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.248      ; 4.145      ;
; -2.858 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.280      ; 4.176      ;
; -2.857 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.254      ; 4.149      ;
; -2.855 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.238      ; 4.131      ;
; -2.855 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.238      ; 4.131      ;
; -2.853 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.244      ; 4.135      ;
; -2.851 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.260      ; 4.149      ;
; -2.851 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.260      ; 4.149      ;
; -2.849 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.153      ;
; -2.836 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.291      ; 4.165      ;
; -2.836 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.291      ; 4.165      ;
; -2.834 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.297      ; 4.169      ;
; -2.828 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.281      ; 4.147      ;
; -2.828 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.281      ; 4.147      ;
; -2.826 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.287      ; 4.151      ;
; -2.824 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.279      ; 4.141      ;
; -2.824 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.279      ; 4.141      ;
; -2.823 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.265      ; 4.126      ;
; -2.823 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.265      ; 4.126      ;
; -2.822 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.285      ; 4.145      ;
; -2.821 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.271      ; 4.130      ;
; -2.815 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.119      ;
; -2.815 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.119      ;
; -2.813 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.272      ; 4.123      ;
; -2.808 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.112      ;
; -2.808 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.112      ;
; -2.806 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.272      ; 4.116      ;
; -2.796 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.248      ; 4.082      ;
; -2.796 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.240      ; 4.074      ;
; -2.796 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.240      ; 4.074      ;
; -2.796 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.248      ; 4.082      ;
; -2.795 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.254      ; 4.087      ;
; -2.794 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.246      ; 4.078      ;
; -2.791 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.238      ; 4.067      ;
; -2.791 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.238      ; 4.067      ;
; -2.790 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.244      ; 4.072      ;
; -2.777 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.291      ; 4.106      ;
; -2.777 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.291      ; 4.106      ;
; -2.776 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.274      ; 4.088      ;
; -2.776 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.297      ; 4.111      ;
; -2.776 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.274      ; 4.088      ;
; -2.775 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.280      ; 4.093      ;
; -2.769 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.240      ; 4.047      ;
; -2.769 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.240      ; 4.047      ;
; -2.767 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.246      ; 4.051      ;
; -2.766 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.218      ; 4.022      ;
; -2.766 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.218      ; 4.022      ;
; -2.764 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.260      ; 4.062      ;
; -2.764 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.260      ; 4.062      ;
; -2.764 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.224      ; 4.026      ;
; -2.762 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.066      ;
; -2.757 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.260      ; 4.055      ;
; -2.757 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.260      ; 4.055      ;
; -2.755 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.281      ; 4.074      ;
; -2.755 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.281      ; 4.074      ;
; -2.755 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.266      ; 4.059      ;
; -2.754 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.287      ; 4.079      ;
; -2.750 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.279      ; 4.067      ;
; -2.750 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.279      ; 4.067      ;
; -2.749 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.307      ; 4.094      ;
; -2.749 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.307      ; 4.094      ;
; -2.749 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.285      ; 4.072      ;
; -2.748 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.218      ; 4.004      ;
; -2.748 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.218      ; 4.004      ;
; -2.747 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.313      ; 4.098      ;
; -2.747 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.224      ; 4.009      ;
; -2.743 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.232      ; 4.013      ;
; -2.743 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.232      ; 4.013      ;
; -2.741 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.238      ; 4.017      ;
; -2.740 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.232      ; 4.010      ;
; -2.740 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.232      ; 4.010      ;
; -2.738 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.238      ; 4.014      ;
; -2.730 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.276      ; 4.044      ;
; -2.730 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.276      ; 4.044      ;
; -2.728 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.282      ; 4.048      ;
; -2.719 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.253      ; 4.010      ;
; -2.719 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.253      ; 4.010      ;
; -2.717 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.223      ; 3.978      ;
; -2.717 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.223      ; 3.978      ;
; -2.717 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.259      ; 4.014      ;
; -2.716 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.986      ;
; -2.716 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.986      ;
; -2.715 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.229      ; 3.982      ;
; -2.714 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.238      ; 3.990      ;
; -2.713 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.983      ;
; -2.713 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.983      ;
; -2.711 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.238      ; 3.987      ;
; -2.709 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.276      ; 4.023      ;
; -2.709 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.276      ; 4.023      ;
; -2.708 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.282      ; 4.028      ;
; -2.703 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a14~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.286      ; 4.027      ;
; -2.703 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a14~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.286      ; 4.027      ;
; -2.702 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a14~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.292      ; 4.032      ;
; -2.698 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.238      ; 3.974      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.035      ;
; 0.521 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.209      ;
; 0.542 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.230      ;
; 0.595 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.268      ;
; 0.602 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.483      ; 1.307      ;
; 0.603 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.285      ;
; 0.603 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.477      ; 1.302      ;
; 0.617 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.290      ;
; 0.628 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.316      ;
; 0.631 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.445      ; 1.298      ;
; 0.631 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.304      ;
; 0.634 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.322      ;
; 0.636 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.487      ; 1.345      ;
; 0.649 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.445      ; 1.316      ;
; 0.654 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.453      ; 1.329      ;
; 0.662 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.335      ;
; 0.664 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.445      ; 1.331      ;
; 0.666 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.348      ;
; 0.667 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.355      ;
; 0.669 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.340      ;
; 0.673 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.483      ; 1.378      ;
; 0.675 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.445      ; 1.342      ;
; 0.681 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.369      ;
; 0.689 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.472      ; 1.383      ;
; 0.705 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.483      ; 1.410      ;
; 0.706 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.377      ;
; 0.767 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_datain_reg0    ; Clk          ; Clk         ; 0.000        ; 0.470      ; 1.459      ;
; 0.831 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[0]                  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 1.096      ;
; 0.844 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.481      ; 1.547      ;
; 0.844 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.464      ; 1.530      ;
; 0.847 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.470      ; 1.539      ;
; 0.851 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.487      ; 1.560      ;
; 0.852 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.535      ;
; 0.852 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[1]                  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 1.117      ;
; 0.857 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_datain_reg0    ; Clk          ; Clk         ; 0.000        ; 0.493      ; 1.572      ;
; 0.866 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.476      ; 1.564      ;
; 0.868 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.454      ; 1.544      ;
; 0.870 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_11|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.483      ; 1.575      ;
; 0.871 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.452      ; 1.545      ;
; 0.871 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.476      ; 1.569      ;
; 0.872 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.555      ;
; 0.872 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.454      ; 1.548      ;
; 0.873 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.544      ;
; 0.874 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_11|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.444      ; 1.540      ;
; 0.876 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.464      ; 1.562      ;
; 0.877 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.470      ; 1.569      ;
; 0.881 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.564      ;
; 0.887 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.493      ; 1.602      ;
; 0.888 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a64~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.482      ; 1.592      ;
; 0.889 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.488      ; 1.599      ;
; 0.891 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.573      ;
; 0.892 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.574      ;
; 0.896 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.476      ; 1.594      ;
; 0.897 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.464      ; 1.583      ;
; 0.898 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.477      ; 1.597      ;
; 0.903 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.586      ;
; 0.903 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.488      ; 1.613      ;
; 0.904 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.488      ; 1.614      ;
; 0.905 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.454      ; 1.581      ;
; 0.908 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.472      ; 1.602      ;
; 0.908 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.489      ; 1.619      ;
; 0.918 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.601      ;
; 0.920 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.483      ; 1.625      ;
; 0.921 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.609      ;
; 0.921 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.454      ; 1.597      ;
; 0.923 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.483      ; 1.628      ;
; 0.924 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.472      ; 1.618      ;
; 0.925 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.598      ;
; 0.928 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.452      ; 1.602      ;
; 0.932 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.498      ; 1.652      ;
; 0.934 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.617      ;
; 0.935 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a43~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.482      ; 1.639      ;
; 0.935 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.477      ; 1.634      ;
; 0.936 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a56~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.492      ; 1.650      ;
; 0.936 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a47~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.508      ; 1.666      ;
; 0.940 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.622      ;
; 0.941 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a46~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.623      ;
; 0.942 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.466      ; 1.630      ;
; 0.944 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.445      ; 1.611      ;
; 0.948 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.464      ; 1.634      ;
; 0.949 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a67~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.508      ; 1.679      ;
; 0.949 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a46~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.498      ; 1.669      ;
; 0.951 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.472      ; 1.645      ;
; 0.951 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_8|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.476      ; 1.649      ;
; 0.952 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.614      ;
; 0.953 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.472      ; 1.647      ;
; 0.954 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.472      ; 1.648      ;
; 0.954 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.464      ; 1.640      ;
; 0.955 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.464      ; 1.641      ;
; 0.957 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.514      ; 1.693      ;
; 0.957 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.454      ; 1.633      ;
; 0.958 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.629      ;
; 0.961 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.452      ; 1.635      ;
; 0.963 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a119~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.493      ; 1.678      ;
; 0.967 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.474      ; 1.663      ;
; 0.969 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a36~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.627      ;
; 0.972 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.476      ; 1.670      ;
; 0.975 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.452      ; 1.649      ;
; 0.975 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a119~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.493      ; 1.690      ;
; 0.979 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a43~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.482      ; 1.683      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 287.36 MHz ; 250.0 MHz       ; Clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -2.480 ; -828.682          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.356 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; Clk      ; -3.000 ; -1065.191                    ;
; Clk_View ; -3.000 ; -1024.071                    ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.480 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.236      ; 3.746      ;
; -2.479 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.741      ;
; -2.479 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.741      ;
; -2.473 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.237      ; 3.740      ;
; -2.473 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.237      ; 3.740      ;
; -2.472 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.743      ;
; -2.472 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.225      ; 3.727      ;
; -2.471 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.221      ; 3.722      ;
; -2.471 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.221      ; 3.722      ;
; -2.459 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.256      ; 3.745      ;
; -2.459 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.252      ; 3.741      ;
; -2.459 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.256      ; 3.745      ;
; -2.458 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.248      ; 3.736      ;
; -2.458 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.248      ; 3.736      ;
; -2.458 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.260      ; 3.748      ;
; -2.455 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.726      ;
; -2.455 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.726      ;
; -2.454 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.245      ; 3.729      ;
; -2.448 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.277      ; 3.755      ;
; -2.447 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.273      ; 3.750      ;
; -2.447 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.273      ; 3.750      ;
; -2.447 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.260      ; 3.737      ;
; -2.446 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.708      ;
; -2.446 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.221      ; 3.697      ;
; -2.446 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.256      ; 3.732      ;
; -2.446 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.256      ; 3.732      ;
; -2.446 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.221      ; 3.697      ;
; -2.446 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.232      ; 3.708      ;
; -2.445 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.236      ; 3.711      ;
; -2.445 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.225      ; 3.700      ;
; -2.439 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.203      ; 3.672      ;
; -2.438 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.199      ; 3.667      ;
; -2.438 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.199      ; 3.667      ;
; -2.436 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.268      ; 3.734      ;
; -2.435 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 3.729      ;
; -2.435 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.264      ; 3.729      ;
; -2.432 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.266      ; 3.728      ;
; -2.431 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.262      ; 3.723      ;
; -2.431 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.262      ; 3.723      ;
; -2.426 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.246      ; 3.702      ;
; -2.426 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.273      ; 3.729      ;
; -2.426 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.273      ; 3.729      ;
; -2.426 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.246      ; 3.702      ;
; -2.425 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.226      ; 3.681      ;
; -2.425 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.250      ; 3.705      ;
; -2.425 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.277      ; 3.732      ;
; -2.424 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.222      ; 3.676      ;
; -2.424 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.222      ; 3.676      ;
; -2.418 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.245      ; 3.693      ;
; -2.417 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.688      ;
; -2.417 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.688      ;
; -2.414 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.264      ; 3.708      ;
; -2.414 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.264      ; 3.708      ;
; -2.413 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.268      ; 3.711      ;
; -2.409 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.262      ; 3.701      ;
; -2.409 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.262      ; 3.701      ;
; -2.409 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.248      ; 3.687      ;
; -2.409 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.248      ; 3.687      ;
; -2.408 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.266      ; 3.704      ;
; -2.408 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.252      ; 3.690      ;
; -2.401 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.222      ; 3.653      ;
; -2.401 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.222      ; 3.653      ;
; -2.400 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.226      ; 3.656      ;
; -2.386 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.259      ; 3.675      ;
; -2.385 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.255      ; 3.670      ;
; -2.385 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.255      ; 3.670      ;
; -2.378 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.649      ;
; -2.377 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a14~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.272      ; 3.679      ;
; -2.377 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.237      ; 3.644      ;
; -2.377 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.237      ; 3.644      ;
; -2.376 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a14~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.268      ; 3.674      ;
; -2.376 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a14~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.268      ; 3.674      ;
; -2.372 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.199      ; 3.601      ;
; -2.372 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.199      ; 3.601      ;
; -2.371 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.203      ; 3.604      ;
; -2.370 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.248      ; 3.648      ;
; -2.369 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.244      ; 3.643      ;
; -2.369 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.244      ; 3.643      ;
; -2.367 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.638      ;
; -2.367 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.638      ;
; -2.366 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.245      ; 3.641      ;
; -2.365 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.213      ; 3.608      ;
; -2.365 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.213      ; 3.608      ;
; -2.364 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.217      ; 3.611      ;
; -2.363 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.291      ; 3.684      ;
; -2.362 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.287      ; 3.679      ;
; -2.362 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.287      ; 3.679      ;
; -2.360 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.213      ; 3.603      ;
; -2.360 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.213      ; 3.603      ;
; -2.359 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.217      ; 3.606      ;
; -2.358 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.245      ; 3.633      ;
; -2.357 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.628      ;
; -2.357 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.241      ; 3.628      ;
; -2.354 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.225      ; 3.609      ;
; -2.353 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.221      ; 3.604      ;
; -2.353 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.221      ; 3.604      ;
; -2.350 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.287      ; 3.667      ;
; -2.350 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.287      ; 3.667      ;
; -2.349 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a26~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.291      ; 3.670      ;
; -2.346 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.213      ; 3.589      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.407      ; 0.964      ;
; 0.503 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.124      ;
; 0.523 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.144      ;
; 0.567 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.407      ; 1.175      ;
; 0.571 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.207      ;
; 0.576 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.432      ; 1.209      ;
; 0.579 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.407      ; 1.187      ;
; 0.579 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.407      ; 1.187      ;
; 0.585 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.413      ; 1.199      ;
; 0.602 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.438      ; 1.241      ;
; 0.605 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.397      ; 1.203      ;
; 0.606 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.227      ;
; 0.616 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.397      ; 1.214      ;
; 0.624 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.245      ;
; 0.634 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.413      ; 1.248      ;
; 0.638 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.408      ; 1.247      ;
; 0.640 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.407      ; 1.248      ;
; 0.641 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.277      ;
; 0.641 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.405      ; 1.247      ;
; 0.646 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.397      ; 1.244      ;
; 0.650 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.271      ;
; 0.653 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.397      ; 1.251      ;
; 0.659 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.287      ;
; 0.663 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.284      ;
; 0.666 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.302      ;
; 0.680 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.405      ; 1.286      ;
; 0.694 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_datain_reg0    ; Clk          ; Clk         ; 0.000        ; 0.423      ; 1.318      ;
; 0.762 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.398      ;
; 0.772 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[0]                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.014      ;
; 0.776 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.397      ;
; 0.777 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.428      ; 1.406      ;
; 0.781 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.438      ; 1.420      ;
; 0.783 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_datain_reg0    ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.432      ;
; 0.787 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[1]                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.029      ;
; 0.795 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.430      ;
; 0.802 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.414      ; 1.417      ;
; 0.805 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_11|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.399      ; 1.405      ;
; 0.806 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_11|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.442      ;
; 0.807 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.414      ; 1.422      ;
; 0.811 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.416      ; 1.428      ;
; 0.811 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.446      ;
; 0.813 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.411      ; 1.425      ;
; 0.813 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.413      ; 1.427      ;
; 0.814 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.463      ;
; 0.816 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.437      ;
; 0.816 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.428      ; 1.445      ;
; 0.820 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.405      ; 1.426      ;
; 0.823 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.411      ; 1.435      ;
; 0.823 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.426      ;
; 0.826 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.411      ; 1.438      ;
; 0.831 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a64~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.437      ; 1.469      ;
; 0.832 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.413      ; 1.446      ;
; 0.835 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.432      ; 1.468      ;
; 0.840 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.481      ;
; 0.843 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.445      ; 1.489      ;
; 0.845 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.473      ;
; 0.846 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.411      ; 1.458      ;
; 0.851 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.414      ; 1.466      ;
; 0.855 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.491      ;
; 0.856 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.477      ;
; 0.856 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.435      ; 1.492      ;
; 0.858 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.486      ;
; 0.859 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.414      ; 1.474      ;
; 0.860 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.426      ; 1.487      ;
; 0.861 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.432      ; 1.494      ;
; 0.862 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.514      ;
; 0.864 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.397      ; 1.462      ;
; 0.865 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.411      ; 1.477      ;
; 0.866 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.507      ;
; 0.866 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a47~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.461      ; 1.528      ;
; 0.868 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a46~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.413      ; 1.482      ;
; 0.868 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.413      ; 1.482      ;
; 0.869 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.510      ;
; 0.871 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.407      ; 1.479      ;
; 0.874 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a56~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.521      ;
; 0.874 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.502      ;
; 0.875 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a46~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.527      ;
; 0.882 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.411      ; 1.494      ;
; 0.884 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.505      ;
; 0.884 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.468      ; 1.553      ;
; 0.888 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.509      ;
; 0.890 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a36~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.389      ; 1.480      ;
; 0.891 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.512      ;
; 0.892 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.495      ;
; 0.893 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.521      ;
; 0.893 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.414      ; 1.508      ;
; 0.893 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.396      ; 1.490      ;
; 0.895 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a43~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.530      ;
; 0.898 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a67~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.460      ; 1.559      ;
; 0.900 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.405      ; 1.506      ;
; 0.900 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.420      ; 1.521      ;
; 0.902 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.427      ; 1.530      ;
; 0.905 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.431      ; 1.537      ;
; 0.907 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.510      ;
; 0.909 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_8|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.544      ;
; 0.912 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.397      ; 1.510      ;
; 0.922 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.426      ; 1.549      ;
; 0.922 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a119~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.569      ;
; 0.925 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a119~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.572      ;
; 0.926 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.529      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -1.051 ; -310.061          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.159 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; Clk      ; -3.000 ; -469.997                     ;
; Clk_View ; -3.000 ; -436.829                     ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.051 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.108      ; 2.168      ;
; -1.051 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.108      ; 2.168      ;
; -1.050 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.110      ; 2.169      ;
; -1.040 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.163      ;
; -1.040 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.163      ;
; -1.039 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a79~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.116      ; 2.164      ;
; -1.031 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.103      ; 2.143      ;
; -1.031 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.132      ;
; -1.031 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.132      ;
; -1.031 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.103      ; 2.143      ;
; -1.030 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.105      ; 2.144      ;
; -1.030 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.094      ; 2.133      ;
; -1.024 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.112      ; 2.145      ;
; -1.024 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.112      ; 2.145      ;
; -1.023 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a77~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.146      ;
; -1.023 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.129      ; 2.161      ;
; -1.023 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.129      ; 2.161      ;
; -1.022 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a66~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.131      ; 2.162      ;
; -1.018 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.089      ; 2.116      ;
; -1.018 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.089      ; 2.116      ;
; -1.017 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.091      ; 2.117      ;
; -1.016 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.121      ; 2.146      ;
; -1.016 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.121      ; 2.146      ;
; -1.016 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.121      ; 2.146      ;
; -1.016 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.121      ; 2.146      ;
; -1.015 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.123      ; 2.147      ;
; -1.015 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.123      ; 2.147      ;
; -1.006 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.089      ; 2.104      ;
; -1.006 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.089      ; 2.104      ;
; -1.005 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a61~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.091      ; 2.105      ;
; -1.003 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.098      ;
; -1.003 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.098      ;
; -1.002 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.097      ;
; -1.002 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.097      ;
; -1.002 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.088      ; 2.099      ;
; -1.001 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.088      ; 2.098      ;
; -1.001 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.073      ; 2.083      ;
; -1.001 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.073      ; 2.083      ;
; -1.000 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a84~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.075      ; 2.084      ;
; -0.996 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.135      ; 2.140      ;
; -0.996 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.135      ; 2.140      ;
; -0.995 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a89~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.137      ; 2.141      ;
; -0.994 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.147      ; 2.150      ;
; -0.994 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.147      ; 2.150      ;
; -0.993 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a20~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.149      ; 2.151      ;
; -0.991 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.133      ; 2.133      ;
; -0.991 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.133      ; 2.133      ;
; -0.991 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.086      ;
; -0.991 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.086      ;
; -0.990 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a82~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.135      ; 2.134      ;
; -0.990 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.085      ;
; -0.990 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.086      ; 2.085      ;
; -0.990 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a52~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.088      ; 2.087      ;
; -0.989 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a62~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.088      ; 2.086      ;
; -0.987 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.080      ; 2.076      ;
; -0.987 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.080      ; 2.076      ;
; -0.986 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.082      ; 2.077      ;
; -0.985 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.108      ;
; -0.985 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.108      ;
; -0.985 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.108      ;
; -0.985 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.114      ; 2.108      ;
; -0.984 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.116      ; 2.109      ;
; -0.984 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.116      ; 2.109      ;
; -0.975 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.080      ; 2.064      ;
; -0.975 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.080      ; 2.064      ;
; -0.974 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a53~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.082      ; 2.065      ;
; -0.973 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a90~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.095      ; 2.077      ;
; -0.973 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a90~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.095      ; 2.077      ;
; -0.972 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a90~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.097      ; 2.078      ;
; -0.971 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.123      ; 2.103      ;
; -0.971 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.123      ; 2.103      ;
; -0.970 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a109~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.125      ; 2.104      ;
; -0.967 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a93~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.101      ; 2.077      ;
; -0.967 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a91~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.082      ; 2.058      ;
; -0.967 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a91~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.082      ; 2.058      ;
; -0.967 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a93~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.101      ; 2.077      ;
; -0.966 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a93~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.103      ; 2.078      ;
; -0.966 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a91~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.084      ; 2.059      ;
; -0.961 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.103      ; 2.073      ;
; -0.961 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.062      ;
; -0.961 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.062      ;
; -0.961 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.103      ; 2.073      ;
; -0.960 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a94~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.105      ; 2.074      ;
; -0.960 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a85~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.094      ; 2.063      ;
; -0.957 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.113      ; 2.079      ;
; -0.957 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.113      ; 2.079      ;
; -0.956 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.115      ; 2.080      ;
; -0.954 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a108~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.107      ; 2.070      ;
; -0.954 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a108~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.107      ; 2.070      ;
; -0.953 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a108~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.109      ; 2.071      ;
; -0.952 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_address_reg0  ; Clk          ; Clk         ; 1.000        ; 0.108      ; 2.069      ;
; -0.952 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_we_reg        ; Clk          ; Clk         ; 1.000        ; 0.108      ; 2.069      ;
; -0.951 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a78~porta_datain_reg0   ; Clk          ; Clk         ; 1.000        ; 0.110      ; 2.070      ;
; -0.947 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.048      ;
; -0.947 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.048      ;
; -0.947 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.048      ;
; -0.947 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_we_reg       ; Clk          ; Clk         ; 1.000        ; 0.092      ; 2.048      ;
; -0.946 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.094      ; 2.049      ;
; -0.946 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a116~porta_datain_reg0  ; Clk          ; Clk         ; 1.000        ; 0.094      ; 2.049      ;
; -0.945 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a107~porta_address_reg0 ; Clk          ; Clk         ; 1.000        ; 0.073      ; 2.027      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.480      ;
; 0.235 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.565      ;
; 0.242 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.572      ;
; 0.267 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.241      ; 0.612      ;
; 0.275 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.603      ;
; 0.276 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.597      ;
; 0.276 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.618      ;
; 0.284 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.605      ;
; 0.289 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.610      ;
; 0.293 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.240      ; 0.637      ;
; 0.294 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.624      ;
; 0.295 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.609      ;
; 0.296 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.610      ;
; 0.299 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.627      ;
; 0.302 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.632      ;
; 0.308 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.629      ;
; 0.311 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.632      ;
; 0.311 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.634      ;
; 0.312 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.653      ;
; 0.314 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.628      ;
; 0.316 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.630      ;
; 0.316 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.658      ;
; 0.317 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.647      ;
; 0.331 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.661      ;
; 0.332 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.653      ;
; 0.339 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.681      ;
; 0.340 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_datain_reg0    ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.676      ;
; 0.364 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_13|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[0]                  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.491      ;
; 0.370 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.243      ; 0.717      ;
; 0.375 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_14|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[1]                  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.502      ;
; 0.378 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.713      ;
; 0.380 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.721      ;
; 0.382 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.243      ; 0.729      ;
; 0.387 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.240      ; 0.731      ;
; 0.387 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.715      ;
; 0.388 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.243      ; 0.735      ;
; 0.389 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.717      ;
; 0.390 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_datain_reg0    ; Clk          ; Clk         ; 0.000        ; 0.247      ; 0.741      ;
; 0.392 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.722      ;
; 0.392 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.727      ;
; 0.393 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.734      ;
; 0.399 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_11|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a63~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.741      ;
; 0.400 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.721      ;
; 0.402 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.730      ;
; 0.403 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_0|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.247      ; 0.754      ;
; 0.406 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a64~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.247      ; 0.757      ;
; 0.407 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_11|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.721      ;
; 0.408 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.245      ; 0.757      ;
; 0.411 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.734      ;
; 0.411 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.734      ;
; 0.413 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.741      ;
; 0.416 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.739      ;
; 0.416 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.241      ; 0.761      ;
; 0.419 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.747      ;
; 0.420 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.734      ;
; 0.422 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.763      ;
; 0.425 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.245      ; 0.774      ;
; 0.425 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a56~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.258      ; 0.787      ;
; 0.426 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a67~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.271      ; 0.801      ;
; 0.428 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.742      ;
; 0.428 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.769      ;
; 0.429 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a0~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.245      ; 0.778      ;
; 0.430 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a39~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.241      ; 0.775      ;
; 0.430 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a47~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.260      ; 0.794      ;
; 0.430 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.758      ;
; 0.431 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.754      ;
; 0.431 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.233      ; 0.768      ;
; 0.431 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.230      ; 0.765      ;
; 0.435 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a124~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.245      ; 0.784      ;
; 0.435 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.267      ; 0.806      ;
; 0.435 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.770      ;
; 0.436 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a112~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.777      ;
; 0.437 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a46~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.765      ;
; 0.437 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a46~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.252      ; 0.793      ;
; 0.437 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.208      ; 0.749      ;
; 0.437 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.252      ; 0.793      ;
; 0.438 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a55~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.766      ;
; 0.438 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_12|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.780      ;
; 0.439 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a32~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.781      ;
; 0.440 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_6|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a42~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.770      ;
; 0.440 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_15|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|address_reg_a[2]                  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.567      ;
; 0.441 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a28~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.769      ;
; 0.442 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.765      ;
; 0.442 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a44~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.763      ;
; 0.444 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_8|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a122~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.243      ; 0.791      ;
; 0.445 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.780      ;
; 0.447 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a48~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.217      ; 0.768      ;
; 0.448 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a43~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.239      ; 0.791      ;
; 0.448 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.762      ;
; 0.448 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_10|Q ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.783      ;
; 0.450 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.791      ;
; 0.450 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a127~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.237      ; 0.791      ;
; 0.451 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_2|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a36~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.201      ; 0.756      ;
; 0.453 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_1|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a119~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.250      ; 0.807      ;
; 0.453 ; Negedge_DSwitch_16Reg:MDR_Register|Negedge_DSwitch:Switch_5|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a37~porta_datain_reg0   ; Clk          ; Clk         ; 0.000        ; 0.239      ; 0.796      ;
; 0.454 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_9|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a27~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.210      ; 0.768      ;
; 0.457 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_4|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a45~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.219      ; 0.780      ;
; 0.461 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_8|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a58~porta_address_reg0  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.796      ;
; 0.463 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_7|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a7~porta_address_reg0   ; Clk          ; Clk         ; 0.000        ; 0.230      ; 0.797      ;
; 0.465 ; Negedge_DSwitch_16Reg:MAR_Register|Negedge_DSwitch:Switch_3|Q  ; Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ram_block1a123~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.233      ; 0.802      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.874   ; 0.159 ; N/A      ; N/A     ; -3.000              ;
;  Clk             ; -2.874   ; 0.159 ; N/A      ; N/A     ; -3.000              ;
;  Clk_View        ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -958.046 ; 0.0   ; 0.0      ; 0.0     ; -2123.054           ;
;  Clk             ; -958.046 ; 0.000 ; N/A      ; N/A     ; -1082.087           ;
;  Clk_View        ; N/A      ; N/A   ; N/A      ; N/A     ; -1040.967           ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Memory_Out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Memory_Out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; View_Out[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Memory_WE               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_WE                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_View                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Address[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; View_Data[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Load_MAR                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Load_MDR                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus_In[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Memory_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Memory_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; View_Out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; View_Out[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Memory_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Memory_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; View_Out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Memory_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Memory_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Memory_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Memory_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; View_Out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; View_Out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; View_Out[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 0        ; 0        ; 0        ; 3331     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 0        ; 0        ; 0        ; 3331     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 3299  ; 3299 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 352   ; 352  ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; Clk      ; Clk      ; Base ; Constrained ;
; Clk_View ; Clk_View ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; Bus_In[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[8]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[9]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[10]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[11]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[12]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[13]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[14]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[15]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Load_MAR         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Load_MDR         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_WE        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_WE          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Memory_Out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; Bus_In[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[8]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[9]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[10]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[11]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[12]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[13]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[14]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus_In[15]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Load_MAR         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Load_MDR         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_WE        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Address[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Data[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_WE          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Memory_Out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Memory_Out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; View_Out[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 22 21:20:46 2019
Info: Command: quartus_sta Memory -c Memory
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
    Info (332105): create_clock -period 1.000 -name Clk_View Clk_View
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.874            -958.046 Clk 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1082.087 Clk 
    Info (332119):    -3.000           -1040.967 Clk_View 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.480            -828.682 Clk 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1065.191 Clk 
    Info (332119):    -3.000           -1024.071 Clk_View 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.051            -310.061 Clk 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -469.997 Clk 
    Info (332119):    -3.000            -436.829 Clk_View 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Fri Mar 22 21:20:48 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


