Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx23.1/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bilinear_interpolation_behav xil_defaultlib.tb_bilinear_interpolation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bilinear_interpolation.v" Line 17. Module bilinear_interpolation(C_SRC_IMG_WIDTH=1024,C_SRC_IMG_HEIGHT=768,C_DST_IMG_WIDTH=640,C_DST_IMG_HEIGHT=480) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/asyn_fifo.v" Line 17. Module asyn_fifo(C_DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bilinear_interpolation.v" Line 17. Module bilinear_interpolation(C_SRC_IMG_WIDTH=1024,C_SRC_IMG_HEIGHT=768,C_DST_IMG_WIDTH=640,C_DST_IMG_HEIGHT=480) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/bram_ture_dual_port.v" Line 1. Module bram_ture_dual_port(C_ADDR_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/EngineeringWarehouse/ISP/Zoom/bilinear_interpolation/src/asyn_fifo.v" Line 17. Module asyn_fifo(C_DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.image_gen(IMG_WIDTH=1024,IMG_HEI...
Compiling module xil_defaultlib.bram_ture_dual_port(C_ADDR_WIDTH...
Compiling module xil_defaultlib.asyn_fifo(C_DATA_WIDTH=11)
Compiling module xil_defaultlib.bilinear_interpolation(C_SRC_IMG...
Compiling module xil_defaultlib.image_return(FRAMES_TO_DUMP=3,OU...
Compiling module xil_defaultlib.tb_bilinear_interpolation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bilinear_interpolation_behav
