OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 651320 651320 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     42426
Number of terminals:      264
Number of snets:          2
Number of nets:           14178

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 438.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 668030.
[INFO DRT-0033] mcon shape region query size = 533012.
[INFO DRT-0033] met1 shape region query size = 180263.
[INFO DRT-0033] via shape region query size = 22915.
[INFO DRT-0033] met2 shape region query size = 13973.
[INFO DRT-0033] via2 shape region query size = 18332.
[INFO DRT-0033] met3 shape region query size = 13789.
[INFO DRT-0033] via3 shape region query size = 18332.
[INFO DRT-0033] met4 shape region query size = 5735.
[INFO DRT-0033] via4 shape region query size = 1105.
[INFO DRT-0033] met5 shape region query size = 1152.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1870 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 428 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8294 groups.
#scanned instances     = 42426
#unique  instances     = 438
#stdCellGenAp          = 13738
#stdCellValidPlanarAp  = 424
#stdCellValidViaAp     = 10718
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 52147
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:48, elapsed time = 00:00:26, memory = 317.09 (MB), peak = 324.81 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     135235

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 7200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 42279.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 37164.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 21844.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2240.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 826.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 44.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 64949 vertical wires in 2 frboxes and 39448 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10384 vertical wires in 2 frboxes and 12196 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 653.42 (MB), peak = 653.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 653.42 (MB), peak = 653.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:05, memory = 1112.82 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:10, memory = 1315.77 (MB).
    Completing 30% with 2636 violations.
    elapsed time = 00:00:15, memory = 1343.08 (MB).
    Completing 40% with 2636 violations.
    elapsed time = 00:00:23, memory = 1425.06 (MB).
    Completing 50% with 2636 violations.
    elapsed time = 00:00:29, memory = 1476.51 (MB).
    Completing 60% with 5411 violations.
    elapsed time = 00:00:36, memory = 1465.61 (MB).
    Completing 70% with 5411 violations.
    elapsed time = 00:00:43, memory = 1494.22 (MB).
    Completing 80% with 8073 violations.
    elapsed time = 00:00:51, memory = 1498.02 (MB).
    Completing 90% with 8073 violations.
    elapsed time = 00:00:58, memory = 1582.53 (MB).
    Completing 100% with 10856 violations.
    elapsed time = 00:01:09, memory = 1522.61 (MB).
[INFO DRT-0199]   Number of violations = 17047.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0      2      0      1      0      0      0      0      0      0
Metal Spacing       71      0   1382      0    281     12      0     18      0     12
Min Hole             0      0     46      0      0      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      0      2
Recheck              2      0   3890      0   2018    167      0     92      0     22
Short                0      2   7463      1   1513     14      2      9      3     22
[INFO DRT-0267] cpu time = 00:14:39, elapsed time = 00:01:10, memory = 1791.30 (MB), peak = 1791.30 (MB)
Total wire length = 766798 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 308319 um.
Total wire length on LAYER met2 = 322005 um.
Total wire length on LAYER met3 = 76081 um.
Total wire length on LAYER met4 = 56054 um.
Total wire length on LAYER met5 = 4336 um.
Total number of vias = 114434.
Up-via summary (total 114434):.

-------------------------
 FR_MASTERSLICE         0
            li1     49989
           met1     59598
           met2      3353
           met3      1416
           met4        78
-------------------------
                   114434


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 17047 violations.
    elapsed time = 00:00:05, memory = 1796.20 (MB).
    Completing 20% with 17047 violations.
    elapsed time = 00:00:11, memory = 1840.41 (MB).
    Completing 30% with 14065 violations.
    elapsed time = 00:00:15, memory = 1851.49 (MB).
    Completing 40% with 14065 violations.
    elapsed time = 00:00:21, memory = 1869.19 (MB).
    Completing 50% with 14065 violations.
    elapsed time = 00:00:28, memory = 1876.98 (MB).
    Completing 60% with 11841 violations.
    elapsed time = 00:00:33, memory = 1882.55 (MB).
    Completing 70% with 11841 violations.
    elapsed time = 00:00:39, memory = 1913.16 (MB).
    Completing 80% with 8926 violations.
    elapsed time = 00:00:46, memory = 1901.57 (MB).
    Completing 90% with 8926 violations.
    elapsed time = 00:00:52, memory = 1917.80 (MB).
    Completing 100% with 6411 violations.
    elapsed time = 00:01:00, memory = 1921.33 (MB).
[INFO DRT-0199]   Number of violations = 7357.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          3      0      0      0      0      0      0
Metal Spacing        0    659      0    145      3      5      1
Min Hole             0      4      0      0      0      0      0
Recheck              0    542      0      8    396      0      0
Short                0   4977      1    599      6      8      0
[INFO DRT-0267] cpu time = 00:12:28, elapsed time = 00:01:01, memory = 1927.25 (MB), peak = 1927.25 (MB)
Total wire length = 760826 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 305944 um.
Total wire length on LAYER met2 = 319046 um.
Total wire length on LAYER met3 = 75790 um.
Total wire length on LAYER met4 = 55917 um.
Total wire length on LAYER met5 = 4127 um.
Total number of vias = 113937.
Up-via summary (total 113937):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     59188
           met2      3280
           met3      1420
           met4        72
-------------------------
                   113937


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7357 violations.
    elapsed time = 00:00:03, memory = 1927.25 (MB).
    Completing 20% with 7357 violations.
    elapsed time = 00:00:10, memory = 1928.03 (MB).
    Completing 30% with 6857 violations.
    elapsed time = 00:00:15, memory = 1928.03 (MB).
    Completing 40% with 6857 violations.
    elapsed time = 00:00:21, memory = 1934.21 (MB).
    Completing 50% with 6857 violations.
    elapsed time = 00:00:27, memory = 1942.98 (MB).
    Completing 60% with 6506 violations.
    elapsed time = 00:00:33, memory = 1952.51 (MB).
    Completing 70% with 6506 violations.
    elapsed time = 00:00:40, memory = 1952.51 (MB).
    Completing 80% with 6260 violations.
    elapsed time = 00:00:46, memory = 1952.51 (MB).
    Completing 90% with 6260 violations.
    elapsed time = 00:00:50, memory = 1955.09 (MB).
    Completing 100% with 6152 violations.
    elapsed time = 00:00:56, memory = 1954.27 (MB).
[INFO DRT-0199]   Number of violations = 7654.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing      622    147      3      2      1
Recheck            112      3   1382      5      0
Short             4834    536      4      3      0
[INFO DRT-0267] cpu time = 00:11:50, elapsed time = 00:00:57, memory = 1942.96 (MB), peak = 1957.36 (MB)
Total wire length = 758053 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 304808 um.
Total wire length on LAYER met2 = 317286 um.
Total wire length on LAYER met3 = 75864 um.
Total wire length on LAYER met4 = 56037 um.
Total wire length on LAYER met5 = 4055 um.
Total number of vias = 113581.
Up-via summary (total 113581):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     58850
           met2      3270
           met3      1413
           met4        71
-------------------------
                   113581


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7654 violations.
    elapsed time = 00:00:01, memory = 1942.96 (MB).
    Completing 20% with 7654 violations.
    elapsed time = 00:00:05, memory = 1945.41 (MB).
    Completing 30% with 6325 violations.
    elapsed time = 00:00:10, memory = 1946.48 (MB).
    Completing 40% with 6325 violations.
    elapsed time = 00:00:15, memory = 1951.54 (MB).
    Completing 50% with 6325 violations.
    elapsed time = 00:00:21, memory = 1963.64 (MB).
    Completing 60% with 4480 violations.
    elapsed time = 00:00:29, memory = 1971.12 (MB).
    Completing 70% with 4480 violations.
    elapsed time = 00:00:34, memory = 2009.54 (MB).
    Completing 80% with 2907 violations.
    elapsed time = 00:00:42, memory = 2013.66 (MB).
    Completing 90% with 2907 violations.
    elapsed time = 00:00:46, memory = 2022.43 (MB).
    Completing 100% with 650 violations.
    elapsed time = 00:00:55, memory = 2044.86 (MB).
[INFO DRT-0199]   Number of violations = 668.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      2      0      0
Metal Spacing      193      0     17      1
Recheck             15      0      3      0
Short              382      0     55      0
[INFO DRT-0267] cpu time = 00:09:48, elapsed time = 00:00:56, memory = 2002.33 (MB), peak = 2047.69 (MB)
Total wire length = 758013 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 292964 um.
Total wire length on LAYER met2 = 317694 um.
Total wire length on LAYER met3 = 86037 um.
Total wire length on LAYER met4 = 57283 um.
Total wire length on LAYER met5 = 4033 um.
Total number of vias = 117030.
Up-via summary (total 117030):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     60751
           met2      4695
           met3      1536
           met4        71
-------------------------
                   117030


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 668 violations.
    elapsed time = 00:00:00, memory = 2002.33 (MB).
    Completing 20% with 668 violations.
    elapsed time = 00:00:00, memory = 2002.33 (MB).
    Completing 30% with 514 violations.
    elapsed time = 00:00:02, memory = 2002.39 (MB).
    Completing 40% with 514 violations.
    elapsed time = 00:00:02, memory = 2002.39 (MB).
    Completing 50% with 514 violations.
    elapsed time = 00:00:03, memory = 2002.39 (MB).
    Completing 60% with 357 violations.
    elapsed time = 00:00:06, memory = 2005.49 (MB).
    Completing 70% with 357 violations.
    elapsed time = 00:00:07, memory = 2005.49 (MB).
    Completing 80% with 238 violations.
    elapsed time = 00:00:08, memory = 2005.49 (MB).
    Completing 90% with 238 violations.
    elapsed time = 00:00:09, memory = 2005.49 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:13, memory = 1986.48 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2
Metal Spacing       18      1
Min Hole             2      0
Recheck              6      0
Short               29      3
[INFO DRT-0267] cpu time = 00:01:17, elapsed time = 00:00:13, memory = 1986.48 (MB), peak = 2047.69 (MB)
Total wire length = 757959 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 292698 um.
Total wire length on LAYER met2 = 317476 um.
Total wire length on LAYER met3 = 86318 um.
Total wire length on LAYER met4 = 57432 um.
Total wire length on LAYER met5 = 4033 um.
Total number of vias = 117102.
Up-via summary (total 117102):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     60795
           met2      4715
           met3      1544
           met4        71
-------------------------
                   117102


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:02, memory = 1986.48 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        3
Short                4
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 1986.48 (MB), peak = 2047.69 (MB)
Total wire length = 757921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 292687 um.
Total wire length on LAYER met2 = 317485 um.
Total wire length on LAYER met3 = 86311 um.
Total wire length on LAYER met4 = 57403 um.
Total wire length on LAYER met5 = 4033 um.
Total number of vias = 117084.
Up-via summary (total 117084):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     60785
           met2      4711
           met3      1540
           met4        71
-------------------------
                   117084


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1986.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1986.48 (MB), peak = 2047.69 (MB)
Total wire length = 757921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 292688 um.
Total wire length on LAYER met2 = 317484 um.
Total wire length on LAYER met3 = 86311 um.
Total wire length on LAYER met4 = 57403 um.
Total wire length on LAYER met5 = 4033 um.
Total number of vias = 117084.
Up-via summary (total 117084):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     60785
           met2      4711
           met3      1540
           met4        71
-------------------------
                   117084


[INFO DRT-0198] Complete detail routing.
Total wire length = 757921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 292688 um.
Total wire length on LAYER met2 = 317484 um.
Total wire length on LAYER met3 = 86311 um.
Total wire length on LAYER met4 = 57403 um.
Total wire length on LAYER met5 = 4033 um.
Total number of vias = 117084.
Up-via summary (total 117084):.

-------------------------
 FR_MASTERSLICE         0
            li1     49977
           met1     60785
           met2      4711
           met3      1540
           met4        71
-------------------------
                   117084


[INFO DRT-0267] cpu time = 00:50:12, elapsed time = 00:04:21, memory = 1986.48 (MB), peak = 2047.69 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 4:53.53[h:]min:sec. CPU time: user 3430.24 sys 1.38 (1169%). Peak memory: 2096832KB.
