#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 15 10:58:25 2021
# Process ID: 6884
# Current directory: C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19420 C:\Users\valer\DriveVero\Politecnico\4_2_DESD\LAB0\LAB0_PulseWidthModulator_project.xpr\LAB0_PulseWidthModulator_project\LAB0_PulseWidthModulator_project.xpr
# Log file: C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/vivado.log
# Journal file: C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.xpr
update_compile_order -fileset sources_1

close_project
open_project C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.xpr
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_1/new/dut0_tb_ShiftRegister_v0_behav.wcfg
source tb_ShiftRegister_v0.tcl
current_sim simulation_1
close_sim
close_sim
launch_simulation
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_1/new/dut0_tb_ShiftRegister_v0_behav.wcfg
source tb_ShiftRegister_v0.tcl
close_sim
launch_simulation
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_1/new/dut0_tb_ShiftRegister_v0_behav.wcfg
source tb_ShiftRegister_v0.tcl
close_sim
close_project
open_project C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
set_property is_enabled false [get_files  C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v0.vhd]
set_property is_enabled false [get_files  C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v2.vhd]
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_2/new/dut1_tb_ShiftRegister_v1_behav.wcfg
source tb_ShiftRegister_v1.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_2/new/dut1_tb_ShiftRegister_v1_behav.wcfg
source tb_ShiftRegister_v1.tcl
close_sim
current_fileset -simset [ get_filesets sim_3 ]
set_property is_enabled true [get_files  C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v2.vhd]
set_property is_enabled false [get_files  C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v1.vhd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
current_wave_config {dut2_tb_ShiftRegister_v2_behav.wcfg}
add_wave {{/tb_ShiftRegister_v2/dut2_ShiftRegister_v2/mem_dt}} 
relaunch_sim
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
relaunch_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ShiftRegister_v2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
relaunch_sim
add_bp {C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v2.vhd} 53
relaunch_sim
run all
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation -simset [get_filesets sim_3 ]
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
remove_bps -file {C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v2.vhd} -line 53
step
step
step
run all
relaunch_sim
relaunch_sim
close_sim
launch_simulation -simset [get_filesets sim_3 ]
open_wave_config C:/Users/valer/DriveVero/Politecnico/4_2_DESD/LAB0/LAB0_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
close_sim
