work suggest pcomputing scheme use cu0.1te0.9hfo2pt cthp diffusive memristor pbit generation element numerous study report utilization memristors synaptic device hardware neural network neuromorphic circuit require boolean logic operation hand pcomputing pursue boolean logic operation thus closer inmemory logic operation 16 boolean logic operation implement study design pcomputing system base cthp memristorbased pbit pcomputing network energybased network update network minimize total energy main idea probabilistic network stem quantum anneal quantum compute system energy consist lattice site spin state explain ising model originally propose describe ferromagnetic phase summary ising model quantum system present supplementary note 1. operation principle pcomputing derive theoretical background quantum anneal share similar feature stochastic hopfield network quantum anneal base energybased model solve combinatorial optimization problem quantum anneal energy quantum system comprise qubits define hamiltonians divide initial final hamiltonian initial hamiltonian denote initial grind state system qubit remain state quantum superposition 0 1. system undergo anneal procedure initial hamiltonian slowly develop final hamiltonian provide lowenergy solution give problem similarly pcomputing qubit substitute multiple pbit binary state fluctuate time simplicity equation stochastic hopfield network boltzmann machine introduce may provide conceptual framework present pcomputing principle figure 1a show architecture hopfield network energy function hopfield network follow ising model follow neuron output value either 0 1 fix weight value connect two neuron apply bias neuron output update minimize energy function system give input direction update determine partial derivative energy express eq 2. input exceed threshold eq 2 greater 0 increase 1 lower energy equation 2 also relate input th neuron input binary stochastic neuron process output write step function binary output update sigmoid function input neuron random number uniformly distribute 0 1. term give stochasticity output grant probability fire even small value show fig 1b input output pbit similar stochastic hopfield network define follow th pbit input th pbit output arbitrary parameter keep calculate pbit input voltage valid pbit window synaptic connection correspond ising hamiltonian however limit connection weight two pbit extend connection weight 3 e.g. pbit depend application table 1 show comparison pcomputing computation method classical compute deterministic data represent discrete 0 1 quantum state express superposition 0 1 bite make output probabilistic hand pcomputing data represent probability output fluctuate time 0 1 compare quantum compute require cryogenic temperature operation pcomputing energyefficient operate normal temperature another essential feature pcomputing result fix deterministic output instead output fluctuate several energy function value probable output output minimum energy function choose result main difference pcomputing machine learn pcomputing calculate result one shoot without train weight expense loss compute accuracy contrast machine learn take multiple train epoch consume power however machine learn perform task accurately optimize weight matrix figure 2a show currentvoltage iv curve t behavior cthp diffusive memristor compliance current 10 na detail device fabrication report elsewhere 10 × 10 08m electrode area cthp device fabricate crosspoint structure show scan electron microscopy sem image supplementary fig s1a structure cthp device confirm use transmission electron microscopy tem depth profile use auger electron spectroscopy aes supplementary fig s2b c. t behavior cutebased memristor observe x 0.1. depend level control number cu atom form cf device exhibit either t r behavior weak cf form low cu atom compose cf diffuse away weak cf quickly voltage remove thicker cf form high turn device r mode irrelevant study electroforming process 4.0 v t behavior confirm 20 consecutive sweep threshold voltage v range 1.5 2.5 v. cthp device achieve high cycle endurance 10 show supplementary fig s1e endurance cubased threshold switch reach 10 cycle show potential stable bite generation however threshold switch performance could frustrate change resistive switch mode accompany excessive cu atom migration insulate layer inset fig 2b show circuit design memristorbased pbit unit consist cthp memristor comparator ha17393 renesas japan figure 2b show average v function v different voltage plot follow sigmoidal fit curve 500 sample show fig 2c average data point figure 2c show comparator output voltage v function time v input pulse voltage apply memristor 5.10 v 5.23 v 5.32 v. v duration fix 150 μs 25 μs lead trail time rest time 800 μs give allow memristor relax fully higher v device likely switch low resistance state property result high v occur frequently case critical property pbit v control probability device switch pbit state follow sigmoidal function behavior similar stochastic neuron eq 6 nth pbit output circuit parameter write follow form supply voltage comparator offset voltage probability output 'high 50 ~5.23 v work input voltage circuit scale voltage normalize input determine probability pbit state supplementary fig s2 still bite generation speed memristorbased pbit improve device engineer substitute insulator higher cu ion diffusivity accelerate cf formation dissolution process switch time memristors short ten picosecond show potential fast lowpower compute electrode structure memristor much simpler mtj also larger tolerance thickness variation insulate layer compare extremely tight allowable thickness insulate layer mtj logic operation execute pcomputing network base memristorbased pbit instance 'and operation return 'true input 'true otherwise output false correspond equation satisfy condition write use create cost function operation input function obtain differentiate correspond cost function follow eq 5. variable assign pbit thus threepbit network require operate logic show fig 3a similarly 16 boolean logic operation perform appropriate cost function definition cost energy function result input function 16 boolean logic operation show supplementary table 1. cost function logic example give square difference true value current value similar cost function define deep learn neural network cost function logic fully express multiplication summation input output relevant coefficient 1 2 1. coefficient define connection strength pbit output analogous role synaptic weight connect neuron machine learn different logic gate necessary functional relationship term relevant coefficient modify supplementary table 1 summarize relationship coefficient 16 boolean logic gate show later even complex gate full adder define similarly besides crucial difference synaptic weight pcomputing neural network p compute synaptic weight fix give logic operation evolve train give task neural network next detail explanation give pcomputing execute first input function realize network synaptic hardware multiple pbit circuit programmable digital circuit field programable gate array fpga suitable approach demonstrate input function multiplication pbit output hardware figure 3b show schematic diagram hardware construction three pbit circuit compose cthp memristor comparator connect input fpga fpga output three bite correspond fpga program output correct bite depend give logic operation use input cost function work logic operation implement simulation base cthpbased pbit characteristic cost function simulation perform use fit sigmoid relation parameter calculate eq 7. sigmoid fit curve fig 2b base average v variation exist show fig 3c widest distribution find 5.23 v point pbit exhibit stochastic behavior v value deviate farther 5.23 v distribution become narrower pbit become deterministic 0 1 since memristor always variability issue cycletocycle devicetodevice variation variation consider logic operation simulation clock cycle random output 0 generate comparator output normalize 0 1 relation forward operation input voltage pbit correspond x x derive eq 7 input 0 fix sufficiently low voltage ca 5.10 v ensure switch probability close 0. circumstance pbit circuit two input frequently output zero voltage drive fpga output correspond bite 0. input 1 value correspond input pbit circuit settle 5.32 v render fpga mostly produce correspond bite 1. next correspond value must determine give input operation initially settle ~5.23 v case voltage 50 switch probability float next must change value represent logic operation definition input function logic calculate 1 case switch probability ~27 see supplementary fig s2 calculate show pbit output ~27 inputted pbit circumstance fpga output bite mostly 0. however note significant chance output bite fpga 1 due involvement cthp variation rand therefore procedure discuss simulate 100 time probability output fpga 000 001 ~0.84 ~0.16 respectively show leave panel fig 3d forward operation correspond probability 010 011 100 101 110 111 ~0.84 ~0.16 ~0.84 ~0.16 ~0.25 ~0.75 indicate correct logic operation acquire however argue one fundamental asset logic operation i.e. logic correctness probabilistically confirm therefore question merit logic gate use pbit one reasonable rationale invertible calculation follow invert calculation perform use hardware logic case give first 0 1 require 1,1. operation fix low 5.10 v high 5.32 v voltage input first settle 5.23 v float value determine base respective input function subsequently similar procedure repeat determine give value right panel fig 3d ii invert operation reveal 000 010 100 correspond correct case 0 probability ~0.3 whereas incorrect case probability ~0.1 1 correct incorrect case respective probability ~0.5 ~0.2 therefore infer invert logic operation could feasibly statistically achieve use give pbit circuit supplementary information supplementary fig s3s17 also show invert logic operation remain boolean gate possible field memristorbased logicinmemory lim several study implement logic operation however nonuniformity issue memristor 's performance adversely affect accuracy logic operation case memristorbased pbit compute contrast calculation result le prone error diverse variability since answer find probabilistically also calculation possible oneshot method suitable cost function particular operation follow section discus crucial feature memristorbased pcomputing function arithmetic logic unit alu digital circuit arithmetic operation although complementary metaloxidesemiconductor cmosbased alu perform complex operation drawback arise power consumption circuit complexity scalability operation speed hand memristorbased pbit compute perform function without drawback instance 1bit halfadder operation perform fourpbit network show fig 4a cost function halfadder forward reverse operation achieve use four pbit two input sum carry fig 4b halfadder extend full adder implement fivepbit network simply add pbit represent bite carry previous operation supplementary fig s18 complex 2bit 2bit binary multiplier operation show fig 4c demonstrate feasible operation reverse operation multiplier factorization efficiently execute manner pbit require larger integer binary form unlike cmosbased alu logic cascade unnecessary pcomputing many complex logic operation possible oneshot method long cost function give however probabilistic approach problem criterion correct answer may unclear one solution specific operation highest probability set answer hand two solution problematic set standard correct answer another potential problem could arise highly complex logic operation number involve memristors increase accordingly case high celltocell variation could induce malfunction furthermore large fanin fanout could another problem may increase overhead drive circuit therefore aspect must consider carefully since pcomputing conceptually relate machine learn quantum anneal application expand field behavior pbit similar stochastic neuron utilize implement bayesian inference boltzmann machine probabilistic framework adopt theoretical background quantum anneal pcomputing efficiently solve optimization problem travel salesman