
---------- Begin Simulation Statistics ----------
final_tick                                 1863575200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195194                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   356965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.79                       # Real time elapsed on the host
host_tick_rate                               81763290                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4448917                       # Number of instructions simulated
sim_ops                                       8136058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001864                       # Number of seconds simulated
sim_ticks                                  1863575200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               870017                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33947                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            907021                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             480450                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          870017                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           389567                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1010301                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50231                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        17240                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4989234                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3508183                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             34047                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     825660                       # Number of branches committed
system.cpu.commit.bw_lim_events               1307070                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1117778                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4448917                       # Number of instructions committed
system.cpu.commit.committedOps                8136058                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4190032                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.941765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.681584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1390265     33.18%     33.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       575369     13.73%     46.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       419575     10.01%     56.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       497753     11.88%     68.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1307070     31.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4190032                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     223295                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                45994                       # Number of function calls committed.
system.cpu.commit.int_insts                   7954018                       # Number of committed integer instructions.
system.cpu.commit.loads                       1031738                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        36841      0.45%      0.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6324427     77.73%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27783      0.34%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37749      0.46%     78.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           9033      0.11%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.08%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           35829      0.44%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           36792      0.45%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          61868      0.76%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.01%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          996084     12.24%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         509151      6.26%     99.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        35654      0.44%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16207      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8136058                       # Class of committed instruction
system.cpu.commit.refs                        1557096                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4448917                       # Number of Instructions Simulated
system.cpu.committedOps                       8136058                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.047207                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.047207                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8635                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35750                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51623                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5061                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1093037                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9545022                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   750391                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2509705                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  34144                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                105799                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1145101                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1957                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      554194                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           176                       # TLB misses on write requests
system.cpu.fetch.Branches                     1010301                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    668597                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3688738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6324                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5406689                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           678                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   68288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.216852                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             769382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             530681                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.160498                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4493076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.191989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.890988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1742045     38.77%     38.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   245858      5.47%     44.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   125354      2.79%     47.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   167070      3.72%     50.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2212749     49.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4493076                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    377416                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   199986                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    457588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    457588800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    457588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    457588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    457588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    457588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     13887200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     13887200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1195200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1195200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1194800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     15388800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     14516000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     14932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     15139200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    171393200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    171344800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    171322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    171352800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3523475600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                39846                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   866349                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.889427                       # Inst execution rate
system.cpu.iew.exec_refs                      1695123                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     553226                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  741006                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1186685                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1026                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               631                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               573743                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9253783                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1141897                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             50756                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8802726                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3349                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9145                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  34144                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15363                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            67420                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           97                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       154945                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        48384                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            111                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28597                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11249                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11126926                       # num instructions consuming a value
system.cpu.iew.wb_count                       8774098                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.592605                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6593875                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.883282                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8783501                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13437543                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7247344                       # number of integer regfile writes
system.cpu.ipc                               0.954921                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.954921                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             44793      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6863829     77.53%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27808      0.31%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41628      0.47%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10692      0.12%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.01%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6975      0.08%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39462      0.45%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38701      0.44%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62486      0.71%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2317      0.03%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1114457     12.59%     93.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              539556      6.09%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           41922      0.47%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17601      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8853485                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  240899                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              483157                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       237214                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             282543                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8567793                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21740400                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8536884                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10089065                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9252408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8853485                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1375                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1117714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23514                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            627                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1659363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4493076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.970473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.599544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1390260     30.94%     30.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              475702     10.59%     41.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              673224     14.98%     56.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              784225     17.45%     73.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1169665     26.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4493076                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.900322                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      668716                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           373                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             35080                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10937                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1186685                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              573743                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3487784                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          4658939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     63                       # Number of system calls
system.cpu.rename.BlockCycles                  892407                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10198991                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               85                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  57780                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   812977                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14534                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5245                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              24390943                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9449159                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11902875                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2542854                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75401                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  34144                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                190752                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1703861                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            412525                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14647636                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19942                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                889                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    239066                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            939                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12136798                       # The number of ROB reads
system.cpu.rob.rob_writes                    18811796                       # The number of ROB writes
system.cpu.timesIdled                            1667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          445                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39632                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              445                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          688                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            688                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               80                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1364                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8294                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1526                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12260                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       969600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       969600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  969600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13786                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11590136                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29931464                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18141                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4321                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24606                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                958                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2315                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2315                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18141                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8919                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51167                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60086                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       195648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1302656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1498304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10711                       # Total snoops (count)
system.l2bus.snoopTraffic                       87424                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31165                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014632                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120076                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30709     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      456      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31165                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20877198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19737605                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3671199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       664818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           664818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       664818                       # number of overall hits
system.cpu.icache.overall_hits::total          664818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3778                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3778                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3778                       # number of overall misses
system.cpu.icache.overall_misses::total          3778                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181282400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181282400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181282400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181282400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       668596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       668596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       668596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       668596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005651                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005651                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005651                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005651                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47983.695077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47983.695077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47983.695077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47983.695077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          719                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          719                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          719                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          719                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3059                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3059                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3059                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3059                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146472400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146472400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146472400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146472400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004575                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004575                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004575                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004575                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47882.445244                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47882.445244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47882.445244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47882.445244                       # average overall mshr miss latency
system.cpu.icache.replacements                   2803                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       664818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          664818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3778                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3778                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181282400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181282400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       668596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       668596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005651                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005651                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47983.695077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47983.695077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3059                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3059                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146472400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146472400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47882.445244                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47882.445244                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.510280                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              436531                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2803                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.737067                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.510280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1340251                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1340251                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1567684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1567684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1567684                       # number of overall hits
system.cpu.dcache.overall_hits::total         1567684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35152                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35152                       # number of overall misses
system.cpu.dcache.overall_misses::total         35152                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1717865600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1717865600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1717865600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1717865600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1602836                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1602836                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1602836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1602836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021931                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48869.640419                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48869.640419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48869.640419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48869.640419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30798                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.484615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2003                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2957                       # number of writebacks
system.cpu.dcache.writebacks::total              2957                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4671                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17397                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    591694800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    591694800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    591694800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251694213                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    843389013                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007940                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007940                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007940                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010854                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46494.955210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46494.955210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46494.955210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53884.438664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48478.991378                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16373                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1043711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1043711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599110800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599110800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1076511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1076511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48753.378049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48753.378049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476243600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476243600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45744.270483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45744.270483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       523973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         523973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    118754800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    118754800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       526325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       526325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50490.986395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50490.986395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    115451200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    115451200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49870.928726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49870.928726                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4671                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4671                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251694213                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251694213                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53884.438664                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53884.438664                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.606101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              662915                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.488304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   764.079114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.526987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.746171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          833                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          763                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.813477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3223069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3223069                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1088                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4907                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1213                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7208                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1088                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4907                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1213                       # number of overall hits
system.l2cache.overall_hits::total               7208                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1969                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7819                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3458                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13246                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1969                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7819                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3458                       # number of overall misses
system.l2cache.overall_misses::total            13246                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133633600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    534877200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238745260                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    907256060                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133633600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    534877200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238745260                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    907256060                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3057                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12726                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4671                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20454                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3057                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12726                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4671                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20454                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.644096                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.614411                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.740313                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.647599                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.644096                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.614411                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.740313                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.647599                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67868.765871                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68407.366671                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69041.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68492.832553                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67868.765871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68407.366671                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69041.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68492.832553                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1364                       # number of writebacks
system.l2cache.writebacks::total                 1364                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1969                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3440                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13219                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1969                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3440                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13786                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117881600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    472164000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210522878                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    800568478                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117881600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    472164000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210522878                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34119057                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    834687535                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.644096                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.613704                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.736459                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.646279                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.644096                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.613704                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.736459                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.674000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59868.765871                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60456.338028                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61198.511047                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60561.954611                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59868.765871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60456.338028                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61198.511047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60174.703704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60546.027492                       # average overall mshr miss latency
system.l2cache.replacements                      9751                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2957                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2957                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2957                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2957                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34119057                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34119057                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60174.703704                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60174.703704                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          787                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              787                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1528                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1528                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    105977600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    105977600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2315                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2315                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.660043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.660043                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69357.068063                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69357.068063                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1526                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1526                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     93739200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     93739200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.659179                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.659179                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61428.047182                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61428.047182                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1088                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4120                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1213                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6421                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1969                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6291                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3458                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11718                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133633600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428899600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238745260                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801278460                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3057                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10411                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4671                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18139                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.644096                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604265                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.740313                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.646011                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67868.765871                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68176.696869                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69041.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68380.138249                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1969                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6284                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3440                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11693                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117881600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378424800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210522878                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706829278                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.644096                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603592                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.736459                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.644633                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59868.765871                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60220.369192                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61198.511047                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60448.924827                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3872.790345                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27137                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9751                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.782997                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    23.311917                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   584.562938                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2199.966625                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   925.360697                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.588168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.142716                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.537101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.945505                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1078                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          924                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2467                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          486                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263184                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736816                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               330807                       # Number of tag accesses
system.l2cache.tags.data_accesses              330807                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1863575200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          499840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              882304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87296                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87296                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1969                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3440                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13786                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1364                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1364                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           67620561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          268215632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    118138511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     19472249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              473446953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      67620561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          67620561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46843293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46843293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46843293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          67620561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         268215632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    118138511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     19472249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             520290246                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18641632000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278236                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407852                       # Number of bytes of host memory used
host_op_rate                                   406781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   159.20                       # Real time elapsed on the host
host_tick_rate                              105388532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    44295688                       # Number of instructions simulated
sim_ops                                      64760252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016778                       # Number of seconds simulated
sim_ticks                                 16778056800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2105188                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2152                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2105141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2104594                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2105188                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              594                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2105283                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      59                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 119495131                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20975347                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2152                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2098556                       # Number of branches committed
system.cpu.commit.bw_lim_events               4203215                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          101562                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             39846771                       # Number of instructions committed
system.cpu.commit.committedOps               56624194                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     41917395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.350852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.153058                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6292064     15.01%     15.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     27223248     64.94%     79.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8518      0.02%     79.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4190350     10.00%     89.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4203215     10.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41917395                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  56621906                       # Number of committed integer instructions.
system.cpu.commit.loads                       6289033                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2128      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         46140192     81.48%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6288911     11.11%     92.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4192498      7.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          56624194                       # Class of committed instruction
system.cpu.commit.refs                       10481603                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    39846771                       # Number of Instructions Simulated
system.cpu.committedOps                      56624194                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052661                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052661                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           12                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              23030330                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               56743526                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4719527                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3207421                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2209                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              10984254                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     6289379                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4192709                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     2105283                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4210963                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      37729461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       39977593                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    4418                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050191                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4212071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2104653                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.953092                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           41943741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.354372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.783889                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24590885     58.63%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3147437      7.50%     66.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1056023      2.52%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1049655      2.50%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12099741     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             41943741                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       814                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      488                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   3076742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   3076742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   3076743200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   3076743200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   3076743200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   3076742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1048213200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1048217200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1048215600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1048215200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    22653494800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2171                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2098713                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.350221                       # Inst execution rate
system.cpu.iew.exec_refs                     10482085                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4192709                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25025                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6301907                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4198980                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            56725756                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6289376                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               690                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              56635232                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2209                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    36                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2094138                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12874                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6411                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             60                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          109                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2062                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 154603550                       # num instructions consuming a value
system.cpu.iew.wb_count                      56635161                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.308586                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47708474                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.350220                       # insts written-back per cycle
system.cpu.iew.wb_sent                       56635184                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                132112671                       # number of integer regfile reads
system.cpu.int_regfile_writes                50341246                       # number of integer regfile writes
system.cpu.ipc                               0.949973                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.949973                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2185      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              46151146     81.49%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  45      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   91      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 46      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6289220     11.10%     92.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4192640      7.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             210      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               56635922                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     676                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1364                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          634                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1218                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               56633061                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          155214265                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     56634527                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          56826160                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   56725735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  56635922                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          101562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                44                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       484880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      41943741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.350283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.824046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5771118     13.76%     13.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19399200     46.25%     60.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13090673     31.21%     91.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3675624      8.76%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7126      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        41943741                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.350238                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4210963                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           4198398                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4195359                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6301907                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4198980                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14681598                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         41945142                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 6302965                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              71301762                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               15159435                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7857128                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             266795783                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               56733779                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            71443506                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  10531816                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    282                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2209                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              17249218                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   141743                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1205                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        132366816                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            405                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  25092294                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     94439936                       # The number of ROB reads
system.cpu.rob.rob_writes                   113477860                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            194                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            62                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               29600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              67200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  97                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            51                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                78                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             97                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     291                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                32                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                129                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023256                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151302                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      126     97.67%     97.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  129                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               82800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               118392                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4210928                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4210928                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4210928                       # number of overall hits
system.cpu.icache.overall_hits::total         4210928                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             35                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total            35                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1568000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1568000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1568000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1568000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4210963                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4210963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4210963                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4210963                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        44800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        44800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        44800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        44800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1296000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1296000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46285.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46285.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46285.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46285.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4210928                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4210928                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4210963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4210963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        44800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        44800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46285.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46285.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               21013                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            750.464286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8421954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8421954                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8387725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8387725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8387725                       # number of overall hits
system.cpu.dcache.overall_hits::total         8387725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           83                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           83                       # number of overall misses
system.cpu.dcache.overall_misses::total            83                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2265600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2265600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2265600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2265600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8387808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8387808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8387808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8387808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27296.385542                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27296.385542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27296.385542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27296.385542                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           48                       # number of writebacks
system.cpu.dcache.writebacks::total                48                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           60                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1314400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1314400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1314400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        84791                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1399191                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21906.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21906.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21906.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9421.222222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20278.130435                       # average overall mshr miss latency
system.cpu.dcache.replacements                     69                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4195155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4195155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2265600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2265600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4195238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4195238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27296.385542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27296.385542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           60                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1314400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1314400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21906.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21906.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4192570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4192570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      4192570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4192570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        84791                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        84791                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9421.222222                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9421.222222                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              161774                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                69                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2344.550725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.002005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.997995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.809572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.190428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          829                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.190430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16775685                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16775685                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              47                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  66                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             47                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                 66                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                31                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               31                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1178400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       844400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2022800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1178400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       844400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2022800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           60                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              97                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           60                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            9                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             97                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.642857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.216667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.319588                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.642857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.216667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.319588                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65466.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64953.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65251.612903                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65466.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64953.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65251.612903                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1034400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       740400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1774800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1034400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       740400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1774800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.642857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.216667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.319588                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.642857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.216667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.319588                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57466.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56953.846154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57251.612903                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57466.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56953.846154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57251.612903                       # average overall mshr miss latency
system.l2cache.replacements                        32                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           48                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           48                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           48                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           48                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           66                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1178400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       844400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2022800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.642857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.216667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.319588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65466.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64953.846154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65251.612903                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1034400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       740400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1774800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.642857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.216667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.319588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57466.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56953.846154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57251.612903                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    116                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   32                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.625000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.999151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1042.999366                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1944.000879                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   922.000604                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          146                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254639                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.474610                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225098                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1071                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3025                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1071                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3025                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261475                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738525                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1584                       # Number of tag accesses
system.l2cache.tags.data_accesses                1584                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  16778056800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              68661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              49589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 118250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         68661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             68661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           11444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 11444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           11444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             68661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             49589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                129693                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19378362800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4318924                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  6412423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.80                       # Real time elapsed on the host
host_tick_rate                               68220750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    46640696                       # Number of instructions simulated
sim_ops                                      69249072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000737                       # Number of seconds simulated
sim_ticks                                   736730800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               423767                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6139                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            422815                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             224719                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          423767                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           199048                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495187                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   36743                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4431                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2591706                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1505670                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6191                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     478062                       # Number of branches committed
system.cpu.commit.bw_lim_events                729746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           80598                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2345008                       # Number of instructions committed
system.cpu.commit.committedOps                4488820                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1796185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.499086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.490098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       226820     12.63%     12.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       359387     20.01%     32.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       230247     12.82%     45.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       249985     13.92%     59.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       729746     40.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1796185                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152273                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                35058                       # Number of function calls committed.
system.cpu.commit.int_insts                   4360601                       # Number of committed integer instructions.
system.cpu.commit.loads                        538491                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        16724      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3443481     76.71%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           26526      0.59%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              269      0.01%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6292      0.14%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24783      0.55%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24864      0.55%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55532      1.24%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          521272     11.61%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         346758      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        17219      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4652      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4488820                       # Class of committed instruction
system.cpu.commit.refs                         889901                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2345008                       # Number of Instructions Simulated
system.cpu.committedOps                       4488820                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.785425                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.785425                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          111                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          174                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          355                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            21                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 40202                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4616824                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   447825                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1315682                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6226                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  9570                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      552459                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            96                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      354559                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      495187                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    394505                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1402038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   643                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2432767                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           333                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   12452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.268856                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             410845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             261462                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.320844                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1819505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.551302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.776661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   485244     26.67%     26.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   163898      9.01%     35.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59861      3.29%     38.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83522      4.59%     43.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1026980     56.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1819505                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    259966                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   135528                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    231789200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    231789200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    231789200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    231788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    231788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    231789200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       661200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       661600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       661600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       661200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     10781600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      9964400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10780400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     10783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     90583200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     90602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     90494000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     90589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1808703200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6580                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   480182                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.459356                       # Inst execution rate
system.cpu.iew.exec_refs                       900943                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     353646                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   22717                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                553956                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                43                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               358940                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4569408                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                547297                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9869                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4529709                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   637                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6226                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   713                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29045                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15467                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7530                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5245                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1335                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5181000                       # num instructions consuming a value
system.cpu.iew.wb_count                       4523841                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.618334                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3203587                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.456170                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4526146                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6856622                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3572357                       # number of integer regfile writes
system.cpu.ipc                               1.273197                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.273197                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             17820      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3476834     76.59%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26527      0.58%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   335      0.01%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6378      0.14%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                24939      0.55%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24942      0.55%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55561      1.22%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                197      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               533160     11.74%     91.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350153      7.71%     99.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17552      0.39%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4806      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4539575                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  153237                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              306563                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       152991                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             155447                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4368518                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10594593                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4370850                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4494598                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4569073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4539575                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 335                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           80598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2498                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       143139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1819505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.494951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.342722                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              187411     10.30%     10.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              283549     15.58%     25.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              356605     19.60%     45.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              424944     23.35%     68.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              566996     31.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1819505                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.464713                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      394562                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            87                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             22480                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3806                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               553956                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              358940                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1870752                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          1841827                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      9                       # Number of system calls
system.cpu.rename.BlockCycles                   26255                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5174440                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4943                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   455092                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    516                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   143                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11795868                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4603461                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5297085                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1316814                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2704                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6226                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 12676                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   122669                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            261859                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          6978449                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2442                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     17806                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            169                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5635857                       # The number of ROB reads
system.cpu.rob.rob_writes                     9162208                       # The number of ROB writes
system.cpu.timesIdled                             319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2239                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              384                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               427                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     427    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 427                       # Request fanout histogram
system.membus.reqLayer2.occupancy              376432                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             921668                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 985                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           338                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1219                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                134                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               134                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            986                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1846                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1512                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3358                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    91584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               438                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1558                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.024390                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.154307                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1520     97.56%     97.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                       38      2.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1558                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              604800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1164340                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              738798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       736730800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       393771                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           393771                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       393771                       # number of overall hits
system.cpu.icache.overall_hits::total          393771                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          734                       # number of overall misses
system.cpu.icache.overall_misses::total           734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25917200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25917200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25917200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25917200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       394505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       394505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       394505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       394505                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001861                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001861                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001861                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001861                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35309.536785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35309.536785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35309.536785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35309.536785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20594800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20594800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20594800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20594800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001561                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001561                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001561                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001561                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33433.116883                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33433.116883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33433.116883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33433.116883                       # average overall mshr miss latency
system.cpu.icache.replacements                    615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       393771                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          393771                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25917200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25917200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       394505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       394505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001861                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001861                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35309.536785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35309.536785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20594800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20594800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33433.116883                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33433.116883                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4815675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5528.903559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            789625                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           789625                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       874960                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           874960                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       874960                       # number of overall hits
system.cpu.dcache.overall_hits::total          874960                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          702                       # number of overall misses
system.cpu.dcache.overall_misses::total           702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23192400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23192400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23192400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23192400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       875662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       875662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       875662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       875662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000802                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000802                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33037.606838                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33037.606838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33037.606838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33037.606838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          312                       # number of writebacks
system.cpu.dcache.writebacks::total               312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          262                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12562400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12562400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12562400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2559537                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15121937                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000502                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28550.909091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28550.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28550.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 39992.765625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30003.843254                       # average overall mshr miss latency
system.cpu.dcache.replacements                    504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       522771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       523339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       523339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36408.450704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36408.450704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10157200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10157200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33193.464052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33193.464052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       352189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         352189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2512400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2512400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       352323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       352323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18749.253731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18749.253731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2405200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2405200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17949.253731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17949.253731                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           64                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2559537                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2559537                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 39992.765625                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 39992.765625                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10023650                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6559.980366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   843.325255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   180.674745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.176440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          579                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1751828                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1751828                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             364                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             296                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           32                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 692                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            364                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            296                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           32                       # number of overall hits
system.l2cache.overall_hits::total                692                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           252                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           144                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               428                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          252                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          144                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              428                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16793200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9531200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2244368                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28568768                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16793200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9531200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2244368                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28568768                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          616                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          440                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1120                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          616                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          440                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           64                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1120                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.409091                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.327273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.382143                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.409091                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.327273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.382143                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66639.682540                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66188.888889                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70136.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66749.457944                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66639.682540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66188.888889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70136.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66749.457944                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          144                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          144                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14785200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8379200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1988368                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25152768                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14785200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8379200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1988368                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25152768                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.409091                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.327273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.382143                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.409091                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.327273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.382143                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58671.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58188.888889                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62136.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58768.149533                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58671.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58188.888889                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62136.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58768.149533                       # average overall mshr miss latency
system.l2cache.replacements                       438                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          312                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          312                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          312                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          312                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          115                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              115                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1273600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1273600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.141791                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.141791                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67031.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67031.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1121600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1121600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.141791                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.141791                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59031.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59031.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          364                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          181                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          577                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16793200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8257600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2244368                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27295168                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          616                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          306                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          986                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.409091                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.408497                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.414807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66639.682540                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66060.800000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70136.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66736.352078                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14785200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7257600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1988368                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24031168                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.409091                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.408497                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.414807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58671.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58060.800000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62136.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58755.911980                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14975                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4534                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.302823                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    46.045125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1095.908330                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1907.968658                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   901.221464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.856423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011241                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.267556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220025                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035365                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          962                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3134                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2731                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.234863                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.765137                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18342                       # Number of tag accesses
system.l2cache.tags.data_accesses               18342                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    736730800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              251                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              144                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  427                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           21804437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12509318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2779848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               37093603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      21804437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          21804437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2258627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2258627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2258627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          21804437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12509318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2779848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              39352230                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
