#yosys -import
#set design blabla

read_verilog blabla/blabla.v
read_verilog blackbox_clk_gates.v

hierarchy -check -top blabla
proc;
opt;; 

memory_collect
memory_map
opt;; 
techmap -map map_file.v;;

synth -top blabla
dfflibmap -liberty sky130_hd.lib 
abc -D 1250 -liberty sky130_hd.lib 

splitnets
opt_clean -purge
hilomap -hicell sky130_fd_sc_hd__conb_1 HI -locell sky130_fd_sc_hd__conb_1 LO

splitnets
opt_clean -purge
insbuf -buf sky130_fd_sc_hd__buf_2 A X
dffinit
opt;; 
write_verilog -noattr -noexpr -nohex -nodec -defparam   blabla/test_outout_gatelevel.gl.v
