git clone --depth 1 --no-tags https://github.com/DumplingIsNice/2022P4P-41-Extension-to-RISC-V-ISA-for-an-Application-Specific-Resource-Scarce-Soft-Core-CNN-Process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586179277
git clone --depth 1 --no-tags https://github.com/evsenin/Simulink_HDL_Libero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586268280
git clone --depth 1 --no-tags https://github.com/bryan-kwan/pongers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587520776
git clone --depth 1 --no-tags https://github.com/puranikvinit/braille-to-ascii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586859592
git clone --depth 1 --no-tags https://github.com/jemfgeronimo/ltc235x_hw_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586739855
git clone --depth 1 --no-tags https://github.com/husni-faiz/traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587386546
git clone --depth 1 --no-tags https://github.com/Sainzgupta/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587326395
git clone --depth 1 --no-tags https://github.com/chihyeong-an/AI_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586742254
git clone --depth 1 --no-tags https://github.com/hsidd1/Datapath-and-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587419426
git clone --depth 1 --no-tags https://github.com/943861lkfH/lab5_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587453782
git clone --depth 1 --no-tags https://github.com/MatanShemesh10/3X3_Matrix_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588100282
git clone --depth 1 --no-tags https://github.com/yunzhong8/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589645498
git clone --depth 1 --no-tags https://github.com/hanashraf/Arch_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585712663
git clone --depth 1 --no-tags https://github.com/Anjanamb/FPGA-Implementation-and-interfacing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589030533
git clone --depth 1 --no-tags https://github.com/kamiki2363/ELEC5140_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588176549
git clone --depth 1 --no-tags https://github.com/bennytsai1234/logic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588175647
git clone --depth 1 --no-tags https://github.com/icgrp/asym_bft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584190586
git clone --depth 1 --no-tags https://github.com/SizeDrip/Past-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585726309
git clone --depth 1 --no-tags https://github.com/huxiao1/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584679465
git clone --depth 1 --no-tags https://github.com/patelkharsh2/EmojiRaceFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586089815
git clone --depth 1 --no-tags https://github.com/jolycode/-VSCPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588132902
git clone --depth 1 --no-tags https://github.com/juhiyon/uart_tx_rx_book_version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586692454
git clone --depth 1 --no-tags https://github.com/psteko/fpga-verilog-blackjack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588295124
git clone --depth 1 --no-tags https://github.com/CalebMartim/lcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588263674
git clone --depth 1 --no-tags https://github.com/ESN2022/DEMAGALHAES_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588563798
git clone --depth 1 --no-tags https://github.com/LiteinXW/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587194139
git clone --depth 1 --no-tags https://github.com/yangyiqiu123/fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587186054
git clone --depth 1 --no-tags https://github.com/paras204/CS_220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589494999
git clone --depth 1 --no-tags https://github.com/Aisha-Hassan/Aisha-Hassan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589357733
git clone --depth 1 --no-tags https://github.com/siewyangzhi/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588926397
git clone --depth 1 --no-tags https://github.com/HakeemOS/FlipFlops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588975147
git clone --depth 1 --no-tags https://github.com/michael-ngx/digital-systems-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587713763
git clone --depth 1 --no-tags https://github.com/oliviawu77/ConvolutionEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587977447
git clone --depth 1 --no-tags https://github.com/xwxb/FPGA_8_bit_CPU_CourseDesignByBJFU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584108993
git clone --depth 1 --no-tags https://github.com/Meet-Patel2580/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584938355
git clone --depth 1 --no-tags https://github.com/ESN2022/Kanaan_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585160553
git clone --depth 1 --no-tags https://github.com/Dbailey22/Electrical-Engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586352900
git clone --depth 1 --no-tags https://github.com/paul86992/IC-Design-Contest-2022-Group-B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586883459
git clone --depth 1 --no-tags https://github.com/gczcqu/cqu_mips_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586880945
git clone --depth 1 --no-tags https://github.com/eugene1031/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587803860
git clone --depth 1 --no-tags https://github.com/Digital-EDA/Digital-IDE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591207422
git clone --depth 1 --no-tags https://github.com/sfmth/OpenSpike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595651094
git clone --depth 1 --no-tags https://github.com/metr0jw/Spiking-Neural-Network-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589877152
git clone --depth 1 --no-tags https://github.com/Xilinx/xup_embedded_system_design_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590180293
git clone --depth 1 --no-tags https://github.com/Mr-Bossman/KISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590037855
git clone --depth 1 --no-tags https://github.com/sycuricon/MorFuzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596046459
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596388748
git clone --depth 1 --no-tags https://github.com/b-dmitry1/fpga286r2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591931096
git clone --depth 1 --no-tags https://github.com/opensmartnic/panic_with_cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589830578
git clone --depth 1 --no-tags https://github.com/DfX-NYUAD/TrojanSAINT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593958867
git clone --depth 1 --no-tags https://github.com/antongale/arcade-performan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591848329
git clone --depth 1 --no-tags https://github.com/PAVAN-RAAVI/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592753296
git clone --depth 1 --no-tags https://github.com/rfAbedi/Elevator-State-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591503387
git clone --depth 1 --no-tags https://github.com/ShichenQiao/ECE554_SP23_FPGA_Handwriting_Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593870257
git clone --depth 1 --no-tags https://github.com/LIV2/CIDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590349654
git clone --depth 1 --no-tags https://github.com/Hyunho-Won/cdma_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592648872
git clone --depth 1 --no-tags https://github.com/pseudo-aloha/CVSD_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590909304
git clone --depth 1 --no-tags https://github.com/Zeba-Xie/Open-USB2.0-Device-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596573243
git clone --depth 1 --no-tags https://github.com/simple-crypto/SMAesH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592355105
git clone --depth 1 --no-tags https://github.com/utcs-scea/amorphos-fsrf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592374041
git clone --depth 1 --no-tags https://github.com/spnadig/GF180_GAFE_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595865727
git clone --depth 1 --no-tags https://github.com/chipsalliance/rocket-pcb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595589457
git clone --depth 1 --no-tags https://github.com/XAli-SHX/Implementation-of-an-Edge-Detection-Filter-Using-the-Avalon-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592703647
git clone --depth 1 --no-tags https://github.com/aaqdas/xor-memory-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593470719
git clone --depth 1 --no-tags https://github.com/DoniaGameel/verilog-multipliers-with-synthesis-and-routing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593744665
git clone --depth 1 --no-tags https://github.com/The8BitEnthusiast/apple-1-video-terminal-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597087248
git clone --depth 1 --no-tags https://github.com/gatecat/fabulous-mpw2-bringup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593585666
git clone --depth 1 --no-tags https://github.com/DoniaGameel/Verilog-adders-with-synthesis-using-Oasys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593620503
git clone --depth 1 --no-tags https://github.com/sts08015/CNN-Core-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593163463
git clone --depth 1 --no-tags https://github.com/andre3barbosa/8051-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591744387
git clone --depth 1 --no-tags https://github.com/748561321/Digital-Logic-and-Principles-of-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595022748
git clone --depth 1 --no-tags https://github.com/Amir-Shamsi/FPGA-LUT-based-methods.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592636811
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/RS5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592027893
git clone --depth 1 --no-tags https://github.com/william-hazem/LASD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596665386
git clone --depth 1 --no-tags https://github.com/RedaCB/CNN-IP-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596157244
git clone --depth 1 --no-tags https://github.com/Zakharden/Division-IEEE754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593377212
git clone --depth 1 --no-tags https://github.com/lightside-instruments/ice4pi-example-i2cslave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593871197
git clone --depth 1 --no-tags https://github.com/SEEKERSUNG/Sprouts100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589904487
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/IEEECUSB_Electronics_23_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593794531
git clone --depth 1 --no-tags https://github.com/StephenMoreOSU/rad_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593474631
git clone --depth 1 --no-tags https://github.com/three-black-beans/Deep-Neural-Network-with-Floating-Point-Number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593017582
git clone --depth 1 --no-tags https://github.com/Reza-81/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591909818
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Image-Processing-IP-for-blurring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593315845
git clone --depth 1 --no-tags https://github.com/growly/date23_narrowing_the_gap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594307344
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591327949
git clone --depth 1 --no-tags https://github.com/YayueHou/A-double-channel-Sigma-delta-Modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591242633
git clone --depth 1 --no-tags https://github.com/Lreverse/Digital_Tug_of_War.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594455667
git clone --depth 1 --no-tags https://github.com/evan199893/TPU_systolic_array_HW_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593341769
git clone --depth 1 --no-tags https://github.com/YayueHou/The-design-of-a-median-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591276462
git clone --depth 1 --no-tags https://github.com/Pansysk75/HW1_Verilog_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595245025
git clone --depth 1 --no-tags https://github.com/jjyy-Huang/pcie-loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590116078
git clone --depth 1 --no-tags https://github.com/Jiamingxu20/ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594899928
git clone --depth 1 --no-tags https://github.com/Jasonli298/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593834170
